
A7_spirit1_library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b70c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  0800b89c  0800b89c  0001b89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb80  0800bb80  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb80  0800bb80  0001bb80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb88  0800bb88  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb88  0800bb88  0001bb88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb8c  0800bb8c  0001bb8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0800bb90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c74  20000084  0800bc14  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003cf8  0800bc14  00023cf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000264f8  00000000  00000000  000200f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000059c2  00000000  00000000  000465ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022f0  00000000  00000000  0004bfb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ac1  00000000  00000000  0004e2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d8b0  00000000  00000000  0004fd69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002757f  00000000  00000000  0007d619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010f7dc  00000000  00000000  000a4b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000096ec  00000000  00000000  001b4374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001bda60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b884 	.word	0x0800b884

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	0800b884 	.word	0x0800b884

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b970 	b.w	8000d54 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	460d      	mov	r5, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	460f      	mov	r7, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4694      	mov	ip, r2
 8000aa0:	d965      	bls.n	8000b6e <__udivmoddi4+0xe2>
 8000aa2:	fab2 f382 	clz	r3, r2
 8000aa6:	b143      	cbz	r3, 8000aba <__udivmoddi4+0x2e>
 8000aa8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000aac:	f1c3 0220 	rsb	r2, r3, #32
 8000ab0:	409f      	lsls	r7, r3
 8000ab2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ab6:	4317      	orrs	r7, r2
 8000ab8:	409c      	lsls	r4, r3
 8000aba:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000abe:	fa1f f58c 	uxth.w	r5, ip
 8000ac2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ac6:	0c22      	lsrs	r2, r4, #16
 8000ac8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000acc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ad0:	fb01 f005 	mul.w	r0, r1, r5
 8000ad4:	4290      	cmp	r0, r2
 8000ad6:	d90a      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ad8:	eb1c 0202 	adds.w	r2, ip, r2
 8000adc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ae0:	f080 811c 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000ae4:	4290      	cmp	r0, r2
 8000ae6:	f240 8119 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000aea:	3902      	subs	r1, #2
 8000aec:	4462      	add	r2, ip
 8000aee:	1a12      	subs	r2, r2, r0
 8000af0:	b2a4      	uxth	r4, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000afe:	fb00 f505 	mul.w	r5, r0, r5
 8000b02:	42a5      	cmp	r5, r4
 8000b04:	d90a      	bls.n	8000b1c <__udivmoddi4+0x90>
 8000b06:	eb1c 0404 	adds.w	r4, ip, r4
 8000b0a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0e:	f080 8107 	bcs.w	8000d20 <__udivmoddi4+0x294>
 8000b12:	42a5      	cmp	r5, r4
 8000b14:	f240 8104 	bls.w	8000d20 <__udivmoddi4+0x294>
 8000b18:	4464      	add	r4, ip
 8000b1a:	3802      	subs	r0, #2
 8000b1c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b20:	1b64      	subs	r4, r4, r5
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11e      	cbz	r6, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40dc      	lsrs	r4, r3
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d908      	bls.n	8000b48 <__udivmoddi4+0xbc>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80ed 	beq.w	8000d16 <__udivmoddi4+0x28a>
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b42:	4608      	mov	r0, r1
 8000b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b48:	fab3 f183 	clz	r1, r3
 8000b4c:	2900      	cmp	r1, #0
 8000b4e:	d149      	bne.n	8000be4 <__udivmoddi4+0x158>
 8000b50:	42ab      	cmp	r3, r5
 8000b52:	d302      	bcc.n	8000b5a <__udivmoddi4+0xce>
 8000b54:	4282      	cmp	r2, r0
 8000b56:	f200 80f8 	bhi.w	8000d4a <__udivmoddi4+0x2be>
 8000b5a:	1a84      	subs	r4, r0, r2
 8000b5c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b60:	2001      	movs	r0, #1
 8000b62:	4617      	mov	r7, r2
 8000b64:	2e00      	cmp	r6, #0
 8000b66:	d0e2      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	e9c6 4700 	strd	r4, r7, [r6]
 8000b6c:	e7df      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b6e:	b902      	cbnz	r2, 8000b72 <__udivmoddi4+0xe6>
 8000b70:	deff      	udf	#255	; 0xff
 8000b72:	fab2 f382 	clz	r3, r2
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	f040 8090 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7c:	1a8a      	subs	r2, r1, r2
 8000b7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b82:	fa1f fe8c 	uxth.w	lr, ip
 8000b86:	2101      	movs	r1, #1
 8000b88:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b8c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b90:	0c22      	lsrs	r2, r4, #16
 8000b92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b96:	fb0e f005 	mul.w	r0, lr, r5
 8000b9a:	4290      	cmp	r0, r2
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000b9e:	eb1c 0202 	adds.w	r2, ip, r2
 8000ba2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	f200 80cb 	bhi.w	8000d44 <__udivmoddi4+0x2b8>
 8000bae:	4645      	mov	r5, r8
 8000bb0:	1a12      	subs	r2, r2, r0
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bb8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bbc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bc4:	45a6      	cmp	lr, r4
 8000bc6:	d908      	bls.n	8000bda <__udivmoddi4+0x14e>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd0:	d202      	bcs.n	8000bd8 <__udivmoddi4+0x14c>
 8000bd2:	45a6      	cmp	lr, r4
 8000bd4:	f200 80bb 	bhi.w	8000d4e <__udivmoddi4+0x2c2>
 8000bd8:	4610      	mov	r0, r2
 8000bda:	eba4 040e 	sub.w	r4, r4, lr
 8000bde:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000be2:	e79f      	b.n	8000b24 <__udivmoddi4+0x98>
 8000be4:	f1c1 0720 	rsb	r7, r1, #32
 8000be8:	408b      	lsls	r3, r1
 8000bea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bf2:	fa05 f401 	lsl.w	r4, r5, r1
 8000bf6:	fa20 f307 	lsr.w	r3, r0, r7
 8000bfa:	40fd      	lsrs	r5, r7
 8000bfc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c00:	4323      	orrs	r3, r4
 8000c02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c06:	fa1f fe8c 	uxth.w	lr, ip
 8000c0a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c0e:	0c1c      	lsrs	r4, r3, #16
 8000c10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c14:	fb08 f50e 	mul.w	r5, r8, lr
 8000c18:	42a5      	cmp	r5, r4
 8000c1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1c 0404 	adds.w	r4, ip, r4
 8000c28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c2c:	f080 8088 	bcs.w	8000d40 <__udivmoddi4+0x2b4>
 8000c30:	42a5      	cmp	r5, r4
 8000c32:	f240 8085 	bls.w	8000d40 <__udivmoddi4+0x2b4>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	4464      	add	r4, ip
 8000c3c:	1b64      	subs	r4, r4, r5
 8000c3e:	b29d      	uxth	r5, r3
 8000c40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c44:	fb09 4413 	mls	r4, r9, r3, r4
 8000c48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c4c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c50:	45a6      	cmp	lr, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c5c:	d26c      	bcs.n	8000d38 <__udivmoddi4+0x2ac>
 8000c5e:	45a6      	cmp	lr, r4
 8000c60:	d96a      	bls.n	8000d38 <__udivmoddi4+0x2ac>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	4464      	add	r4, ip
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c6e:	eba4 040e 	sub.w	r4, r4, lr
 8000c72:	42ac      	cmp	r4, r5
 8000c74:	46c8      	mov	r8, r9
 8000c76:	46ae      	mov	lr, r5
 8000c78:	d356      	bcc.n	8000d28 <__udivmoddi4+0x29c>
 8000c7a:	d053      	beq.n	8000d24 <__udivmoddi4+0x298>
 8000c7c:	b156      	cbz	r6, 8000c94 <__udivmoddi4+0x208>
 8000c7e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c82:	eb64 040e 	sbc.w	r4, r4, lr
 8000c86:	fa04 f707 	lsl.w	r7, r4, r7
 8000c8a:	40ca      	lsrs	r2, r1
 8000c8c:	40cc      	lsrs	r4, r1
 8000c8e:	4317      	orrs	r7, r2
 8000c90:	e9c6 7400 	strd	r7, r4, [r6]
 8000c94:	4618      	mov	r0, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9c:	f1c3 0120 	rsb	r1, r3, #32
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ca8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cac:	409d      	lsls	r5, r3
 8000cae:	432a      	orrs	r2, r5
 8000cb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cb4:	fa1f fe8c 	uxth.w	lr, ip
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1510 	mls	r5, r7, r0, r1
 8000cc0:	0c11      	lsrs	r1, r2, #16
 8000cc2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cc6:	fb00 f50e 	mul.w	r5, r0, lr
 8000cca:	428d      	cmp	r5, r1
 8000ccc:	fa04 f403 	lsl.w	r4, r4, r3
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x258>
 8000cd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cda:	d22f      	bcs.n	8000d3c <__udivmoddi4+0x2b0>
 8000cdc:	428d      	cmp	r5, r1
 8000cde:	d92d      	bls.n	8000d3c <__udivmoddi4+0x2b0>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4461      	add	r1, ip
 8000ce4:	1b49      	subs	r1, r1, r5
 8000ce6:	b292      	uxth	r2, r2
 8000ce8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000cec:	fb07 1115 	mls	r1, r7, r5, r1
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	fb05 f10e 	mul.w	r1, r5, lr
 8000cf8:	4291      	cmp	r1, r2
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x282>
 8000cfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000d00:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d04:	d216      	bcs.n	8000d34 <__udivmoddi4+0x2a8>
 8000d06:	4291      	cmp	r1, r2
 8000d08:	d914      	bls.n	8000d34 <__udivmoddi4+0x2a8>
 8000d0a:	3d02      	subs	r5, #2
 8000d0c:	4462      	add	r2, ip
 8000d0e:	1a52      	subs	r2, r2, r1
 8000d10:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d14:	e738      	b.n	8000b88 <__udivmoddi4+0xfc>
 8000d16:	4631      	mov	r1, r6
 8000d18:	4630      	mov	r0, r6
 8000d1a:	e708      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000d1c:	4639      	mov	r1, r7
 8000d1e:	e6e6      	b.n	8000aee <__udivmoddi4+0x62>
 8000d20:	4610      	mov	r0, r2
 8000d22:	e6fb      	b.n	8000b1c <__udivmoddi4+0x90>
 8000d24:	4548      	cmp	r0, r9
 8000d26:	d2a9      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d28:	ebb9 0802 	subs.w	r8, r9, r2
 8000d2c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d30:	3b01      	subs	r3, #1
 8000d32:	e7a3      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d34:	4645      	mov	r5, r8
 8000d36:	e7ea      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d38:	462b      	mov	r3, r5
 8000d3a:	e794      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3c:	4640      	mov	r0, r8
 8000d3e:	e7d1      	b.n	8000ce4 <__udivmoddi4+0x258>
 8000d40:	46d0      	mov	r8, sl
 8000d42:	e77b      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d44:	3d02      	subs	r5, #2
 8000d46:	4462      	add	r2, ip
 8000d48:	e732      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e70a      	b.n	8000b64 <__udivmoddi4+0xd8>
 8000d4e:	4464      	add	r4, ip
 8000d50:	3802      	subs	r0, #2
 8000d52:	e742      	b.n	8000bda <__udivmoddi4+0x14e>

08000d54 <__aeabi_idiv0>:
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
return 0;
 8000d6a:	2300      	movs	r3, #0
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b088      	sub	sp, #32
 8000d7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7e:	f107 030c 	add.w	r3, r7, #12
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8e:	4b3e      	ldr	r3, [pc, #248]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	4a3d      	ldr	r2, [pc, #244]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000d94:	f043 0304 	orr.w	r3, r3, #4
 8000d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9a:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	f003 0304 	and.w	r3, r3, #4
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da6:	4b38      	ldr	r3, [pc, #224]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	4a37      	ldr	r2, [pc, #220]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db2:	4b35      	ldr	r3, [pc, #212]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbe:	4b32      	ldr	r3, [pc, #200]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc2:	4a31      	ldr	r2, [pc, #196]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dca:	4b2f      	ldr	r3, [pc, #188]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Green_LED_onboard_Pin|SPIRIT1_SDN_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de0:	f003 fd50 	bl	8004884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPIRIT1_SPI_CSn_GPIO_Port, SPIRIT1_SPI_CSn_Pin, GPIO_PIN_RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2140      	movs	r1, #64	; 0x40
 8000de8:	4828      	ldr	r0, [pc, #160]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000dea:	f003 fd4b 	bl	8004884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000dee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000df8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfe:	f107 030c 	add.w	r3, r7, #12
 8000e02:	4619      	mov	r1, r3
 8000e04:	4822      	ldr	r0, [pc, #136]	; (8000e90 <MX_GPIO_Init+0x118>)
 8000e06:	f003 fb93 	bl	8004530 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Green_LED_onboard_Pin|SPIRIT1_SDN_Pin;
 8000e0a:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8000e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	f107 030c 	add.w	r3, r7, #12
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e26:	f003 fb83 	bl	8004530 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPIRIT1_GPIO3_Pin;
 8000e2a:	2380      	movs	r3, #128	; 0x80
 8000e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e2e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SPIRIT1_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8000e38:	f107 030c 	add.w	r3, r7, #12
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4814      	ldr	r0, [pc, #80]	; (8000e90 <MX_GPIO_Init+0x118>)
 8000e40:	f003 fb76 	bl	8004530 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPIRIT1_SPI_CSn_Pin;
 8000e44:	2340      	movs	r3, #64	; 0x40
 8000e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPIRIT1_SPI_CSn_GPIO_Port, &GPIO_InitStruct);
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	4619      	mov	r1, r3
 8000e5a:	480c      	ldr	r0, [pc, #48]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e5c:	f003 fb68 	bl	8004530 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2106      	movs	r1, #6
 8000e64:	2017      	movs	r0, #23
 8000e66:	f003 fb2b 	bl	80044c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e6a:	2017      	movs	r0, #23
 8000e6c:	f003 fb44 	bl	80044f8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2107      	movs	r1, #7
 8000e74:	2028      	movs	r0, #40	; 0x28
 8000e76:	f003 fb23 	bl	80044c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e7a:	2028      	movs	r0, #40	; 0x28
 8000e7c:	f003 fb3c 	bl	80044f8 <HAL_NVIC_EnableIRQ>

}
 8000e80:	bf00      	nop
 8000e82:	3720      	adds	r7, #32
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	48000400 	.word	0x48000400
 8000e90:	48000800 	.word	0x48000800

08000e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	6039      	str	r1, [r7, #0]
 8000e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	db0a      	blt.n	8000ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	490c      	ldr	r1, [pc, #48]	; (8000ee0 <__NVIC_SetPriority+0x4c>)
 8000eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb2:	0112      	lsls	r2, r2, #4
 8000eb4:	b2d2      	uxtb	r2, r2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ebc:	e00a      	b.n	8000ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4908      	ldr	r1, [pc, #32]	; (8000ee4 <__NVIC_SetPriority+0x50>)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	f003 030f 	and.w	r3, r3, #15
 8000eca:	3b04      	subs	r3, #4
 8000ecc:	0112      	lsls	r2, r2, #4
 8000ece:	b2d2      	uxtb	r2, r2
 8000ed0:	440b      	add	r3, r1
 8000ed2:	761a      	strb	r2, [r3, #24]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000e100 	.word	0xe000e100
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b089      	sub	sp, #36	; 0x24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	f1c3 0307 	rsb	r3, r3, #7
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	bf28      	it	cs
 8000f06:	2304      	movcs	r3, #4
 8000f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	2b06      	cmp	r3, #6
 8000f10:	d902      	bls.n	8000f18 <NVIC_EncodePriority+0x30>
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3b03      	subs	r3, #3
 8000f16:	e000      	b.n	8000f1a <NVIC_EncodePriority+0x32>
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43da      	mvns	r2, r3
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	401a      	ands	r2, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3a:	43d9      	mvns	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	4313      	orrs	r3, r2
         );
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3724      	adds	r7, #36	; 0x24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <RTOS_ISR_setPriority>:


TaskHandle_t Task_TXHandler, Task_printUsersHandler, Task_RXHandler;
SemaphoreHandle_t FLAG_SPIRIT;

void RTOS_ISR_setPriority(uint32_t IRQn){
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b084      	sub	sp, #16
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
	HAL_NVIC_SetPriorityGrouping(0);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f003 faa7 	bl	80044aa <HAL_NVIC_SetPriorityGrouping>
	uint32_t lowPriority = NVIC_EncodePriority(0, 10, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	210a      	movs	r1, #10
 8000f60:	2000      	movs	r0, #0
 8000f62:	f7ff ffc1 	bl	8000ee8 <NVIC_EncodePriority>
 8000f66:	60f8      	str	r0, [r7, #12]
	//DMA1_Channel3_IRQn
	NVIC_SetPriority(IRQn, lowPriority);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	68f9      	ldr	r1, [r7, #12]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff90 	bl	8000e94 <__NVIC_SetPriority>
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <myHAL_UART_printf>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void myHAL_UART_printf(const char* format, ...) {
 8000f7c:	b40f      	push	{r0, r1, r2, r3}
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	603b      	str	r3, [r7, #0]

	// Allocate temporary buffer for formatted string
	static char buffer[1024]; // Adjust buffer size as needed
	int formatted_length = vsnprintf(buffer, sizeof(buffer), format, args);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f92:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <myHAL_UART_printf+0x48>)
 8000f94:	f009 ff46 	bl	800ae24 <vsniprintf>
 8000f98:	6078      	str	r0, [r7, #4]

	// Check for potential buffer overflow (optional)
	if (formatted_length >= sizeof(buffer)) {
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fa0:	d300      	bcc.n	8000fa4 <myHAL_UART_printf+0x28>
		// Handle buffer overflow (e.g., print error message)
		while(1);
 8000fa2:	e7fe      	b.n	8000fa2 <myHAL_UART_printf+0x26>
	} else {
		// Print the formatted string
		HAL_UART_Transmit(&huart2, buffer, formatted_length, HAL_MAX_DELAY);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fac:	4905      	ldr	r1, [pc, #20]	; (8000fc4 <myHAL_UART_printf+0x48>)
 8000fae:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <myHAL_UART_printf+0x4c>)
 8000fb0:	f006 fa1a 	bl	80073e8 <HAL_UART_Transmit>
	}

	va_end(args);
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fbe:	b004      	add	sp, #16
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	20001cb4 	.word	0x20001cb4
 8000fc8:	2000216c 	.word	0x2000216c

08000fcc <myHAL_UART_clear>:

void myHAL_UART_clear(){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
	char clear[] = "\x1B[2J\x1B[0m\x1B[H"; // clear
 8000fd2:	4a0a      	ldr	r2, [pc, #40]	; (8000ffc <myHAL_UART_clear+0x30>)
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fd8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	HAL_UART_Transmit(&huart2, clear, strlen(clear), 100);
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff f8f6 	bl	80001d0 <strlen>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	1d39      	adds	r1, r7, #4
 8000fea:	2364      	movs	r3, #100	; 0x64
 8000fec:	4804      	ldr	r0, [pc, #16]	; (8001000 <myHAL_UART_clear+0x34>)
 8000fee:	f006 f9fb 	bl	80073e8 <HAL_UART_Transmit>

}
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	0800b89c 	.word	0x0800b89c
 8001000:	2000216c 	.word	0x2000216c

08001004 <HAL_GPIO_EXTI_Callback>:

volatile SpiritFlagStatus xTxDoneFlag;
volatile SpiritFlagStatus xRxDoneFlag;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
  SpiritIrqs xIrqStatus;
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800100e:	2300      	movs	r3, #0
 8001010:	60bb      	str	r3, [r7, #8]

  if (GPIO_Pin != SPIRIT1_GPIO3_Pin){return;}
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	2b80      	cmp	r3, #128	; 0x80
 8001016:	d147      	bne.n	80010a8 <HAL_GPIO_EXTI_Callback+0xa4>

  SpiritIrqGetStatus(&xIrqStatus);
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	4618      	mov	r0, r3
 800101e:	f000 ffe5 	bl	8001fec <SpiritIrqGetStatus>
//	myHAL_UART_printf("int\r\n");


  if (xIrqStatus.IRQ_TX_DATA_SENT)
 8001022:	7b3b      	ldrb	r3, [r7, #12]
 8001024:	f003 0304 	and.w	r3, r3, #4
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2b00      	cmp	r3, #0
 800102c:	d009      	beq.n	8001042 <HAL_GPIO_EXTI_Callback+0x3e>
  {
//		myHAL_UART_printf("data sent\r\n");
	  confirm_TX();
 800102e:	f000 f87f 	bl	8001130 <confirm_TX>
	  xSemaphoreGiveFromISR(FLAG_SPIRIT, &xHigherPriorityTaskWoken);
 8001032:	4b1f      	ldr	r3, [pc, #124]	; (80010b0 <HAL_GPIO_EXTI_Callback+0xac>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f107 0208 	add.w	r2, r7, #8
 800103a:	4611      	mov	r1, r2
 800103c:	4618      	mov	r0, r3
 800103e:	f007 fafa 	bl	8008636 <xQueueGiveFromISR>
  }

  if (xIrqStatus.IRQ_RX_DATA_READY)
 8001042:	7b3b      	ldrb	r3, [r7, #12]
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00c      	beq.n	8001068 <HAL_GPIO_EXTI_Callback+0x64>
  {
//    xRxDoneFlag = S_SET;
	  myHAL_UART_printf("data received\r\n");
 800104e:	4819      	ldr	r0, [pc, #100]	; (80010b4 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001050:	f7ff ff94 	bl	8000f7c <myHAL_UART_printf>

	  get_RX();
 8001054:	f000 f95a 	bl	800130c <get_RX>
	  xSemaphoreGiveFromISR(FLAG_SPIRIT, &xHigherPriorityTaskWoken);
 8001058:	4b15      	ldr	r3, [pc, #84]	; (80010b0 <HAL_GPIO_EXTI_Callback+0xac>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f107 0208 	add.w	r2, r7, #8
 8001060:	4611      	mov	r1, r2
 8001062:	4618      	mov	r0, r3
 8001064:	f007 fae7 	bl	8008636 <xQueueGiveFromISR>
  }

  if (xIrqStatus.IRQ_RX_DATA_DISC)
 8001068:	7b3b      	ldrb	r3, [r7, #12]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d002      	beq.n	800107a <HAL_GPIO_EXTI_Callback+0x76>
  {
	myHAL_UART_printf("  | || || |_\r\n");
 8001074:	4810      	ldr	r0, [pc, #64]	; (80010b8 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001076:	f7ff ff81 	bl	8000f7c <myHAL_UART_printf>
//	get_RX();
//    SpiritCmdStrobeRx();
  }

  if (xIrqStatus.IRQ_RX_TIMEOUT){
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	f003 0320 	and.w	r3, r3, #32
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d002      	beq.n	800108c <HAL_GPIO_EXTI_Callback+0x88>
	myHAL_UART_printf("timeout\r\n");
 8001086:	480d      	ldr	r0, [pc, #52]	; (80010bc <HAL_GPIO_EXTI_Callback+0xb8>)
 8001088:	f7ff ff78 	bl	8000f7c <myHAL_UART_printf>
//	xSemaphoreGiveFromISR(FLAG_SPIRIT, &xHigherPriorityTaskWoken);
//	SpiritCmdStrobeRx();
  }

  SpiritIrqClearStatus();
 800108c:	f000 ffe0 	bl	8002050 <SpiritIrqClearStatus>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d009      	beq.n	80010aa <HAL_GPIO_EXTI_Callback+0xa6>
 8001096:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001098:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	f3bf 8f4f 	dsb	sy
 80010a2:	f3bf 8f6f 	isb	sy
 80010a6:	e000      	b.n	80010aa <HAL_GPIO_EXTI_Callback+0xa6>
  if (GPIO_Pin != SPIRIT1_GPIO3_Pin){return;}
 80010a8:	bf00      	nop
}
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	200000ac 	.word	0x200000ac
 80010b4:	0800b8a8 	.word	0x0800b8a8
 80010b8:	0800b8b8 	.word	0x0800b8b8
 80010bc:	0800b8c8 	.word	0x0800b8c8
 80010c0:	e000ed04 	.word	0xe000ed04

080010c4 <SpiritGotoReadyState>:
//    myHAL_UART_clear();
//    myHAL_UART_printf("payload sent: %s", TXpayload);
//}


void SpiritGotoReadyState(void) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  static unsigned int i;
  /* Wait for the radio to enter the ready state */
  do {
    /* Go to the ready state */
    if (g_xStatus.MC_STATE == MC_STATE_LOCK) {
 80010c8:	4b16      	ldr	r3, [pc, #88]	; (8001124 <SpiritGotoReadyState+0x60>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b0f      	cmp	r3, #15
 80010d4:	d103      	bne.n	80010de <SpiritGotoReadyState+0x1a>
      SpiritCmdStrobeReady();
 80010d6:	2062      	movs	r0, #98	; 0x62
 80010d8:	f000 feba 	bl	8001e50 <SpiritCmdStrobeCommand>
 80010dc:	e002      	b.n	80010e4 <SpiritGotoReadyState+0x20>
    } else {
      SpiritCmdStrobeSabort();
 80010de:	2067      	movs	r0, #103	; 0x67
 80010e0:	f000 feb6 	bl	8001e50 <SpiritCmdStrobeCommand>
    }
    /* Delay for state transition */
    for (i = 0; i != 0xFF; i++)
 80010e4:	4b10      	ldr	r3, [pc, #64]	; (8001128 <SpiritGotoReadyState+0x64>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	e004      	b.n	80010f6 <SpiritGotoReadyState+0x32>
 80010ec:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <SpiritGotoReadyState+0x64>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	3301      	adds	r3, #1
 80010f2:	4a0d      	ldr	r2, [pc, #52]	; (8001128 <SpiritGotoReadyState+0x64>)
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <SpiritGotoReadyState+0x64>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2bff      	cmp	r3, #255	; 0xff
 80010fc:	d1f6      	bne.n	80010ec <SpiritGotoReadyState+0x28>
      ;
    /* Update the global status register variable */
    SpiritRefreshStatus();
 80010fe:	f002 ff1b 	bl	8003f38 <SpiritRefreshStatus>
  } while (g_xStatus.MC_STATE != MC_STATE_READY);
 8001102:	4b08      	ldr	r3, [pc, #32]	; (8001124 <SpiritGotoReadyState+0x60>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2b03      	cmp	r3, #3
 800110e:	d1db      	bne.n	80010c8 <SpiritGotoReadyState+0x4>

  xSemaphoreGive(FLAG_SPIRIT);
 8001110:	4b06      	ldr	r3, [pc, #24]	; (800112c <SpiritGotoReadyState+0x68>)
 8001112:	6818      	ldr	r0, [r3, #0]
 8001114:	2300      	movs	r3, #0
 8001116:	2200      	movs	r2, #0
 8001118:	2100      	movs	r1, #0
 800111a:	f007 f8f3 	bl	8008304 <xQueueGenericSend>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200021fc 	.word	0x200021fc
 8001128:	200020b4 	.word	0x200020b4
 800112c:	200000ac 	.word	0x200000ac

08001130 <confirm_TX>:

//TX//////////////
char TXpayload[] = " Beep beep bloop bloop\r\n";

void confirm_TX(){
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
//    myHAL_UART_clear();
    myHAL_UART_printf("payload sent: %s", TXpayload);
 8001134:	4902      	ldr	r1, [pc, #8]	; (8001140 <confirm_TX+0x10>)
 8001136:	4803      	ldr	r0, [pc, #12]	; (8001144 <confirm_TX+0x14>)
 8001138:	f7ff ff20 	bl	8000f7c <myHAL_UART_printf>
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000000 	.word	0x20000000
 8001144:	0800b8d4 	.word	0x0800b8d4

08001148 <Task_TX>:


void Task_TX(void *argument){
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	  while (1)
	  {

		  SpiritGotoReadyState();
 8001150:	f7ff ffb8 	bl	80010c4 <SpiritGotoReadyState>

		  if(xSemaphoreTake(FLAG_SPIRIT, 10) == 1){
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <Task_TX+0x40>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	210a      	movs	r1, #10
 800115a:	4618      	mov	r0, r3
 800115c:	f007 fbd8 	bl	8008910 <xQueueSemaphoreTake>
 8001160:	4603      	mov	r3, r0
 8001162:	2b01      	cmp	r3, #1
 8001164:	d10b      	bne.n	800117e <Task_TX+0x36>
			TXpayload[0] = 0x3; //set heartbeat byte
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <Task_TX+0x44>)
 8001168:	2203      	movs	r2, #3
 800116a:	701a      	strb	r2, [r3, #0]
			SPSGRF_StartTx(TXpayload, strlen(TXpayload));
 800116c:	4807      	ldr	r0, [pc, #28]	; (800118c <Task_TX+0x44>)
 800116e:	f7ff f82f 	bl	80001d0 <strlen>
 8001172:	4603      	mov	r3, r0
 8001174:	b2db      	uxtb	r3, r3
 8001176:	4619      	mov	r1, r3
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <Task_TX+0x44>)
 800117a:	f000 fb83 	bl	8001884 <SPSGRF_StartTx>
		  }

		  vTaskDelay(5000);
 800117e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001182:	f008 f813 	bl	80091ac <vTaskDelay>
		  SpiritGotoReadyState();
 8001186:	e7e3      	b.n	8001150 <Task_TX+0x8>
 8001188:	200000ac 	.word	0x200000ac
 800118c:	20000000 	.word	0x20000000

08001190 <printUsersOnline>:
}


//USERS//////////////

void printUsersOnline(){
 8001190:	b590      	push	{r4, r7, lr}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
	TickType_t currentTime = xTaskGetTickCount();
 8001196:	f008 f95b 	bl	8009450 <xTaskGetTickCount>
 800119a:	6038      	str	r0, [r7, #0]
	myHAL_UART_printf("--- Users Online @t=%d:\r\n", (currentTime-startTime)/1000);
 800119c:	4b25      	ldr	r3, [pc, #148]	; (8001234 <printUsersOnline+0xa4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	4a24      	ldr	r2, [pc, #144]	; (8001238 <printUsersOnline+0xa8>)
 80011a6:	fba2 2303 	umull	r2, r3, r2, r3
 80011aa:	099b      	lsrs	r3, r3, #6
 80011ac:	4619      	mov	r1, r3
 80011ae:	4823      	ldr	r0, [pc, #140]	; (800123c <printUsersOnline+0xac>)
 80011b0:	f7ff fee4 	bl	8000f7c <myHAL_UART_printf>
	for (int i = 0; i < 256; i++){
 80011b4:	2300      	movs	r3, #0
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	e033      	b.n	8001222 <printUsersOnline+0x92>
		if (usersOnline[i].address != 0){
 80011ba:	4921      	ldr	r1, [pc, #132]	; (8001240 <printUsersOnline+0xb0>)
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	4613      	mov	r3, r2
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	1a9b      	subs	r3, r3, r2
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	440b      	add	r3, r1
 80011c8:	3314      	adds	r3, #20
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d025      	beq.n	800121c <printUsersOnline+0x8c>
			myHAL_UART_printf("- 0x%x(%d) seen %d s ago\r\n", usersOnline[i].address, usersOnline[i].address, (currentTime - usersOnline[i].timeLastSeen)/1000);
 80011d0:	491b      	ldr	r1, [pc, #108]	; (8001240 <printUsersOnline+0xb0>)
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	4613      	mov	r3, r2
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	1a9b      	subs	r3, r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	440b      	add	r3, r1
 80011de:	3314      	adds	r3, #20
 80011e0:	6819      	ldr	r1, [r3, #0]
 80011e2:	4817      	ldr	r0, [pc, #92]	; (8001240 <printUsersOnline+0xb0>)
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	4613      	mov	r3, r2
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	1a9b      	subs	r3, r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	4403      	add	r3, r0
 80011f0:	3314      	adds	r3, #20
 80011f2:	6818      	ldr	r0, [r3, #0]
 80011f4:	4c12      	ldr	r4, [pc, #72]	; (8001240 <printUsersOnline+0xb0>)
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	4613      	mov	r3, r2
 80011fa:	00db      	lsls	r3, r3, #3
 80011fc:	1a9b      	subs	r3, r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4423      	add	r3, r4
 8001202:	3318      	adds	r3, #24
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	4a0a      	ldr	r2, [pc, #40]	; (8001238 <printUsersOnline+0xa8>)
 800120e:	fba2 2303 	umull	r2, r3, r2, r3
 8001212:	099b      	lsrs	r3, r3, #6
 8001214:	4602      	mov	r2, r0
 8001216:	480b      	ldr	r0, [pc, #44]	; (8001244 <printUsersOnline+0xb4>)
 8001218:	f7ff feb0 	bl	8000f7c <myHAL_UART_printf>
	for (int i = 0; i < 256; i++){
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	3301      	adds	r3, #1
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2bff      	cmp	r3, #255	; 0xff
 8001226:	ddc8      	ble.n	80011ba <printUsersOnline+0x2a>
		}
	}
}
 8001228:	bf00      	nop
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	bd90      	pop	{r4, r7, pc}
 8001232:	bf00      	nop
 8001234:	200000b0 	.word	0x200000b0
 8001238:	10624dd3 	.word	0x10624dd3
 800123c:	0800b8e8 	.word	0x0800b8e8
 8001240:	200000b4 	.word	0x200000b4
 8001244:	0800b904 	.word	0x0800b904

08001248 <reapUsers>:

void reapUsers(){
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
	TickType_t currentTime = xTaskGetTickCount();
 800124e:	f008 f8ff 	bl	8009450 <xTaskGetTickCount>
 8001252:	6038      	str	r0, [r7, #0]
	for (int i = 0; i < 256; i++){
 8001254:	2300      	movs	r3, #0
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	e03e      	b.n	80012d8 <reapUsers+0x90>
		if ((usersOnline[i].address != 0)){
 800125a:	4923      	ldr	r1, [pc, #140]	; (80012e8 <reapUsers+0xa0>)
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	4613      	mov	r3, r2
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	1a9b      	subs	r3, r3, r2
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	3314      	adds	r3, #20
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d030      	beq.n	80012d2 <reapUsers+0x8a>
			if((currentTime-usersOnline[i].timeLastSeen)/1000 > 30){
 8001270:	491d      	ldr	r1, [pc, #116]	; (80012e8 <reapUsers+0xa0>)
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	4613      	mov	r3, r2
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	1a9b      	subs	r3, r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	440b      	add	r3, r1
 800127e:	3318      	adds	r3, #24
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	461a      	mov	r2, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	1a9b      	subs	r3, r3, r2
 8001288:	f647 1217 	movw	r2, #30999	; 0x7917
 800128c:	4293      	cmp	r3, r2
 800128e:	d920      	bls.n	80012d2 <reapUsers+0x8a>
				myHAL_UART_printf("reaping user 0x%x\r\n", usersOnline[i].address);
 8001290:	4915      	ldr	r1, [pc, #84]	; (80012e8 <reapUsers+0xa0>)
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	4613      	mov	r3, r2
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	1a9b      	subs	r3, r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	440b      	add	r3, r1
 800129e:	3314      	adds	r3, #20
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	4811      	ldr	r0, [pc, #68]	; (80012ec <reapUsers+0xa4>)
 80012a6:	f7ff fe69 	bl	8000f7c <myHAL_UART_printf>
				usersOnline[i].address = 0;
 80012aa:	490f      	ldr	r1, [pc, #60]	; (80012e8 <reapUsers+0xa0>)
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	4613      	mov	r3, r2
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	1a9b      	subs	r3, r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	440b      	add	r3, r1
 80012b8:	3314      	adds	r3, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
				usersOnline[i].timeLastSeen = 0;
 80012be:	490a      	ldr	r1, [pc, #40]	; (80012e8 <reapUsers+0xa0>)
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	4613      	mov	r3, r2
 80012c4:	00db      	lsls	r3, r3, #3
 80012c6:	1a9b      	subs	r3, r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	440b      	add	r3, r1
 80012cc:	3318      	adds	r3, #24
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 256; i++){
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3301      	adds	r3, #1
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2bff      	cmp	r3, #255	; 0xff
 80012dc:	ddbd      	ble.n	800125a <reapUsers+0x12>

			}

		}
	}
}
 80012de:	bf00      	nop
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200000b4 	.word	0x200000b4
 80012ec:	0800b920 	.word	0x0800b920

080012f0 <Task_printUsers>:

void Task_printUsers(void *argument){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	while (1){
	  reapUsers();
 80012f8:	f7ff ffa6 	bl	8001248 <reapUsers>
	  printUsersOnline();
 80012fc:	f7ff ff48 	bl	8001190 <printUsersOnline>
	  vTaskDelay(3500);
 8001300:	f640 50ac 	movw	r0, #3500	; 0xdac
 8001304:	f007 ff52 	bl	80091ac <vTaskDelay>
	  reapUsers();
 8001308:	e7f6      	b.n	80012f8 <Task_printUsers+0x8>
	...

0800130c <get_RX>:
	}
}

//RX//////////////
void get_RX(){
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b09f      	sub	sp, #124	; 0x7c
 8001310:	af02      	add	r7, sp, #8
	uint8_t sadd = SpiritPktStackGetReceivedSourceAddress();
 8001312:	f001 f98f 	bl	8002634 <SpiritPktCommonGetReceivedSourceAddress>
 8001316:	4603      	mov	r3, r0
 8001318:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	uint8_t RXpayload[100];
	RXpayload[0] = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	713b      	strb	r3, [r7, #4]
	RXpayload[1] = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	717b      	strb	r3, [r7, #5]
	RXpayload[2] = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	71bb      	strb	r3, [r7, #6]
	RXpayload[3] = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	71fb      	strb	r3, [r7, #7]
	RXpayload[4] = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	723b      	strb	r3, [r7, #8]
	RXpayload[5] = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	727b      	strb	r3, [r7, #9]

	usersOnline[sadd].timeLastSeen = xTaskGetTickCount();
 8001334:	f008 f88c 	bl	8009450 <xTaskGetTickCount>
 8001338:	4603      	mov	r3, r0
 800133a:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800133e:	4618      	mov	r0, r3
 8001340:	4921      	ldr	r1, [pc, #132]	; (80013c8 <get_RX+0xbc>)
 8001342:	4613      	mov	r3, r2
 8001344:	00db      	lsls	r3, r3, #3
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3318      	adds	r3, #24
 800134e:	6018      	str	r0, [r3, #0]
	usersOnline[sadd].address = sadd;
 8001350:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8001354:	f897 106f 	ldrb.w	r1, [r7, #111]	; 0x6f
 8001358:	481b      	ldr	r0, [pc, #108]	; (80013c8 <get_RX+0xbc>)
 800135a:	4613      	mov	r3, r2
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	1a9b      	subs	r3, r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4403      	add	r3, r0
 8001364:	3314      	adds	r3, #20
 8001366:	6019      	str	r1, [r3, #0]

	int rxLen = SPSGRF_GetRxData(&RXpayload);
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fab4 	bl	80018d8 <SPSGRF_GetRxData>
 8001370:	4603      	mov	r3, r0
 8001372:	66bb      	str	r3, [r7, #104]	; 0x68
	RXpayload[rxLen+1] = '\0';
 8001374:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001376:	3301      	adds	r3, #1
 8001378:	3370      	adds	r3, #112	; 0x70
 800137a:	443b      	add	r3, r7
 800137c:	2200      	movs	r2, #0
 800137e:	f803 2c6c 	strb.w	r2, [r3, #-108]

//	myHAL_UART_clear();
	HAL_UART_Transmit(&huart2, "Received: ", 10, HAL_MAX_DELAY);
 8001382:	f04f 33ff 	mov.w	r3, #4294967295
 8001386:	220a      	movs	r2, #10
 8001388:	4910      	ldr	r1, [pc, #64]	; (80013cc <get_RX+0xc0>)
 800138a:	4811      	ldr	r0, [pc, #68]	; (80013d0 <get_RX+0xc4>)
 800138c:	f006 f82c 	bl	80073e8 <HAL_UART_Transmit>
//	HAL_UART_Transmit(&huart2, RXpayload, rxLen+1, HAL_MAX_DELAY);
	myHAL_UART_printf("%02X:%02X:%02X:%02X from 0x%x", RXpayload[0], RXpayload[1], RXpayload[2], RXpayload[3], sadd);
 8001390:	793b      	ldrb	r3, [r7, #4]
 8001392:	4619      	mov	r1, r3
 8001394:	797b      	ldrb	r3, [r7, #5]
 8001396:	4618      	mov	r0, r3
 8001398:	79bb      	ldrb	r3, [r7, #6]
 800139a:	461c      	mov	r4, r3
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	461a      	mov	r2, r3
 80013a0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013a4:	9301      	str	r3, [sp, #4]
 80013a6:	9200      	str	r2, [sp, #0]
 80013a8:	4623      	mov	r3, r4
 80013aa:	4602      	mov	r2, r0
 80013ac:	4809      	ldr	r0, [pc, #36]	; (80013d4 <get_RX+0xc8>)
 80013ae:	f7ff fde5 	bl	8000f7c <myHAL_UART_printf>

	HAL_UART_Transmit(&huart2, "\r\n", 2, HAL_MAX_DELAY);
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	2202      	movs	r2, #2
 80013b8:	4907      	ldr	r1, [pc, #28]	; (80013d8 <get_RX+0xcc>)
 80013ba:	4805      	ldr	r0, [pc, #20]	; (80013d0 <get_RX+0xc4>)
 80013bc:	f006 f814 	bl	80073e8 <HAL_UART_Transmit>

}
 80013c0:	bf00      	nop
 80013c2:	3774      	adds	r7, #116	; 0x74
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd90      	pop	{r4, r7, pc}
 80013c8:	200000b4 	.word	0x200000b4
 80013cc:	0800b934 	.word	0x0800b934
 80013d0:	2000216c 	.word	0x2000216c
 80013d4:	0800b940 	.word	0x0800b940
 80013d8:	0800b960 	.word	0x0800b960

080013dc <Task_RX>:
	//byte 0 - heart beat
	//byte 1-21 - another
	//byte 22-272 - another one
}

void Task_RX(void *argument){
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	while(1){
		if(xSemaphoreTake(FLAG_SPIRIT, 10) == 1){
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <Task_RX+0x20>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	210a      	movs	r1, #10
 80013ea:	4618      	mov	r0, r3
 80013ec:	f007 fa90 	bl	8008910 <xQueueSemaphoreTake>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d1f6      	bne.n	80013e4 <Task_RX+0x8>
		  SPSGRF_StartRx();
 80013f6:	f000 fa66 	bl	80018c6 <SPSGRF_StartRx>
		if(xSemaphoreTake(FLAG_SPIRIT, 10) == 1){
 80013fa:	e7f3      	b.n	80013e4 <Task_RX+0x8>
 80013fc:	200000ac 	.word	0x200000ac

08001400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001406:	f002 ff47 	bl	8004298 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140a:	f000 f879 	bl	8001500 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */



  RTOS_ISR_setPriority(EXTI9_5_IRQn);
 800140e:	2017      	movs	r0, #23
 8001410:	f7ff fd9d 	bl	8000f4e <RTOS_ISR_setPriority>


  /* Create the tasks */
  BaseType_t retVal = xTaskCreate(Task_TX, "Task_TX", configMINIMAL_STACK_SIZE,
 8001414:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <main+0xd0>)
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	2304      	movs	r3, #4
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	2300      	movs	r3, #0
 800141e:	2280      	movs	r2, #128	; 0x80
 8001420:	492c      	ldr	r1, [pc, #176]	; (80014d4 <main+0xd4>)
 8001422:	482d      	ldr	r0, [pc, #180]	; (80014d8 <main+0xd8>)
 8001424:	f007 fd63 	bl	8008eee <xTaskCreate>
 8001428:	6078      	str	r0, [r7, #4]
  		NULL, tskIDLE_PRIORITY + 4, &Task_TXHandler);
  if (retVal != 1) { while(1);}	// check if task creation failed
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d000      	beq.n	8001432 <main+0x32>
 8001430:	e7fe      	b.n	8001430 <main+0x30>

  retVal = xTaskCreate(Task_printUsers, "Task_printUsers", configMINIMAL_STACK_SIZE,
 8001432:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <main+0xdc>)
 8001434:	9301      	str	r3, [sp, #4]
 8001436:	2302      	movs	r3, #2
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	2300      	movs	r3, #0
 800143c:	2280      	movs	r2, #128	; 0x80
 800143e:	4928      	ldr	r1, [pc, #160]	; (80014e0 <main+0xe0>)
 8001440:	4828      	ldr	r0, [pc, #160]	; (80014e4 <main+0xe4>)
 8001442:	f007 fd54 	bl	8008eee <xTaskCreate>
 8001446:	6078      	str	r0, [r7, #4]
  		NULL, tskIDLE_PRIORITY + 2, &Task_printUsersHandler);
  if (retVal != 1) { while(1);}	// check if task creation failed
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d000      	beq.n	8001450 <main+0x50>
 800144e:	e7fe      	b.n	800144e <main+0x4e>

  retVal = xTaskCreate(Task_RX, "Task_RX", configMINIMAL_STACK_SIZE,
 8001450:	4b25      	ldr	r3, [pc, #148]	; (80014e8 <main+0xe8>)
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	2303      	movs	r3, #3
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2300      	movs	r3, #0
 800145a:	2280      	movs	r2, #128	; 0x80
 800145c:	4923      	ldr	r1, [pc, #140]	; (80014ec <main+0xec>)
 800145e:	4824      	ldr	r0, [pc, #144]	; (80014f0 <main+0xf0>)
 8001460:	f007 fd45 	bl	8008eee <xTaskCreate>
 8001464:	6078      	str	r0, [r7, #4]
  		NULL, tskIDLE_PRIORITY + 3, &Task_RXHandler);
  if (retVal != 1) { while(1);}	// check if task creation failed
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d000      	beq.n	800146e <main+0x6e>
 800146c:	e7fe      	b.n	800146c <main+0x6c>


  // Create Semaphores for task2 and task3
  FLAG_SPIRIT = xSemaphoreCreateBinary();
 800146e:	2203      	movs	r2, #3
 8001470:	2100      	movs	r1, #0
 8001472:	2001      	movs	r0, #1
 8001474:	f006 fee8 	bl	8008248 <xQueueGenericCreate>
 8001478:	4603      	mov	r3, r0
 800147a:	4a1e      	ldr	r2, [pc, #120]	; (80014f4 <main+0xf4>)
 800147c:	6013      	str	r3, [r2, #0]
  if (FLAG_SPIRIT == NULL) { while(1); }
 800147e:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <main+0xf4>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d100      	bne.n	8001488 <main+0x88>
 8001486:	e7fe      	b.n	8001486 <main+0x86>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001488:	f7ff fc76 	bl	8000d78 <MX_GPIO_Init>
  MX_SPI1_Init();
 800148c:	f000 f8a2 	bl	80015d4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001490:	f000 fb42 	bl	8001b18 <MX_USART2_UART_Init>


  /* USER CODE BEGIN 2 */
  startTime = xTaskGetTickCount();
 8001494:	f007 ffdc 	bl	8009450 <xTaskGetTickCount>
 8001498:	4603      	mov	r3, r0
 800149a:	4a17      	ldr	r2, [pc, #92]	; (80014f8 <main+0xf8>)
 800149c:	6013      	str	r3, [r2, #0]

  myHAL_UART_clear();
 800149e:	f7ff fd95 	bl	8000fcc <myHAL_UART_clear>
  myHAL_UART_printf("let's goooo");
 80014a2:	4816      	ldr	r0, [pc, #88]	; (80014fc <main+0xfc>)
 80014a4:	f7ff fd6a 	bl	8000f7c <myHAL_UART_printf>

  SPSGRF_Init();
 80014a8:	f000 f932 	bl	8001710 <SPSGRF_Init>

  SpiritPktStackSetDestinationAddress(0xFF);
 80014ac:	20ff      	movs	r0, #255	; 0xff
 80014ae:	f001 f8a7 	bl	8002600 <SpiritPktCommonSetDestinationAddress>



  xSemaphoreGive(FLAG_SPIRIT);
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <main+0xf4>)
 80014b4:	6818      	ldr	r0, [r3, #0]
 80014b6:	2300      	movs	r3, #0
 80014b8:	2200      	movs	r2, #0
 80014ba:	2100      	movs	r1, #0
 80014bc:	f006 ff22 	bl	8008304 <xQueueGenericSend>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//  }

  vTaskStartScheduler();
 80014c0:	f007 fea8 	bl	8009214 <vTaskStartScheduler>
 80014c4:	2300      	movs	r3, #0

  /* USER CODE END 3 */
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	200000a0 	.word	0x200000a0
 80014d4:	0800b964 	.word	0x0800b964
 80014d8:	08001149 	.word	0x08001149
 80014dc:	200000a4 	.word	0x200000a4
 80014e0:	0800b96c 	.word	0x0800b96c
 80014e4:	080012f1 	.word	0x080012f1
 80014e8:	200000a8 	.word	0x200000a8
 80014ec:	0800b97c 	.word	0x0800b97c
 80014f0:	080013dd 	.word	0x080013dd
 80014f4:	200000ac 	.word	0x200000ac
 80014f8:	200000b0 	.word	0x200000b0
 80014fc:	0800b984 	.word	0x0800b984

08001500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b096      	sub	sp, #88	; 0x58
 8001504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	2244      	movs	r2, #68	; 0x44
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f009 fc96 	bl	800ae40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001514:	463b      	mov	r3, r7
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001522:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001526:	f003 f9eb 	bl	8004900 <HAL_PWREx_ControlVoltageScaling>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001530:	f000 f84a 	bl	80015c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001534:	2310      	movs	r3, #16
 8001536:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001538:	2301      	movs	r3, #1
 800153a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001540:	2360      	movs	r3, #96	; 0x60
 8001542:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001544:	2302      	movs	r3, #2
 8001546:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001548:	2301      	movs	r3, #1
 800154a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800154c:	2301      	movs	r3, #1
 800154e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001550:	2328      	movs	r3, #40	; 0x28
 8001552:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001554:	2307      	movs	r3, #7
 8001556:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001558:	2302      	movs	r3, #2
 800155a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800155c:	2302      	movs	r3, #2
 800155e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4618      	mov	r0, r3
 8001566:	f003 fa21 	bl	80049ac <HAL_RCC_OscConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001570:	f000 f82a 	bl	80015c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001574:	230f      	movs	r3, #15
 8001576:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001578:	2303      	movs	r3, #3
 800157a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800157c:	2300      	movs	r3, #0
 800157e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	2104      	movs	r1, #4
 800158c:	4618      	mov	r0, r3
 800158e:	f003 fde9 	bl	8005164 <HAL_RCC_ClockConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001598:	f000 f816 	bl	80015c8 <Error_Handler>
  }
}
 800159c:	bf00      	nop
 800159e:	3758      	adds	r7, #88	; 0x58
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a04      	ldr	r2, [pc, #16]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d101      	bne.n	80015ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015b6:	f002 fe87 	bl	80042c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40014400 	.word	0x40014400

080015c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015cc:	b672      	cpsid	i
}
 80015ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015d0:	e7fe      	b.n	80015d0 <Error_Handler+0x8>
	...

080015d4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <MX_SPI1_Init+0x74>)
 80015da:	4a1c      	ldr	r2, [pc, #112]	; (800164c <MX_SPI1_Init+0x78>)
 80015dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015de:	4b1a      	ldr	r3, [pc, #104]	; (8001648 <MX_SPI1_Init+0x74>)
 80015e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015e6:	4b18      	ldr	r3, [pc, #96]	; (8001648 <MX_SPI1_Init+0x74>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015ec:	4b16      	ldr	r3, [pc, #88]	; (8001648 <MX_SPI1_Init+0x74>)
 80015ee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80015f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015f4:	4b14      	ldr	r3, [pc, #80]	; (8001648 <MX_SPI1_Init+0x74>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015fa:	4b13      	ldr	r3, [pc, #76]	; (8001648 <MX_SPI1_Init+0x74>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001600:	4b11      	ldr	r3, [pc, #68]	; (8001648 <MX_SPI1_Init+0x74>)
 8001602:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001606:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001608:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <MX_SPI1_Init+0x74>)
 800160a:	2210      	movs	r2, #16
 800160c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <MX_SPI1_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <MX_SPI1_Init+0x74>)
 8001616:	2200      	movs	r2, #0
 8001618:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <MX_SPI1_Init+0x74>)
 800161c:	2200      	movs	r2, #0
 800161e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001620:	4b09      	ldr	r3, [pc, #36]	; (8001648 <MX_SPI1_Init+0x74>)
 8001622:	2207      	movs	r2, #7
 8001624:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001626:	4b08      	ldr	r3, [pc, #32]	; (8001648 <MX_SPI1_Init+0x74>)
 8001628:	2200      	movs	r2, #0
 800162a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800162c:	4b06      	ldr	r3, [pc, #24]	; (8001648 <MX_SPI1_Init+0x74>)
 800162e:	2208      	movs	r2, #8
 8001630:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001632:	4805      	ldr	r0, [pc, #20]	; (8001648 <MX_SPI1_Init+0x74>)
 8001634:	f004 fca8 	bl	8005f88 <HAL_SPI_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800163e:	f7ff ffc3 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200020b8 	.word	0x200020b8
 800164c:	40013000 	.word	0x40013000

08001650 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	; 0x28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a25      	ldr	r2, [pc, #148]	; (8001704 <HAL_SPI_MspInit+0xb4>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d144      	bne.n	80016fc <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001672:	4b25      	ldr	r3, [pc, #148]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 8001674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001676:	4a24      	ldr	r2, [pc, #144]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 8001678:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800167c:	6613      	str	r3, [r2, #96]	; 0x60
 800167e:	4b22      	ldr	r3, [pc, #136]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001682:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800168e:	4a1e      	ldr	r2, [pc, #120]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 8001698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a2:	4b19      	ldr	r3, [pc, #100]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a6:	4a18      	ldr	r2, [pc, #96]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 80016a8:	f043 0302 	orr.w	r3, r3, #2
 80016ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ae:	4b16      	ldr	r3, [pc, #88]	; (8001708 <HAL_SPI_MspInit+0xb8>)
 80016b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016ba:	23c0      	movs	r3, #192	; 0xc0
 80016bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016be:	2302      	movs	r3, #2
 80016c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c6:	2303      	movs	r3, #3
 80016c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016ca:	2305      	movs	r3, #5
 80016cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	4619      	mov	r1, r3
 80016d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016d8:	f002 ff2a 	bl	8004530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016dc:	2308      	movs	r3, #8
 80016de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e0:	2302      	movs	r3, #2
 80016e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016ec:	2305      	movs	r3, #5
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	4619      	mov	r1, r3
 80016f6:	4805      	ldr	r0, [pc, #20]	; (800170c <HAL_SPI_MspInit+0xbc>)
 80016f8:	f002 ff1a 	bl	8004530 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80016fc:	bf00      	nop
 80016fe:	3728      	adds	r7, #40	; 0x28
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40013000 	.word	0x40013000
 8001708:	40021000 	.word	0x40021000
 800170c:	48000400 	.word	0x48000400

08001710 <SPSGRF_Init>:
* @brief  Initialize the SPIRIT1 transceiver in the SPSGRF module.
* @param  None
* @retval None
*/
void SPSGRF_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b096      	sub	sp, #88	; 0x58
 8001714:	af00      	add	r7, sp, #0
  SRadioInit xRadioInit;
  PktBasicInit xBasicInit;
  PktBasicAddressesInit xBasicAddress;
  SGpioInit xGpioInit;

  SpiritSpiInit();
 8001716:	f002 fc31 	bl	8003f7c <RadioSpiInit>

  // restart the radio
  SpiritEnterShutdown();
 800171a:	f002 fda7 	bl	800426c <RadioEnterShutdown>
  SpiritExitShutdown();
 800171e:	f002 fdb0 	bl	8004282 <RadioExitShutdown>
  SpiritManagementWaExtraCurrent(); // To be called at the SHUTDOWN exit. It avoids extra current consumption at SLEEP and STANDBY.
 8001722:	f000 fef3 	bl	800250c <SpiritManagementWaExtraCurrent>

  // wait for the radio to enter the ready state
  do
  {
    for (volatile uint8_t i = 0; i != 0xFF; i++); // delay for state transition
 8001726:	2300      	movs	r3, #0
 8001728:	70fb      	strb	r3, [r7, #3]
 800172a:	e004      	b.n	8001736 <SPSGRF_Init+0x26>
 800172c:	78fb      	ldrb	r3, [r7, #3]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	3301      	adds	r3, #1
 8001732:	b2db      	uxtb	r3, r3
 8001734:	70fb      	strb	r3, [r7, #3]
 8001736:	78fb      	ldrb	r3, [r7, #3]
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2bff      	cmp	r3, #255	; 0xff
 800173c:	d1f6      	bne.n	800172c <SPSGRF_Init+0x1c>
    SpiritRefreshStatus(); // reads the MC_STATUS register
 800173e:	f002 fbfb 	bl	8003f38 <SpiritRefreshStatus>
  } while (g_xStatus.MC_STATE != MC_STATE_READY);
 8001742:	4b4b      	ldr	r3, [pc, #300]	; (8001870 <SPSGRF_Init+0x160>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800174a:	b2db      	uxtb	r3, r3
 800174c:	2b03      	cmp	r3, #3
 800174e:	d1ea      	bne.n	8001726 <SPSGRF_Init+0x16>

  // Initialize radio RF parameters
  xRadioInit.nXtalOffsetPpm = XTAL_OFFSET_PPM;
 8001750:	2300      	movs	r3, #0
 8001752:	87bb      	strh	r3, [r7, #60]	; 0x3c
  xRadioInit.lFrequencyBase = BASE_FREQUENCY;
 8001754:	4b47      	ldr	r3, [pc, #284]	; (8001874 <SPSGRF_Init+0x164>)
 8001756:	643b      	str	r3, [r7, #64]	; 0x40
  xRadioInit.nChannelSpace = CHANNEL_SPACE;
 8001758:	4b47      	ldr	r3, [pc, #284]	; (8001878 <SPSGRF_Init+0x168>)
 800175a:	647b      	str	r3, [r7, #68]	; 0x44
  xRadioInit.cChannelNumber = CHANNEL_NUMBER;
 800175c:	2300      	movs	r3, #0
 800175e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  xRadioInit.xModulationSelect = MODULATION_SELECT;
 8001762:	2300      	movs	r3, #0
 8001764:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  xRadioInit.lDatarate = DATARATE;
 8001768:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 800176c:	64fb      	str	r3, [r7, #76]	; 0x4c
  xRadioInit.lFreqDev = FREQ_DEVIATION;
 800176e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001772:	653b      	str	r3, [r7, #80]	; 0x50
  xRadioInit.lBandwidth = BANDWIDTH;
 8001774:	4b40      	ldr	r3, [pc, #256]	; (8001878 <SPSGRF_Init+0x168>)
 8001776:	657b      	str	r3, [r7, #84]	; 0x54
  SpiritRadioSetXtalFrequency(XTAL_FREQUENCY); // Must be called before SpiritRadioInit()
 8001778:	4840      	ldr	r0, [pc, #256]	; (800187c <SPSGRF_Init+0x16c>)
 800177a:	f002 fb6b 	bl	8003e54 <SpiritRadioSetXtalFrequency>
  SpiritRadioInit(&xRadioInit);
 800177e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001782:	4618      	mov	r0, r3
 8001784:	f001 f9b8 	bl	8002af8 <SpiritRadioInit>

  // Set the transmitter power level
  SpiritRadioSetPALeveldBm(POWER_INDEX, POWER_DBM);
 8001788:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8001880 <SPSGRF_Init+0x170>
 800178c:	2007      	movs	r0, #7
 800178e:	f002 f9fd 	bl	8003b8c <SpiritRadioSetPALeveldBm>
  SpiritRadioSetPALevelMaxIndex(POWER_INDEX);
 8001792:	2007      	movs	r0, #7
 8001794:	f002 fa50 	bl	8003c38 <SpiritRadioSetPALevelMaxIndex>
	PktStackInit xSTackInit;
	PktStackAddressesInit xSTackAddress;
	PktStackLlpInit xSTackLlp;

//	xSTackInit.xPreambleLength = PREAMBLE_LENGTH;
	xSTackInit.xPreambleLength = PKT_PREAMBLE_LENGTH_04BYTES;
 8001798:	2318      	movs	r3, #24
 800179a:	743b      	strb	r3, [r7, #16]
	xSTackInit.xSyncLength = SYNC_LENGTH;
 800179c:	2306      	movs	r3, #6
 800179e:	747b      	strb	r3, [r7, #17]
	xSTackInit.lSyncWords = SYNC_WORD; //double check this one?
 80017a0:	f04f 3388 	mov.w	r3, #2290649224	; 0x88888888
 80017a4:	617b      	str	r3, [r7, #20]
	xSTackInit.xFixVarLength = LENGTH_TYPE;
 80017a6:	2301      	movs	r3, #1
 80017a8:	763b      	strb	r3, [r7, #24]
	xSTackInit.cPktLengthWidth = LENGTH_WIDTH;
 80017aa:	2307      	movs	r3, #7
 80017ac:	767b      	strb	r3, [r7, #25]
	xSTackInit.xCrcMode = CRC_MODE; //todo:set to 8 bit CRC? is this right?
 80017ae:	2320      	movs	r3, #32
 80017b0:	76bb      	strb	r3, [r7, #26]
	xSTackInit.xControlLength = CONTROL_LENGTH;
 80017b2:	2300      	movs	r3, #0
 80017b4:	76fb      	strb	r3, [r7, #27]
	xSTackInit.xFec = S_DISABLE; //todo: what is FEN?
 80017b6:	2300      	movs	r3, #0
 80017b8:	773b      	strb	r3, [r7, #28]
	xSTackInit.xDataWhitening = EN_WHITENING;
 80017ba:	2301      	movs	r3, #1
 80017bc:	777b      	strb	r3, [r7, #29]
	SpiritPktStackInit(&xSTackInit);
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 ff4e 	bl	8002664 <SpiritPktStackInit>

	xSTackAddress.xFilterOnMyAddress = EN_FILT_MY_ADDRESS;
 80017c8:	2301      	movs	r3, #1
 80017ca:	723b      	strb	r3, [r7, #8]
	xSTackAddress.cMyAddress = MY_ADDRESS;
 80017cc:	23b0      	movs	r3, #176	; 0xb0
 80017ce:	727b      	strb	r3, [r7, #9]
	xSTackAddress.xFilterOnMulticastAddress = EN_FILT_MULTICAST_ADDRESS;
 80017d0:	2301      	movs	r3, #1
 80017d2:	72bb      	strb	r3, [r7, #10]
	xSTackAddress.cMulticastAddress = MULTICAST_ADDRESS;
 80017d4:	23ee      	movs	r3, #238	; 0xee
 80017d6:	72fb      	strb	r3, [r7, #11]
	xSTackAddress.xFilterOnBroadcastAddress = EN_FILT_BROADCAST_ADDRESS;
 80017d8:	2301      	movs	r3, #1
 80017da:	733b      	strb	r3, [r7, #12]
	xSTackAddress.cBroadcastAddress = BROADCAST_ADDRESS;
 80017dc:	23ff      	movs	r3, #255	; 0xff
 80017de:	737b      	strb	r3, [r7, #13]
	SpiritPktStackAddressesInit(&xSTackAddress);
 80017e0:	f107 0308 	add.w	r3, r7, #8
 80017e4:	4618      	mov	r0, r3
 80017e6:	f001 f80d 	bl	8002804 <SpiritPktStackAddressesInit>

	xSTackLlp.xAutoAck = S_DISABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	713b      	strb	r3, [r7, #4]
	xSTackLlp.xPiggybacking = S_ENABLE;
 80017ee:	2301      	movs	r3, #1
 80017f0:	717b      	strb	r3, [r7, #5]
	xSTackLlp.xNMaxRetx = PKT_DISABLE_RETX; //todo?
 80017f2:	2300      	movs	r3, #0
 80017f4:	71bb      	strb	r3, [r7, #6]

	SpiritPktStackLlpInit(&xSTackLlp);
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	4618      	mov	r0, r3
 80017fa:	f001 f871 	bl	80028e0 <SpiritPktStackLlpInit>




  // Configure GPIO3 as interrupt request pin (active low)
  xGpioInit.xSpiritGpioPin = SPIRIT_GPIO_3;
 80017fe:	2302      	movs	r3, #2
 8001800:	f887 3020 	strb.w	r3, [r7, #32]
  xGpioInit.xSpiritGpioMode = SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_LP;
 8001804:	2302      	movs	r3, #2
 8001806:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  xGpioInit.xSpiritGpioIO = SPIRIT_GPIO_DIG_OUT_IRQ;
 800180a:	2300      	movs	r3, #0
 800180c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  SpiritGpioInit(&xGpioInit);
 8001810:	f107 0320 	add.w	r3, r7, #32
 8001814:	4618      	mov	r0, r3
 8001816:	f000 fb33 	bl	8001e80 <SpiritGpioInit>

  // Generate an interrupt request for the following IRQs
  SpiritIrqDeInit(NULL);
 800181a:	2000      	movs	r0, #0
 800181c:	f000 fb54 	bl	8001ec8 <SpiritIrqDeInit>
  SpiritIrq(TX_DATA_SENT, S_ENABLE);
 8001820:	2101      	movs	r1, #1
 8001822:	2004      	movs	r0, #4
 8001824:	f000 fb7c 	bl	8001f20 <SpiritIrq>
  SpiritIrq(RX_DATA_READY, S_ENABLE);
 8001828:	2101      	movs	r1, #1
 800182a:	2001      	movs	r0, #1
 800182c:	f000 fb78 	bl	8001f20 <SpiritIrq>
  SpiritIrq(RX_DATA_DISC, S_ENABLE);
 8001830:	2101      	movs	r1, #1
 8001832:	2002      	movs	r0, #2
 8001834:	f000 fb74 	bl	8001f20 <SpiritIrq>
  SpiritIrq(RX_TIMEOUT, S_ENABLE);
 8001838:	2101      	movs	r1, #1
 800183a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800183e:	f000 fb6f 	bl	8001f20 <SpiritIrq>
  SpiritIrqClearStatus();
 8001842:	f000 fc05 	bl	8002050 <SpiritIrqClearStatus>

  // Enable the synchronization quality indicator check (perfect match required)
  // NOTE: 9.10.4: "It is recommended to always enable the SQI check."
  SpiritQiSetSqiThreshold(SQI_TH_0);
 8001846:	2000      	movs	r0, #0
 8001848:	f001 f902 	bl	8002a50 <SpiritQiSetSqiThreshold>
  SpiritQiSqiCheck(S_ENABLE);
 800184c:	2001      	movs	r0, #1
 800184e:	f001 f8c7 	bl	80029e0 <SpiritQiSqiCheck>

  // Set the RSSI Threshold for Carrier Sense (9.10.2)
  // NOTE: CS_MODE = 0 at reset
  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 8001852:	f06f 0077 	mvn.w	r0, #119	; 0x77
 8001856:	f001 f92f 	bl	8002ab8 <SpiritQiSetRssiThresholddBm>

  // Configure the RX timeout
#ifdef RECEIVE_TIMEOUT
  SpiritTimerSetRxTimeoutMs(RECEIVE_TIMEOUT);
#else
  SET_INFINITE_RX_TIMEOUT();
 800185a:	2000      	movs	r0, #0
 800185c:	f002 fb0a 	bl	8003e74 <SpiritTimerSetRxTimeoutCounter>
#endif /* RECIEVE_TIMEOUT */
  SpiritTimerSetRxTimeoutStopCondition(SQI_ABOVE_THRESHOLD);
 8001860:	2002      	movs	r0, #2
 8001862:	f002 fb21 	bl	8003ea8 <SpiritTimerSetRxTimeoutStopCondition>
}
 8001866:	bf00      	nop
 8001868:	3758      	adds	r7, #88	; 0x58
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200021fc 	.word	0x200021fc
 8001874:	3689cac0 	.word	0x3689cac0
 8001878:	000186a0 	.word	0x000186a0
 800187c:	02faf080 	.word	0x02faf080
 8001880:	4139999a 	.word	0x4139999a

08001884 <SPSGRF_StartTx>:
* @param  txBuff: pointer to the data to transmit
* @param  txLen: number of bytes to transmit
* @retval None
*/
void SPSGRF_StartTx(uint8_t *txBuff, uint8_t txLen)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	70fb      	strb	r3, [r7, #3]
  // flush the TX FIFO
  SpiritCmdStrobeFlushTxFifo();
 8001890:	2072      	movs	r0, #114	; 0x72
 8001892:	f000 fadd 	bl	8001e50 <SpiritCmdStrobeCommand>

  // Avoid TX FIFO overflow
  txLen = (txLen > MAX_BUFFER_LEN ? MAX_BUFFER_LEN : txLen);
 8001896:	78fb      	ldrb	r3, [r7, #3]
 8001898:	2b60      	cmp	r3, #96	; 0x60
 800189a:	bf28      	it	cs
 800189c:	2360      	movcs	r3, #96	; 0x60
 800189e:	70fb      	strb	r3, [r7, #3]

  // start TX operation
  SpiritSpiWriteLinearFifo(txLen, txBuff);
 80018a0:	78fb      	ldrb	r3, [r7, #3]
 80018a2:	6879      	ldr	r1, [r7, #4]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f002 fc51 	bl	800414c <RadioSpiWriteFifo>
  SpiritPktStackSetPayloadLength(txLen);
 80018aa:	78fb      	ldrb	r3, [r7, #3]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	4618      	mov	r0, r3
 80018b0:	f001 f868 	bl	8002984 <SpiritPktStackSetPayloadLength>
  SpiritCmdStrobeTx();
 80018b4:	f000 fdc2 	bl	800243c <SpiritManagementWaCmdStrobeTx>
 80018b8:	2060      	movs	r0, #96	; 0x60
 80018ba:	f000 fac9 	bl	8001e50 <SpiritCmdStrobeCommand>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <SPSGRF_StartRx>:
* @brief  Enter the receive state.
* @param  None
* @retval None
*/
void SPSGRF_StartRx(void)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	af00      	add	r7, sp, #0
  SpiritCmdStrobeRx();
 80018ca:	f000 fdef 	bl	80024ac <SpiritManagementWaCmdStrobeRx>
 80018ce:	2061      	movs	r0, #97	; 0x61
 80018d0:	f000 fabe 	bl	8001e50 <SpiritCmdStrobeCommand>
}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <SPSGRF_GetRxData>:
* @brief  To be called after a reception is complete
* @param  rxBuff: pointer to a buffer to hold the received data
* @retval Number of bytes received
*/
uint8_t SPSGRF_GetRxData(uint8_t *rxBuff)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint8_t len;

  len = SpiritLinearFifoReadNumElementsRxFifo();
 80018e0:	f000 fbce 	bl	8002080 <SpiritLinearFifoReadNumElementsRxFifo>
 80018e4:	4603      	mov	r3, r0
 80018e6:	73fb      	strb	r3, [r7, #15]
  SpiritSpiReadLinearFifo(len, rxBuff);
 80018e8:	7bfb      	ldrb	r3, [r7, #15]
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f002 fc75 	bl	80041dc <RadioSpiReadFifo>

  return len;
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3710      	adds	r7, #16
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	4b11      	ldr	r3, [pc, #68]	; (8001948 <HAL_MspInit+0x4c>)
 8001904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001906:	4a10      	ldr	r2, [pc, #64]	; (8001948 <HAL_MspInit+0x4c>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6613      	str	r3, [r2, #96]	; 0x60
 800190e:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <HAL_MspInit+0x4c>)
 8001910:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_MspInit+0x4c>)
 800191c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191e:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <HAL_MspInit+0x4c>)
 8001920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001924:	6593      	str	r3, [r2, #88]	; 0x58
 8001926:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_MspInit+0x4c>)
 8001928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	210f      	movs	r1, #15
 8001936:	f06f 0001 	mvn.w	r0, #1
 800193a:	f002 fdc1 	bl	80044c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40021000 	.word	0x40021000

0800194c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08c      	sub	sp, #48	; 0x30
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001954:	2300      	movs	r3, #0
 8001956:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800195a:	4b2e      	ldr	r3, [pc, #184]	; (8001a14 <HAL_InitTick+0xc8>)
 800195c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800195e:	4a2d      	ldr	r2, [pc, #180]	; (8001a14 <HAL_InitTick+0xc8>)
 8001960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001964:	6613      	str	r3, [r2, #96]	; 0x60
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <HAL_InitTick+0xc8>)
 8001968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800196a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196e:	60bb      	str	r3, [r7, #8]
 8001970:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001972:	f107 020c 	add.w	r2, r7, #12
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	4611      	mov	r1, r2
 800197c:	4618      	mov	r0, r3
 800197e:	f003 fdb5 	bl	80054ec <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001982:	f003 fd9d 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8001986:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800198a:	4a23      	ldr	r2, [pc, #140]	; (8001a18 <HAL_InitTick+0xcc>)
 800198c:	fba2 2303 	umull	r2, r3, r2, r3
 8001990:	0c9b      	lsrs	r3, r3, #18
 8001992:	3b01      	subs	r3, #1
 8001994:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8001996:	4b21      	ldr	r3, [pc, #132]	; (8001a1c <HAL_InitTick+0xd0>)
 8001998:	4a21      	ldr	r2, [pc, #132]	; (8001a20 <HAL_InitTick+0xd4>)
 800199a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800199c:	4b1f      	ldr	r3, [pc, #124]	; (8001a1c <HAL_InitTick+0xd0>)
 800199e:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019a2:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 80019a4:	4a1d      	ldr	r2, [pc, #116]	; (8001a1c <HAL_InitTick+0xd0>)
 80019a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a8:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 80019aa:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <HAL_InitTick+0xd0>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b0:	4b1a      	ldr	r3, [pc, #104]	; (8001a1c <HAL_InitTick+0xd0>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b6:	4b19      	ldr	r3, [pc, #100]	; (8001a1c <HAL_InitTick+0xd0>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 80019bc:	4817      	ldr	r0, [pc, #92]	; (8001a1c <HAL_InitTick+0xd0>)
 80019be:	f005 fa11 	bl	8006de4 <HAL_TIM_Base_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80019c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d11b      	bne.n	8001a08 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 80019d0:	4812      	ldr	r0, [pc, #72]	; (8001a1c <HAL_InitTick+0xd0>)
 80019d2:	f005 fa69 	bl	8006ea8 <HAL_TIM_Base_Start_IT>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80019dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d111      	bne.n	8001a08 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80019e4:	2019      	movs	r0, #25
 80019e6:	f002 fd87 	bl	80044f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2b0f      	cmp	r3, #15
 80019ee:	d808      	bhi.n	8001a02 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80019f0:	2200      	movs	r2, #0
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	2019      	movs	r0, #25
 80019f6:	f002 fd63 	bl	80044c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019fa:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <HAL_InitTick+0xd8>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	e002      	b.n	8001a08 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001a08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3730      	adds	r7, #48	; 0x30
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	431bde83 	.word	0x431bde83
 8001a1c:	2000211c 	.word	0x2000211c
 8001a20:	40014400 	.word	0x40014400
 8001a24:	20000028 	.word	0x20000028

08001a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a2c:	e7fe      	b.n	8001a2c <NMI_Handler+0x4>

08001a2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <HardFault_Handler+0x4>

08001a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <MemManage_Handler+0x4>

08001a3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <BusFault_Handler+0x4>

08001a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <UsageFault_Handler+0x4>

08001a46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPIRIT1_GPIO3_Pin);
 8001a58:	2080      	movs	r0, #128	; 0x80
 8001a5a:	f002 ff2b 	bl	80048b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001a68:	4802      	ldr	r0, [pc, #8]	; (8001a74 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001a6a:	f005 fa8d 	bl	8006f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	2000211c 	.word	0x2000211c

08001a78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001a7c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a80:	f002 ff18 	bl	80048b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a90:	4a14      	ldr	r2, [pc, #80]	; (8001ae4 <_sbrk+0x5c>)
 8001a92:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <_sbrk+0x60>)
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a9c:	4b13      	ldr	r3, [pc, #76]	; (8001aec <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d102      	bne.n	8001aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	; (8001aec <_sbrk+0x64>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	; (8001af0 <_sbrk+0x68>)
 8001aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d207      	bcs.n	8001ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab8:	f009 fa20 	bl	800aefc <__errno>
 8001abc:	4603      	mov	r3, r0
 8001abe:	220c      	movs	r2, #12
 8001ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac6:	e009      	b.n	8001adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	; (8001aec <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ace:	4b07      	ldr	r3, [pc, #28]	; (8001aec <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4a05      	ldr	r2, [pc, #20]	; (8001aec <_sbrk+0x64>)
 8001ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ada:	68fb      	ldr	r3, [r7, #12]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20018000 	.word	0x20018000
 8001ae8:	00000400 	.word	0x00000400
 8001aec:	20002168 	.word	0x20002168
 8001af0:	20003cf8 	.word	0x20003cf8

08001af4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <SystemInit+0x20>)
 8001afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001afe:	4a05      	ldr	r2, [pc, #20]	; (8001b14 <SystemInit+0x20>)
 8001b00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b1e:	4a15      	ldr	r2, [pc, #84]	; (8001b74 <MX_USART2_UART_Init+0x5c>)
 8001b20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b22:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2a:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b36:	4b0e      	ldr	r3, [pc, #56]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b3e:	220c      	movs	r2, #12
 8001b40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b42:	4b0b      	ldr	r3, [pc, #44]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b48:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b4e:	4b08      	ldr	r3, [pc, #32]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b54:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b5a:	4805      	ldr	r0, [pc, #20]	; (8001b70 <MX_USART2_UART_Init+0x58>)
 8001b5c:	f005 fbf6 	bl	800734c <HAL_UART_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b66:	f7ff fd2f 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	2000216c 	.word	0x2000216c
 8001b74:	40004400 	.word	0x40004400

08001b78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b0ac      	sub	sp, #176	; 0xb0
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	2288      	movs	r2, #136	; 0x88
 8001b96:	2100      	movs	r1, #0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f009 f951 	bl	800ae40 <memset>
  if(uartHandle->Instance==USART2)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a21      	ldr	r2, [pc, #132]	; (8001c28 <HAL_UART_MspInit+0xb0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d13b      	bne.n	8001c20 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bac:	2300      	movs	r3, #0
 8001bae:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f003 fd2b 	bl	8005610 <HAL_RCCEx_PeriphCLKConfig>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bc0:	f7ff fd02 	bl	80015c8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bc4:	4b19      	ldr	r3, [pc, #100]	; (8001c2c <HAL_UART_MspInit+0xb4>)
 8001bc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc8:	4a18      	ldr	r2, [pc, #96]	; (8001c2c <HAL_UART_MspInit+0xb4>)
 8001bca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bce:	6593      	str	r3, [r2, #88]	; 0x58
 8001bd0:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <HAL_UART_MspInit+0xb4>)
 8001bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bdc:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <HAL_UART_MspInit+0xb4>)
 8001bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be0:	4a12      	ldr	r2, [pc, #72]	; (8001c2c <HAL_UART_MspInit+0xb4>)
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001be8:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <HAL_UART_MspInit+0xb4>)
 8001bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bf4:	230c      	movs	r3, #12
 8001bf6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c06:	2303      	movs	r3, #3
 8001c08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c0c:	2307      	movs	r3, #7
 8001c0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c12:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c16:	4619      	mov	r1, r3
 8001c18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c1c:	f002 fc88 	bl	8004530 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c20:	bf00      	nop
 8001c22:	37b0      	adds	r7, #176	; 0xb0
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40004400 	.word	0x40004400
 8001c2c:	40021000 	.word	0x40021000

08001c30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c34:	f7ff ff5e 	bl	8001af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c38:	480c      	ldr	r0, [pc, #48]	; (8001c6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c3a:	490d      	ldr	r1, [pc, #52]	; (8001c70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c3c:	4a0d      	ldr	r2, [pc, #52]	; (8001c74 <LoopForever+0xe>)
  movs r3, #0
 8001c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c40:	e002      	b.n	8001c48 <LoopCopyDataInit>

08001c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c46:	3304      	adds	r3, #4

08001c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c4c:	d3f9      	bcc.n	8001c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c50:	4c0a      	ldr	r4, [pc, #40]	; (8001c7c <LoopForever+0x16>)
  movs r3, #0
 8001c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c54:	e001      	b.n	8001c5a <LoopFillZerobss>

08001c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c58:	3204      	adds	r2, #4

08001c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c5c:	d3fb      	bcc.n	8001c56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c5e:	f009 f953 	bl	800af08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c62:	f7ff fbcd 	bl	8001400 <main>

08001c66 <LoopForever>:

LoopForever:
    b LoopForever
 8001c66:	e7fe      	b.n	8001c66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c68:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c70:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001c74:	0800bb90 	.word	0x0800bb90
  ldr r2, =_sbss
 8001c78:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001c7c:	20003cf8 	.word	0x20003cf8

08001c80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c80:	e7fe      	b.n	8001c80 <ADC1_2_IRQHandler>
	...

08001c84 <SpiritCalibrationVco>:
 * @param  xNewState new state for VCO calibration.
           This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCalibrationVco(SpiritFunctionalState xNewState)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001c8e:	f107 030f 	add.w	r3, r7, #15
 8001c92:	461a      	mov	r2, r3
 8001c94:	2101      	movs	r1, #1
 8001c96:	2050      	movs	r0, #80	; 0x50
 8001c98:	f002 f9cc 	bl	8004034 <RadioSpiReadRegisters>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	4b14      	ldr	r3, [pc, #80]	; (8001cf0 <SpiritCalibrationVco+0x6c>)
 8001ca0:	b212      	sxth	r2, r2
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	7019      	strb	r1, [r3, #0]
 8001ca6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001caa:	705a      	strb	r2, [r3, #1]

   /* Build new value for the register */
  if(xNewState==S_ENABLE)
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d105      	bne.n	8001cbe <SpiritCalibrationVco+0x3a>
    tempRegValue |= PROTOCOL2_VCO_CALIBRATION_MASK;
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	f043 0302 	orr.w	r3, r3, #2
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	73fb      	strb	r3, [r7, #15]
 8001cbc:	e004      	b.n	8001cc8 <SpiritCalibrationVco+0x44>
  else
    tempRegValue &= ~PROTOCOL2_VCO_CALIBRATION_MASK;
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	f023 0302 	bic.w	r3, r3, #2
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	73fb      	strb	r3, [r7, #15]

  /* Writes register to enable or disable the VCO calibration */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001cc8:	f107 030f 	add.w	r3, r7, #15
 8001ccc:	461a      	mov	r2, r3
 8001cce:	2101      	movs	r1, #1
 8001cd0:	2050      	movs	r0, #80	; 0x50
 8001cd2:	f002 f963 	bl	8003f9c <RadioSpiWriteRegisters>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <SpiritCalibrationVco+0x6c>)
 8001cda:	b212      	sxth	r2, r2
 8001cdc:	4611      	mov	r1, r2
 8001cde:	7019      	strb	r1, [r3, #0]
 8001ce0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001ce4:	705a      	strb	r2, [r3, #1]

}
 8001ce6:	bf00      	nop
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200021fc 	.word	0x200021fc

08001cf4 <SpiritCalibrationGetVcoCalData>:
 * @brief  Returns the VCO calibration data from internal VCO calibrator.
 * @param  None.
 * @retval uint8_t VCO calibration data word.
 */
uint8_t SpiritCalibrationGetVcoCalData(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_OUT0_BASE, 1, &tempRegValue);
 8001cfa:	1dfb      	adds	r3, r7, #7
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	2101      	movs	r1, #1
 8001d00:	20e5      	movs	r0, #229	; 0xe5
 8001d02:	f002 f997 	bl	8004034 <RadioSpiReadRegisters>
 8001d06:	4602      	mov	r2, r0
 8001d08:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <SpiritCalibrationGetVcoCalData+0x34>)
 8001d0a:	b212      	sxth	r2, r2
 8001d0c:	4611      	mov	r1, r2
 8001d0e:	7019      	strb	r1, [r3, #0]
 8001d10:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d14:	705a      	strb	r2, [r3, #1]

  /* Build and returns the VCO calibration data value */
  return (tempRegValue & 0x7F);
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d1c:	b2db      	uxtb	r3, r3

}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200021fc 	.word	0x200021fc

08001d2c <SpiritCalibrationSetVcoCalDataTx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataTx(uint8_t cVcoCalData)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001d36:	f107 030f 	add.w	r3, r7, #15
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	206e      	movs	r0, #110	; 0x6e
 8001d40:	f002 f978 	bl	8004034 <RadioSpiReadRegisters>
 8001d44:	4602      	mov	r2, r0
 8001d46:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001d48:	b212      	sxth	r2, r2
 8001d4a:	4611      	mov	r1, r2
 8001d4c:	7019      	strb	r1, [r3, #0]
 8001d4e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d52:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001d5e:	7bfa      	ldrb	r2, [r7, #15]
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in TX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001d68:	f107 030f 	add.w	r3, r7, #15
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	2101      	movs	r1, #1
 8001d70:	206e      	movs	r0, #110	; 0x6e
 8001d72:	f002 f913 	bl	8003f9c <RadioSpiWriteRegisters>
 8001d76:	4602      	mov	r2, r0
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001d7a:	b212      	sxth	r2, r2
 8001d7c:	4611      	mov	r1, r2
 8001d7e:	7019      	strb	r1, [r3, #0]
 8001d80:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d84:	705a      	strb	r2, [r3, #1]

}
 8001d86:	bf00      	nop
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200021fc 	.word	0x200021fc

08001d94 <SpiritCalibrationSetVcoCalDataRx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataRx(uint8_t cVcoCalData)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001d9e:	f107 030f 	add.w	r3, r7, #15
 8001da2:	461a      	mov	r2, r3
 8001da4:	2101      	movs	r1, #1
 8001da6:	206f      	movs	r0, #111	; 0x6f
 8001da8:	f002 f944 	bl	8004034 <RadioSpiReadRegisters>
 8001dac:	4602      	mov	r2, r0
 8001dae:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001db0:	b212      	sxth	r2, r2
 8001db2:	4611      	mov	r1, r2
 8001db4:	7019      	strb	r1, [r3, #0]
 8001db6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001dba:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001dc6:	7bfa      	ldrb	r2, [r7, #15]
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in RX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001dd0:	f107 030f 	add.w	r3, r7, #15
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	206f      	movs	r0, #111	; 0x6f
 8001dda:	f002 f8df 	bl	8003f9c <RadioSpiWriteRegisters>
 8001dde:	4602      	mov	r2, r0
 8001de0:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001de2:	b212      	sxth	r2, r2
 8001de4:	4611      	mov	r1, r2
 8001de6:	7019      	strb	r1, [r3, #0]
 8001de8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001dec:	705a      	strb	r2, [r3, #1]

}
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200021fc 	.word	0x200021fc

08001dfc <SpiritCalibrationSelectVco>:
 * @param  xVco can be VCO_H or VCO_L according to which VCO select.
 *         This parameter can be a value of @ref VcoSel.
 * @retval None.
 */
void SpiritCalibrationSelectVco(VcoSel xVco)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;
  
  /* Check the parameter */
  s_assert_param(IS_VCO_SEL(xVco));
  
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8001e06:	f107 030f 	add.w	r3, r7, #15
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	209e      	movs	r0, #158	; 0x9e
 8001e10:	f002 f910 	bl	8004034 <RadioSpiReadRegisters>
  
  tempRegValue &= 0xF9;
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
 8001e16:	f023 0306 	bic.w	r3, r3, #6
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	73fb      	strb	r3, [r7, #15]
  
  if(xVco == VCO_H)
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d105      	bne.n	8001e30 <SpiritCalibrationSelectVco+0x34>
  {
    tempRegValue |= 0x02;
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	f043 0302 	orr.w	r3, r3, #2
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	73fb      	strb	r3, [r7, #15]
 8001e2e:	e004      	b.n	8001e3a <SpiritCalibrationSelectVco+0x3e>
    
  }
  else
  {
    tempRegValue |= 0x04;
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	f043 0304 	orr.w	r3, r3, #4
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	73fb      	strb	r3, [r7, #15]
  }
  SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);  
 8001e3a:	f107 030f 	add.w	r3, r7, #15
 8001e3e:	461a      	mov	r2, r3
 8001e40:	2101      	movs	r1, #1
 8001e42:	209e      	movs	r0, #158	; 0x9e
 8001e44:	f002 f8aa 	bl	8003f9c <RadioSpiWriteRegisters>
  
}
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <SpiritCmdStrobeCommand>:
 * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref SpiritCmd.
 * @retval None.
 */
void SpiritCmdStrobeCommand(SpiritCmd xCommandCode)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_CMD(xCommandCode));

  g_xStatus = SpiritSpiCommandStrobes((uint8_t) xCommandCode);
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f002 f935 	bl	80040cc <RadioSpiCommandStrobes>
 8001e62:	4602      	mov	r2, r0
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <SpiritCmdStrobeCommand+0x2c>)
 8001e66:	b212      	sxth	r2, r2
 8001e68:	4611      	mov	r1, r2
 8001e6a:	7019      	strb	r1, [r3, #0]
 8001e6c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e70:	705a      	strb	r2, [r3, #1]
}
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	200021fc 	.word	0x200021fc

08001e80 <SpiritGpioInit>:
 * @param  pxGpioInitStruct pointer to a SGpioInit structure that
 *         contains the configuration information for the specified SPIRIT GPIO.
 * @retval None.
 */
void SpiritGpioInit(SGpioInit* pxGpioInitStruct)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue = 0x00;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_GPIO(pxGpioInitStruct->xSpiritGpioPin));
  s_assert_param(IS_SPIRIT_GPIO_MODE(pxGpioInitStruct->xSpiritGpioMode));
  s_assert_param(IS_SPIRIT_GPIO_IO(pxGpioInitStruct->xSpiritGpioIO));

  tempRegValue = ((uint8_t)(pxGpioInitStruct->xSpiritGpioMode) | (uint8_t)(pxGpioInitStruct->xSpiritGpioIO));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	785a      	ldrb	r2, [r3, #1]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	789b      	ldrb	r3, [r3, #2]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	73fb      	strb	r3, [r7, #15]

  g_xStatus = SpiritSpiWriteRegisters(pxGpioInitStruct->xSpiritGpioPin, 1, &tempRegValue);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	f107 020f 	add.w	r2, r7, #15
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f002 f879 	bl	8003f9c <RadioSpiWriteRegisters>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <SpiritGpioInit+0x44>)
 8001eae:	b212      	sxth	r2, r2
 8001eb0:	4611      	mov	r1, r2
 8001eb2:	7019      	strb	r1, [r3, #0]
 8001eb4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001eb8:	705a      	strb	r2, [r3, #1]

}
 8001eba:	bf00      	nop
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	200021fc 	.word	0x200021fc

08001ec8 <SpiritIrqDeInit>:
 * @param  pxIrqInit pointer to a variable of type @ref SpiritIrqs, in which all the
 *         bitfields will be settled to zero.
 * @retval None.
 */
void SpiritIrqDeInit(SpiritIrqs* pxIrqInit)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4]={0x00,0x00,0x00,0x00};
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]

  if(pxIrqInit!=NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00c      	beq.n	8001ef4 <SpiritIrqDeInit+0x2c>
  {
	  //SRA: fix for "dereferencing type-punned pointer will break strict-aliasing rules" warning
    //uint32_t tempValue = 0x00000000;
	SpiritIrqs tempValue;
	memset(&tempValue, 0x00, sizeof(SpiritIrqs));
 8001eda:	f107 0308 	add.w	r3, r7, #8
 8001ede:	2204      	movs	r2, #4
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f008 ffac 	bl	800ae40 <memset>

    /* Sets the bitfields of passed structure to one */
    *pxIrqInit = (*(SpiritIrqs*)(&tempValue));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	461a      	mov	r2, r3
 8001eec:	f107 0308 	add.w	r3, r7, #8
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	6010      	str	r0, [r2, #0]
  }

  /* Writes the IRQ_MASK registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	461a      	mov	r2, r3
 8001efa:	2104      	movs	r1, #4
 8001efc:	2090      	movs	r0, #144	; 0x90
 8001efe:	f002 f84d 	bl	8003f9c <RadioSpiWriteRegisters>
 8001f02:	4602      	mov	r2, r0
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <SpiritIrqDeInit+0x54>)
 8001f06:	b212      	sxth	r2, r2
 8001f08:	4611      	mov	r1, r2
 8001f0a:	7019      	strb	r1, [r3, #0]
 8001f0c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f10:	705a      	strb	r2, [r3, #1]
}
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	200021fc 	.word	0x200021fc

08001f20 <SpiritIrq>:
 * @param  xNewState new state for the IRQ.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritIrq(IrqList xIrq, SpiritFunctionalState xNewState)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	70fb      	strb	r3, [r7, #3]
  uint8_t tempRegValue[4];
  uint32_t tempValue = 0;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_IRQ_LIST(xIrq));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the IRQ_MASK registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001f30:	f107 030c 	add.w	r3, r7, #12
 8001f34:	461a      	mov	r2, r3
 8001f36:	2104      	movs	r1, #4
 8001f38:	2090      	movs	r0, #144	; 0x90
 8001f3a:	f002 f87b 	bl	8004034 <RadioSpiReadRegisters>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	4b29      	ldr	r3, [pc, #164]	; (8001fe8 <SpiritIrq+0xc8>)
 8001f42:	b212      	sxth	r2, r2
 8001f44:	4611      	mov	r1, r2
 8001f46:	7019      	strb	r1, [r3, #0]
 8001f48:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f4c:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ mask word */
  for(uint8_t i=0; i<4; i++)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	74fb      	strb	r3, [r7, #19]
 8001f52:	e011      	b.n	8001f78 <SpiritIrq+0x58>
  {
    tempValue += ((uint32_t)tempRegValue[i])<<(8*(3-i));
 8001f54:	7cfb      	ldrb	r3, [r7, #19]
 8001f56:	3318      	adds	r3, #24
 8001f58:	443b      	add	r3, r7
 8001f5a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	7cfb      	ldrb	r3, [r7, #19]
 8001f62:	f1c3 0303 	rsb	r3, r3, #3
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	4413      	add	r3, r2
 8001f70:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 8001f72:	7cfb      	ldrb	r3, [r7, #19]
 8001f74:	3301      	adds	r3, #1
 8001f76:	74fb      	strb	r3, [r7, #19]
 8001f78:	7cfb      	ldrb	r3, [r7, #19]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d9ea      	bls.n	8001f54 <SpiritIrq+0x34>
  }
  
  /* Rebuild the new mask according to user request */
  if(xNewState == S_DISABLE)
 8001f7e:	78fb      	ldrb	r3, [r7, #3]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d105      	bne.n	8001f90 <SpiritIrq+0x70>
  {
    tempValue &= (~xIrq);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	e003      	b.n	8001f98 <SpiritIrq+0x78>
  }
  else
  {
    tempValue |= (xIrq);
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]
  }

  /* Build the array of bytes to write in the IRQ_MASK registers */
  for(uint8_t j=0; j<4; j++)
 8001f98:	2300      	movs	r3, #0
 8001f9a:	74bb      	strb	r3, [r7, #18]
 8001f9c:	e00e      	b.n	8001fbc <SpiritIrq+0x9c>
  {
    tempRegValue[j] = (uint8_t)(tempValue>>(8*(3-j)));
 8001f9e:	7cbb      	ldrb	r3, [r7, #18]
 8001fa0:	f1c3 0303 	rsb	r3, r3, #3
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	40da      	lsrs	r2, r3
 8001faa:	7cbb      	ldrb	r3, [r7, #18]
 8001fac:	b2d2      	uxtb	r2, r2
 8001fae:	3318      	adds	r3, #24
 8001fb0:	443b      	add	r3, r7
 8001fb2:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t j=0; j<4; j++)
 8001fb6:	7cbb      	ldrb	r3, [r7, #18]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	74bb      	strb	r3, [r7, #18]
 8001fbc:	7cbb      	ldrb	r3, [r7, #18]
 8001fbe:	2b03      	cmp	r3, #3
 8001fc0:	d9ed      	bls.n	8001f9e <SpiritIrq+0x7e>
  }
  
  /* Writes the new IRQ mask in the corresponding registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001fc2:	f107 030c 	add.w	r3, r7, #12
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	2104      	movs	r1, #4
 8001fca:	2090      	movs	r0, #144	; 0x90
 8001fcc:	f001 ffe6 	bl	8003f9c <RadioSpiWriteRegisters>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <SpiritIrq+0xc8>)
 8001fd4:	b212      	sxth	r2, r2
 8001fd6:	4611      	mov	r1, r2
 8001fd8:	7019      	strb	r1, [r3, #0]
 8001fda:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001fde:	705a      	strb	r2, [r3, #1]

}
 8001fe0:	bf00      	nop
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	200021fc 	.word	0x200021fc

08001fec <SpiritIrqGetStatus>:
 * myIrqStatus.IRQ_XO_COUNT_EXPIRED and myIrqStatus.IRQ_VALID_SYNC are equals to 1
 * while all the other bitfields are equals to zero.
 * @retval None.
 */
void SpiritIrqGetStatus(SpiritIrqs* pxIrqStatus)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4];
  uint8_t* pIrqPointer = (uint8_t*)pxIrqStatus;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	617b      	str	r3, [r7, #20]
  
  /* Reads IRQ_STATUS registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	2104      	movs	r1, #4
 8002000:	20fa      	movs	r0, #250	; 0xfa
 8002002:	f002 f817 	bl	8004034 <RadioSpiReadRegisters>
 8002006:	4602      	mov	r2, r0
 8002008:	4b10      	ldr	r3, [pc, #64]	; (800204c <SpiritIrqGetStatus+0x60>)
 800200a:	b212      	sxth	r2, r2
 800200c:	4611      	mov	r1, r2
 800200e:	7019      	strb	r1, [r3, #0]
 8002010:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002014:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ Status word */
  for(uint8_t i=0; i<4; i++)
 8002016:	2300      	movs	r3, #0
 8002018:	74fb      	strb	r3, [r7, #19]
 800201a:	e00e      	b.n	800203a <SpiritIrqGetStatus+0x4e>
  {
    *pIrqPointer = tempRegValue[3-i];
 800201c:	7cfb      	ldrb	r3, [r7, #19]
 800201e:	f1c3 0303 	rsb	r3, r3, #3
 8002022:	3318      	adds	r3, #24
 8002024:	443b      	add	r3, r7
 8002026:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	701a      	strb	r2, [r3, #0]
    pIrqPointer++;
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	3301      	adds	r3, #1
 8002032:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 8002034:	7cfb      	ldrb	r3, [r7, #19]
 8002036:	3301      	adds	r3, #1
 8002038:	74fb      	strb	r3, [r7, #19]
 800203a:	7cfb      	ldrb	r3, [r7, #19]
 800203c:	2b03      	cmp	r3, #3
 800203e:	d9ed      	bls.n	800201c <SpiritIrqGetStatus+0x30>
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200021fc 	.word	0x200021fc

08002050 <SpiritIrqClearStatus>:
 * @brief  Clear the IRQ status registers.
 * @param  None.
 * @retval None.
 */
void SpiritIrqClearStatus(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
  uint8_t tempRegValue[4];

  /* Reads the IRQ_STATUS registers clearing all the flags */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 8002056:	1d3b      	adds	r3, r7, #4
 8002058:	461a      	mov	r2, r3
 800205a:	2104      	movs	r1, #4
 800205c:	20fa      	movs	r0, #250	; 0xfa
 800205e:	f001 ffe9 	bl	8004034 <RadioSpiReadRegisters>
 8002062:	4602      	mov	r2, r0
 8002064:	4b05      	ldr	r3, [pc, #20]	; (800207c <SpiritIrqClearStatus+0x2c>)
 8002066:	b212      	sxth	r2, r2
 8002068:	4611      	mov	r1, r2
 800206a:	7019      	strb	r1, [r3, #0]
 800206c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002070:	705a      	strb	r2, [r3, #1]

}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	200021fc 	.word	0x200021fc

08002080 <SpiritLinearFifoReadNumElementsRxFifo>:
 * @brief  Returns the number of elements in the Rx FIFO.
 * @param  None.
 * @retval uint8_t Number of elements in the Rx FIFO.
 */
uint8_t SpiritLinearFifoReadNumElementsRxFifo(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(LINEAR_FIFO_STATUS0_BASE, 1, &tempRegValue);
 8002086:	1dfb      	adds	r3, r7, #7
 8002088:	461a      	mov	r2, r3
 800208a:	2101      	movs	r1, #1
 800208c:	20e7      	movs	r0, #231	; 0xe7
 800208e:	f001 ffd1 	bl	8004034 <RadioSpiReadRegisters>
 8002092:	4602      	mov	r2, r0
 8002094:	4b07      	ldr	r3, [pc, #28]	; (80020b4 <SpiritLinearFifoReadNumElementsRxFifo+0x34>)
 8002096:	b212      	sxth	r2, r2
 8002098:	4611      	mov	r1, r2
 800209a:	7019      	strb	r1, [r3, #0]
 800209c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80020a0:	705a      	strb	r2, [r3, #1]

  /* Build and return value */
  return (tempRegValue & 0x7F);
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020a8:	b2db      	uxtb	r3, r3

}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200021fc 	.word	0x200021fc

080020b8 <SpiritManagementSetFrequencyBase>:
* @brief  Private SpiritRadioSetFrequencyBase function only used in SpiritManagementWaVcoCalibration.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval None.
*/
void SpiritManagementSetFrequencyBase(uint32_t lFBase)
{
 80020b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020bc:	b08a      	sub	sp, #40	; 0x28
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a70      	ldr	r2, [pc, #448]	; (8002288 <SpiritManagementSetFrequencyBase+0x1d0>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d307      	bcc.n	80020da <SpiritManagementSetFrequencyBase+0x22>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a6f      	ldr	r2, [pc, #444]	; (800228c <SpiritManagementSetFrequencyBase+0x1d4>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d803      	bhi.n	80020da <SpiritManagementSetFrequencyBase+0x22>
  {
    band = HIGH_BAND;
 80020d2:	2300      	movs	r3, #0
 80020d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020d8:	e01a      	b.n	8002110 <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a6c      	ldr	r2, [pc, #432]	; (8002290 <SpiritManagementSetFrequencyBase+0x1d8>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d907      	bls.n	80020f2 <SpiritManagementSetFrequencyBase+0x3a>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a6b      	ldr	r2, [pc, #428]	; (8002294 <SpiritManagementSetFrequencyBase+0x1dc>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d803      	bhi.n	80020f2 <SpiritManagementSetFrequencyBase+0x3a>
  {
    band = MIDDLE_BAND;
 80020ea:	2301      	movs	r3, #1
 80020ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020f0:	e00e      	b.n	8002110 <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a68      	ldr	r2, [pc, #416]	; (8002298 <SpiritManagementSetFrequencyBase+0x1e0>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d907      	bls.n	800210a <SpiritManagementSetFrequencyBase+0x52>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a67      	ldr	r2, [pc, #412]	; (800229c <SpiritManagementSetFrequencyBase+0x1e4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d803      	bhi.n	800210a <SpiritManagementSetFrequencyBase+0x52>
  {
    band = LOW_BAND;
 8002102:	2302      	movs	r3, #2
 8002104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002108:	e002      	b.n	8002110 <SpiritManagementSetFrequencyBase+0x58>
  }
  else //if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
  {
    band = VERY_LOW_BAND;
 800210a:	2303      	movs	r3, #3
 800210c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 8002110:	f001 f830 	bl	8003174 <SpiritRadioGetFrequencyOffset>
 8002114:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 8002116:	f001 f80d 	bl	8003134 <SpiritRadioGetChannelSpace>
 800211a:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 800211c:	f000 fff2 	bl	8003104 <SpiritRadioGetChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 8002124:	6a3a      	ldr	r2, [r7, #32]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	441a      	add	r2, r3
 800212a:	7efb      	ldrb	r3, [r7, #27]
 800212c:	69f9      	ldr	r1, [r7, #28]
 800212e:	fb01 f303 	mul.w	r3, r1, r3
 8002132:	4413      	add	r3, r2
 8002134:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 8002136:	f001 fe0d 	bl	8003d54 <SpiritRadioGetRefDiv>
 800213a:	4603      	mov	r3, r0
 800213c:	3301      	adds	r3, #1
 800213e:	74fb      	strb	r3, [r7, #19]
  
  switch(band)
 8002140:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002144:	2b03      	cmp	r3, #3
 8002146:	d83a      	bhi.n	80021be <SpiritManagementSetFrequencyBase+0x106>
 8002148:	a201      	add	r2, pc, #4	; (adr r2, 8002150 <SpiritManagementSetFrequencyBase+0x98>)
 800214a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214e:	bf00      	nop
 8002150:	080021a9 	.word	0x080021a9
 8002154:	08002191 	.word	0x08002191
 8002158:	08002179 	.word	0x08002179
 800215c:	08002161 	.word	0x08002161
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	4a4f      	ldr	r2, [pc, #316]	; (80022a0 <SpiritManagementSetFrequencyBase+0x1e8>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d803      	bhi.n	8002170 <SpiritManagementSetFrequencyBase+0xb8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002168:	2000      	movs	r0, #0
 800216a:	f7ff fe47 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800216e:	e026      	b.n	80021be <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 8002170:	2001      	movs	r0, #1
 8002172:	f7ff fe43 	bl	8001dfc <SpiritCalibrationSelectVco>
    break;
 8002176:	e022      	b.n	80021be <SpiritManagementSetFrequencyBase+0x106>
    
  case LOW_BAND:
    if(Fc<322562500)
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	4a4a      	ldr	r2, [pc, #296]	; (80022a4 <SpiritManagementSetFrequencyBase+0x1ec>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d803      	bhi.n	8002188 <SpiritManagementSetFrequencyBase+0xd0>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002180:	2000      	movs	r0, #0
 8002182:	f7ff fe3b 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8002186:	e01a      	b.n	80021be <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 8002188:	2001      	movs	r0, #1
 800218a:	f7ff fe37 	bl	8001dfc <SpiritCalibrationSelectVco>
    break;
 800218e:	e016      	b.n	80021be <SpiritManagementSetFrequencyBase+0x106>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	4a45      	ldr	r2, [pc, #276]	; (80022a8 <SpiritManagementSetFrequencyBase+0x1f0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d803      	bhi.n	80021a0 <SpiritManagementSetFrequencyBase+0xe8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002198:	2000      	movs	r0, #0
 800219a:	f7ff fe2f 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800219e:	e00e      	b.n	80021be <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 80021a0:	2001      	movs	r0, #1
 80021a2:	f7ff fe2b 	bl	8001dfc <SpiritCalibrationSelectVco>
    break;
 80021a6:	e00a      	b.n	80021be <SpiritManagementSetFrequencyBase+0x106>
    
  case HIGH_BAND:
    if(Fc<860166667)
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	4a40      	ldr	r2, [pc, #256]	; (80022ac <SpiritManagementSetFrequencyBase+0x1f4>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d803      	bhi.n	80021b8 <SpiritManagementSetFrequencyBase+0x100>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7ff fe23 	bl	8001dfc <SpiritCalibrationSelectVco>
 80021b6:	e002      	b.n	80021be <SpiritManagementSetFrequencyBase+0x106>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 80021b8:	2001      	movs	r0, #1
 80021ba:	f7ff fe1f 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 80021be:	6978      	ldr	r0, [r7, #20]
 80021c0:	f000 feb8 	bl	8002f34 <SpiritRadioSearchWCP>
 80021c4:	4603      	mov	r3, r0
 80021c6:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*(((double)(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band]))/SpiritRadioGetXtalFrequency()));
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7fe f99b 	bl	8000504 <__aeabi_ui2d>
 80021ce:	4604      	mov	r4, r0
 80021d0:	460d      	mov	r5, r1
 80021d2:	7cfb      	ldrb	r3, [r7, #19]
 80021d4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80021d8:	4935      	ldr	r1, [pc, #212]	; (80022b0 <SpiritManagementSetFrequencyBase+0x1f8>)
 80021da:	5c8a      	ldrb	r2, [r1, r2]
 80021dc:	fb02 f303 	mul.w	r3, r2, r3
 80021e0:	049b      	lsls	r3, r3, #18
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f99e 	bl	8000524 <__aeabi_i2d>
 80021e8:	4680      	mov	r8, r0
 80021ea:	4689      	mov	r9, r1
 80021ec:	f001 fe26 	bl	8003e3c <SpiritRadioGetXtalFrequency>
 80021f0:	4603      	mov	r3, r0
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe f986 	bl	8000504 <__aeabi_ui2d>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4640      	mov	r0, r8
 80021fe:	4649      	mov	r1, r9
 8002200:	f7fe fb24 	bl	800084c <__aeabi_ddiv>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	4620      	mov	r0, r4
 800220a:	4629      	mov	r1, r5
 800220c:	f7fe f9f4 	bl	80005f8 <__aeabi_dmul>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4610      	mov	r0, r2
 8002216:	4619      	mov	r1, r3
 8002218:	f7fe fc00 	bl	8000a1c <__aeabi_d2uiz>
 800221c:	4603      	mov	r3, r0
 800221e:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	0d5b      	lsrs	r3, r3, #21
 8002224:	b2db      	uxtb	r3, r3
 8002226:	f003 031f 	and.w	r3, r3, #31
 800222a:	b2da      	uxtb	r2, r3
 800222c:	7cbb      	ldrb	r3, [r7, #18]
 800222e:	015b      	lsls	r3, r3, #5
 8002230:	b2db      	uxtb	r3, r3
 8002232:	4313      	orrs	r3, r2
 8002234:	b2db      	uxtb	r3, r3
 8002236:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	0b5b      	lsrs	r3, r3, #13
 800223c:	b2db      	uxtb	r3, r3
 800223e:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	095b      	lsrs	r3, r3, #5
 8002244:	b2db      	uxtb	r3, r3
 8002246:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	b2da      	uxtb	r2, r3
 8002250:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002254:	4917      	ldr	r1, [pc, #92]	; (80022b4 <SpiritManagementSetFrequencyBase+0x1fc>)
 8002256:	5ccb      	ldrb	r3, [r1, r3]
 8002258:	4313      	orrs	r3, r2
 800225a:	b2db      	uxtb	r3, r3
 800225c:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 800225e:	f107 0308 	add.w	r3, r7, #8
 8002262:	461a      	mov	r2, r3
 8002264:	2104      	movs	r1, #4
 8002266:	2008      	movs	r0, #8
 8002268:	f001 fe98 	bl	8003f9c <RadioSpiWriteRegisters>
 800226c:	4602      	mov	r2, r0
 800226e:	4b12      	ldr	r3, [pc, #72]	; (80022b8 <SpiritManagementSetFrequencyBase+0x200>)
 8002270:	b212      	sxth	r2, r2
 8002272:	4611      	mov	r1, r2
 8002274:	7019      	strb	r1, [r3, #0]
 8002276:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800227a:	705a      	strb	r2, [r3, #1]
}
 800227c:	bf00      	nop
 800227e:	3728      	adds	r7, #40	; 0x28
 8002280:	46bd      	mov	sp, r7
 8002282:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002286:	bf00      	nop
 8002288:	2e5f5680 	.word	0x2e5f5680
 800228c:	390c2fe0 	.word	0x390c2fe0
 8002290:	1701e47f 	.word	0x1701e47f
 8002294:	1c146a60 	.word	0x1c146a60
 8002298:	11d260bf 	.word	0x11d260bf
 800229c:	14ced7e0 	.word	0x14ced7e0
 80022a0:	099cf4e1 	.word	0x099cf4e1
 80022a4:	1339e9c3 	.word	0x1339e9c3
 80022a8:	19a28d05 	.word	0x19a28d05
 80022ac:	33451a0a 	.word	0x33451a0a
 80022b0:	0800b9f4 	.word	0x0800b9f4
 80022b4:	0800b9f0 	.word	0x0800b9f0
 80022b8:	200021fc 	.word	0x200021fc

080022bc <SpiritManagementWaVcoCalibration>:

uint8_t SpiritManagementWaVcoCalibration(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
  uint8_t s_cVcoWordRx;
  uint8_t s_cVcoWordTx;
  uint32_t nFreq;
  uint8_t cRestore = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	73fb      	strb	r3, [r7, #15]
  uint8_t cStandby = 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	73bb      	strb	r3, [r7, #14]
  uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
 80022ca:	f001 fdb7 	bl	8003e3c <SpiritRadioGetXtalFrequency>
 80022ce:	60b8      	str	r0, [r7, #8]
  uint8_t nLockwon=0;
 80022d0:	2300      	movs	r3, #0
 80022d2:	737b      	strb	r3, [r7, #13]
  
  /* Enable the reference divider if the XTAL is between 48 and 52 MHz */
  if(xtal_frequency>DOUBLE_XTAL_THR)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	4a57      	ldr	r2, [pc, #348]	; (8002434 <SpiritManagementWaVcoCalibration+0x178>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d90f      	bls.n	80022fc <SpiritManagementWaVcoCalibration+0x40>
  {
    if(!SpiritRadioGetRefDiv())
 80022dc:	f001 fd3a 	bl	8003d54 <SpiritRadioGetRefDiv>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d10a      	bne.n	80022fc <SpiritManagementWaVcoCalibration+0x40>
    {
      cRestore = 1;
 80022e6:	2301      	movs	r3, #1
 80022e8:	73fb      	strb	r3, [r7, #15]
      nFreq = SpiritRadioGetFrequencyBase();
 80022ea:	f001 f8a5 	bl	8003438 <SpiritRadioGetFrequencyBase>
 80022ee:	6078      	str	r0, [r7, #4]
      SpiritRadioSetRefDiv(S_ENABLE);
 80022f0:	2001      	movs	r0, #1
 80022f2:	f001 fcff 	bl	8003cf4 <SpiritRadioSetRefDiv>
      SpiritManagementSetFrequencyBase(nFreq);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff fede 	bl	80020b8 <SpiritManagementSetFrequencyBase>
    }
  }
  nFreq = SpiritRadioGetFrequencyBase();
 80022fc:	f001 f89c 	bl	8003438 <SpiritRadioGetFrequencyBase>
 8002300:	6078      	str	r0, [r7, #4]
  
  /* Increase the VCO current */
  uint8_t tmp = 0x25; SpiritSpiWriteRegisters(0xA1,1,&tmp);
 8002302:	2325      	movs	r3, #37	; 0x25
 8002304:	707b      	strb	r3, [r7, #1]
 8002306:	1c7b      	adds	r3, r7, #1
 8002308:	461a      	mov	r2, r3
 800230a:	2101      	movs	r1, #1
 800230c:	20a1      	movs	r0, #161	; 0xa1
 800230e:	f001 fe45 	bl	8003f9c <RadioSpiWriteRegisters>
  
  SpiritCalibrationVco(S_ENABLE);
 8002312:	2001      	movs	r0, #1
 8002314:	f7ff fcb6 	bl	8001c84 <SpiritCalibrationVco>
  
  SpiritRefreshStatus();
 8002318:	f001 fe0e 	bl	8003f38 <SpiritRefreshStatus>
  if(g_xStatus.MC_STATE == MC_STATE_STANDBY)
 800231c:	4b46      	ldr	r3, [pc, #280]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b40      	cmp	r3, #64	; 0x40
 8002328:	d10d      	bne.n	8002346 <SpiritManagementWaVcoCalibration+0x8a>
  {
    cStandby = 1;
 800232a:	2301      	movs	r3, #1
 800232c:	73bb      	strb	r3, [r7, #14]
    SpiritCmdStrobeReady();
 800232e:	2062      	movs	r0, #98	; 0x62
 8002330:	f7ff fd8e 	bl	8001e50 <SpiritCmdStrobeCommand>
    do{
      SpiritRefreshStatus();
 8002334:	f001 fe00 	bl	8003f38 <SpiritRefreshStatus>
      
    }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 8002338:	4b3f      	ldr	r3, [pc, #252]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b03      	cmp	r3, #3
 8002344:	d1f6      	bne.n	8002334 <SpiritManagementWaVcoCalibration+0x78>
  }
  
  SpiritCmdStrobeLockTx();
 8002346:	2066      	movs	r0, #102	; 0x66
 8002348:	f7ff fd82 	bl	8001e50 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 800234c:	2300      	movs	r3, #0
 800234e:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 8002350:	f001 fdf2 	bl	8003f38 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8002354:	4b38      	ldr	r3, [pc, #224]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b13      	cmp	r3, #19
 8002360:	d106      	bne.n	8002370 <SpiritManagementWaVcoCalibration+0xb4>
    {
      if(nLockwon++==5) return 1;
 8002362:	7b7b      	ldrb	r3, [r7, #13]
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	737a      	strb	r2, [r7, #13]
 8002368:	2b05      	cmp	r3, #5
 800236a:	d101      	bne.n	8002370 <SpiritManagementWaVcoCalibration+0xb4>
 800236c:	2301      	movs	r3, #1
 800236e:	e05d      	b.n	800242c <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 8002370:	4b31      	ldr	r3, [pc, #196]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b0f      	cmp	r3, #15
 800237c:	d1e8      	bne.n	8002350 <SpiritManagementWaVcoCalibration+0x94>
    
  s_cVcoWordTx = SpiritCalibrationGetVcoCalData();
 800237e:	f7ff fcb9 	bl	8001cf4 <SpiritCalibrationGetVcoCalData>
 8002382:	4603      	mov	r3, r0
 8002384:	70fb      	strb	r3, [r7, #3]
  
  SpiritCmdStrobeReady();
 8002386:	2062      	movs	r0, #98	; 0x62
 8002388:	f7ff fd62 	bl	8001e50 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 800238c:	f001 fdd4 	bl	8003f38 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 8002390:	4b29      	ldr	r3, [pc, #164]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b03      	cmp	r3, #3
 800239c:	d1f6      	bne.n	800238c <SpiritManagementWaVcoCalibration+0xd0>
  
    
  SpiritCmdStrobeLockRx();
 800239e:	2065      	movs	r0, #101	; 0x65
 80023a0:	f7ff fd56 	bl	8001e50 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 80023a8:	f001 fdc6 	bl	8003f38 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 80023ac:	4b22      	ldr	r3, [pc, #136]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b13      	cmp	r3, #19
 80023b8:	d106      	bne.n	80023c8 <SpiritManagementWaVcoCalibration+0x10c>
    {
      if(nLockwon++==5) return 1;
 80023ba:	7b7b      	ldrb	r3, [r7, #13]
 80023bc:	1c5a      	adds	r2, r3, #1
 80023be:	737a      	strb	r2, [r7, #13]
 80023c0:	2b05      	cmp	r3, #5
 80023c2:	d101      	bne.n	80023c8 <SpiritManagementWaVcoCalibration+0x10c>
 80023c4:	2301      	movs	r3, #1
 80023c6:	e031      	b.n	800242c <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 80023c8:	4b1b      	ldr	r3, [pc, #108]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b0f      	cmp	r3, #15
 80023d4:	d1e8      	bne.n	80023a8 <SpiritManagementWaVcoCalibration+0xec>
  
  s_cVcoWordRx = SpiritCalibrationGetVcoCalData();
 80023d6:	f7ff fc8d 	bl	8001cf4 <SpiritCalibrationGetVcoCalData>
 80023da:	4603      	mov	r3, r0
 80023dc:	70bb      	strb	r3, [r7, #2]
  
  SpiritCmdStrobeReady();
 80023de:	2062      	movs	r0, #98	; 0x62
 80023e0:	f7ff fd36 	bl	8001e50 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 80023e4:	f001 fda8 	bl	8003f38 <SpiritRefreshStatus>
   
  }while(g_xStatus.MC_STATE != MC_STATE_READY);
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <SpiritManagementWaVcoCalibration+0x17c>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b03      	cmp	r3, #3
 80023f4:	d1f6      	bne.n	80023e4 <SpiritManagementWaVcoCalibration+0x128>
  
  if(cStandby == 1)
 80023f6:	7bbb      	ldrb	r3, [r7, #14]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d102      	bne.n	8002402 <SpiritManagementWaVcoCalibration+0x146>
  {
    SpiritCmdStrobeStandby();    
 80023fc:	2063      	movs	r0, #99	; 0x63
 80023fe:	f7ff fd27 	bl	8001e50 <SpiritCmdStrobeCommand>
  }
  SpiritCalibrationVco(S_DISABLE);
 8002402:	2000      	movs	r0, #0
 8002404:	f7ff fc3e 	bl	8001c84 <SpiritCalibrationVco>
  
  /* Disable the reference divider if the XTAL is between 48 and 52 MHz */
  if(cRestore)
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <SpiritManagementWaVcoCalibration+0x15e>
  {
    SpiritRadioSetRefDiv(S_DISABLE);    
 800240e:	2000      	movs	r0, #0
 8002410:	f001 fc70 	bl	8003cf4 <SpiritRadioSetRefDiv>
    SpiritManagementSetFrequencyBase(nFreq);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff fe4f 	bl	80020b8 <SpiritManagementSetFrequencyBase>
  }
  
  
  SpiritCalibrationSetVcoCalDataTx(s_cVcoWordTx);
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff fc85 	bl	8001d2c <SpiritCalibrationSetVcoCalDataTx>
  SpiritCalibrationSetVcoCalDataRx(s_cVcoWordRx);
 8002422:	78bb      	ldrb	r3, [r7, #2]
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fcb5 	bl	8001d94 <SpiritCalibrationSetVcoCalDataRx>
  
  return 0;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	01c9c380 	.word	0x01c9c380
 8002438:	200021fc 	.word	0x200021fc

0800243c <SpiritManagementWaCmdStrobeTx>:


void SpiritManagementWaCmdStrobeTx(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_TX)
 8002442:	4b16      	ldr	r3, [pc, #88]	; (800249c <SpiritManagementWaCmdStrobeTx+0x60>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	d023      	beq.n	8002494 <SpiritManagementWaCmdStrobeTx+0x58>
  {
    //uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
    
    /* To achive the max output power */
    if(s_nDesiredFrequency>=150000000 && s_nDesiredFrequency<=470000000)
 800244c:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <SpiritManagementWaCmdStrobeTx+0x64>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a14      	ldr	r2, [pc, #80]	; (80024a4 <SpiritManagementWaCmdStrobeTx+0x68>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d908      	bls.n	8002468 <SpiritManagementWaCmdStrobeTx+0x2c>
 8002456:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <SpiritManagementWaCmdStrobeTx+0x64>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a13      	ldr	r2, [pc, #76]	; (80024a8 <SpiritManagementWaCmdStrobeTx+0x6c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d803      	bhi.n	8002468 <SpiritManagementWaCmdStrobeTx+0x2c>
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_3_6_PF);
 8002460:	20c0      	movs	r0, #192	; 0xc0
 8002462:	f001 fbbd 	bl	8003be0 <SpiritRadioSetPACwc>
 8002466:	e002      	b.n	800246e <SpiritManagementWaCmdStrobeTx+0x32>
    }
    else
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_0_PF);
 8002468:	2000      	movs	r0, #0
 800246a:	f001 fbb9 	bl	8003be0 <SpiritRadioSetPACwc>
    }
    
    uint8_t tmp = 0x11; SpiritSpiWriteRegisters(0xa9, 1, &tmp); /* Enable VCO_L buffer */
 800246e:	2311      	movs	r3, #17
 8002470:	71fb      	strb	r3, [r7, #7]
 8002472:	1dfb      	adds	r3, r7, #7
 8002474:	461a      	mov	r2, r3
 8002476:	2101      	movs	r1, #1
 8002478:	20a9      	movs	r0, #169	; 0xa9
 800247a:	f001 fd8f 	bl	8003f9c <RadioSpiWriteRegisters>
    tmp = 0x20; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */
 800247e:	2320      	movs	r3, #32
 8002480:	71fb      	strb	r3, [r7, #7]
 8002482:	1dfb      	adds	r3, r7, #7
 8002484:	461a      	mov	r2, r3
 8002486:	2101      	movs	r1, #1
 8002488:	20a5      	movs	r0, #165	; 0xa5
 800248a:	f001 fd87 	bl	8003f9c <RadioSpiWriteRegisters>
    
    s_cCommunicationState = COMMUNICATION_STATE_TX;
 800248e:	4b03      	ldr	r3, [pc, #12]	; (800249c <SpiritManagementWaCmdStrobeTx+0x60>)
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
  }
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000020 	.word	0x20000020
 80024a0:	200021f4 	.word	0x200021f4
 80024a4:	08f0d17f 	.word	0x08f0d17f
 80024a8:	1c03a180 	.word	0x1c03a180

080024ac <SpiritManagementWaCmdStrobeRx>:


void SpiritManagementWaCmdStrobeRx(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_RX)
 80024b2:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <SpiritManagementWaCmdStrobeRx+0x34>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d00d      	beq.n	80024d8 <SpiritManagementWaCmdStrobeRx+0x2c>
  {    
    uint8_t tmp = 0x98; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */    
 80024bc:	2398      	movs	r3, #152	; 0x98
 80024be:	71fb      	strb	r3, [r7, #7]
 80024c0:	1dfb      	adds	r3, r7, #7
 80024c2:	461a      	mov	r2, r3
 80024c4:	2101      	movs	r1, #1
 80024c6:	20a5      	movs	r0, #165	; 0xa5
 80024c8:	f001 fd68 	bl	8003f9c <RadioSpiWriteRegisters>
    SpiritRadioSetPACwc(LOAD_0_PF); /* Set the correct CWC parameter */
 80024cc:	2000      	movs	r0, #0
 80024ce:	f001 fb87 	bl	8003be0 <SpiritRadioSetPACwc>
    
    s_cCommunicationState = COMMUNICATION_STATE_RX;
 80024d2:	4b03      	ldr	r3, [pc, #12]	; (80024e0 <SpiritManagementWaCmdStrobeRx+0x34>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	701a      	strb	r2, [r3, #0]
  }
}
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	20000020 	.word	0x20000020

080024e4 <SpiritManagementWaTRxFcMem>:

void SpiritManagementWaTRxFcMem(uint32_t nDesiredFreq)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  s_cCommunicationState = COMMUNICATION_STATE_NONE;
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <SpiritManagementWaTRxFcMem+0x20>)
 80024ee:	2202      	movs	r2, #2
 80024f0:	701a      	strb	r2, [r3, #0]
  s_nDesiredFrequency = nDesiredFreq;
 80024f2:	4a05      	ldr	r2, [pc, #20]	; (8002508 <SpiritManagementWaTRxFcMem+0x24>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6013      	str	r3, [r2, #0]
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	20000020 	.word	0x20000020
 8002508:	200021f4 	.word	0x200021f4

0800250c <SpiritManagementWaExtraCurrent>:


void SpiritManagementWaExtraCurrent(void)
{          
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
  uint8_t tmp= 0xCA;SpiritSpiWriteRegisters(0xB2, 1, &tmp); 
 8002512:	23ca      	movs	r3, #202	; 0xca
 8002514:	71fb      	strb	r3, [r7, #7]
 8002516:	1dfb      	adds	r3, r7, #7
 8002518:	461a      	mov	r2, r3
 800251a:	2101      	movs	r1, #1
 800251c:	20b2      	movs	r0, #178	; 0xb2
 800251e:	f001 fd3d 	bl	8003f9c <RadioSpiWriteRegisters>
  tmp= 0x04;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 8002522:	2304      	movs	r3, #4
 8002524:	71fb      	strb	r3, [r7, #7]
 8002526:	1dfb      	adds	r3, r7, #7
 8002528:	461a      	mov	r2, r3
 800252a:	2101      	movs	r1, #1
 800252c:	20a8      	movs	r0, #168	; 0xa8
 800252e:	f001 fd35 	bl	8003f9c <RadioSpiWriteRegisters>
  /* just a read to loose some microsecs more */
  SpiritSpiReadRegisters(0xA8, 1, &tmp);
 8002532:	1dfb      	adds	r3, r7, #7
 8002534:	461a      	mov	r2, r3
 8002536:	2101      	movs	r1, #1
 8002538:	20a8      	movs	r0, #168	; 0xa8
 800253a:	f001 fd7b 	bl	8004034 <RadioSpiReadRegisters>
  tmp= 0x00;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 800253e:	2300      	movs	r3, #0
 8002540:	71fb      	strb	r3, [r7, #7]
 8002542:	1dfb      	adds	r3, r7, #7
 8002544:	461a      	mov	r2, r3
 8002546:	2101      	movs	r1, #1
 8002548:	20a8      	movs	r0, #168	; 0xa8
 800254a:	f001 fd27 	bl	8003f9c <RadioSpiWriteRegisters>
}
 800254e:	bf00      	nop
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <SpiritPktCommonGetControlLength>:
 * @brief  Returns the CONTROL field length for SPIRIT packets.
 * @param  None.
 * @retval uint8_t Control field length.
 */
uint8_t SpiritPktCommonGetControlLength(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 800255e:	1dfb      	adds	r3, r7, #7
 8002560:	461a      	mov	r2, r3
 8002562:	2101      	movs	r1, #1
 8002564:	2030      	movs	r0, #48	; 0x30
 8002566:	f001 fd65 	bl	8004034 <RadioSpiReadRegisters>
 800256a:	4602      	mov	r2, r0
 800256c:	4b07      	ldr	r3, [pc, #28]	; (800258c <SpiritPktCommonGetControlLength+0x34>)
 800256e:	b212      	sxth	r2, r2
 8002570:	4611      	mov	r1, r2
 8002572:	7019      	strb	r1, [r3, #0]
 8002574:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002578:	705a      	strb	r2, [r3, #1]

  /* Rebuild and return value */
  return (tempRegValue & PCKTCTRL4_CONTROL_LEN_MASK);
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	b2db      	uxtb	r3, r3

}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	200021fc 	.word	0x200021fc

08002590 <SpiritPktCommonFilterOnCrc>:
 * @param  xNewState new state for CRC_CHECK.
 *         This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritPktCommonFilterOnCrc(SpiritFunctionalState xNewState)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 800259a:	f107 030f 	add.w	r3, r7, #15
 800259e:	461a      	mov	r2, r3
 80025a0:	2101      	movs	r1, #1
 80025a2:	204f      	movs	r0, #79	; 0x4f
 80025a4:	f001 fd46 	bl	8004034 <RadioSpiReadRegisters>
 80025a8:	4602      	mov	r2, r0
 80025aa:	4b14      	ldr	r3, [pc, #80]	; (80025fc <SpiritPktCommonFilterOnCrc+0x6c>)
 80025ac:	b212      	sxth	r2, r2
 80025ae:	4611      	mov	r1, r2
 80025b0:	7019      	strb	r1, [r3, #0]
 80025b2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80025b6:	705a      	strb	r2, [r3, #1]

  /* Modify the register value: enable or disable the CRC filtering */
  if(xNewState == S_ENABLE)
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d105      	bne.n	80025ca <SpiritPktCommonFilterOnCrc+0x3a>
  {
    tempRegValue |= PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 80025be:	7bfb      	ldrb	r3, [r7, #15]
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	73fb      	strb	r3, [r7, #15]
 80025c8:	e004      	b.n	80025d4 <SpiritPktCommonFilterOnCrc+0x44>
  }
  else
  {
    tempRegValue &= ~PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	f023 0301 	bic.w	r3, r3, #1
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 80025d4:	f107 030f 	add.w	r3, r7, #15
 80025d8:	461a      	mov	r2, r3
 80025da:	2101      	movs	r1, #1
 80025dc:	204f      	movs	r0, #79	; 0x4f
 80025de:	f001 fcdd 	bl	8003f9c <RadioSpiWriteRegisters>
 80025e2:	4602      	mov	r2, r0
 80025e4:	4b05      	ldr	r3, [pc, #20]	; (80025fc <SpiritPktCommonFilterOnCrc+0x6c>)
 80025e6:	b212      	sxth	r2, r2
 80025e8:	4611      	mov	r1, r2
 80025ea:	7019      	strb	r1, [r3, #0]
 80025ec:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80025f0:	705a      	strb	r2, [r3, #1]

}
 80025f2:	bf00      	nop
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	200021fc 	.word	0x200021fc

08002600 <SpiritPktCommonSetDestinationAddress>:
 * @param  cAddress Destination address.
 *         This parameter is an uint8_t.
 * @retval None.
 */
void SpiritPktCommonSetDestinationAddress(uint8_t cAddress)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	71fb      	strb	r3, [r7, #7]
  /* Writes value on PCKT_FLT_GOALS_SOURCE_ADDR register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_SOURCE_ADDR_BASE, 1, &cAddress);
 800260a:	1dfb      	adds	r3, r7, #7
 800260c:	461a      	mov	r2, r3
 800260e:	2101      	movs	r1, #1
 8002610:	204b      	movs	r0, #75	; 0x4b
 8002612:	f001 fcc3 	bl	8003f9c <RadioSpiWriteRegisters>
 8002616:	4602      	mov	r2, r0
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <SpiritPktCommonSetDestinationAddress+0x30>)
 800261a:	b212      	sxth	r2, r2
 800261c:	4611      	mov	r1, r2
 800261e:	7019      	strb	r1, [r3, #0]
 8002620:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002624:	705a      	strb	r2, [r3, #1]

}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	200021fc 	.word	0x200021fc

08002634 <SpiritPktCommonGetReceivedSourceAddress>:
 * @brief  Returns the source address of the received packet.
 * @param  None.
 * @retval uint8_t Source address of the received packet.
 */
uint8_t SpiritPktCommonGetReceivedSourceAddress(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the RX_ADDR_FIELD1 register value */
  g_xStatus = SpiritSpiReadRegisters(RX_ADDR_FIELD1_BASE, 1, &tempRegValue);
 800263a:	1dfb      	adds	r3, r7, #7
 800263c:	461a      	mov	r2, r3
 800263e:	2101      	movs	r1, #1
 8002640:	20d2      	movs	r0, #210	; 0xd2
 8002642:	f001 fcf7 	bl	8004034 <RadioSpiReadRegisters>
 8002646:	4602      	mov	r2, r0
 8002648:	4b05      	ldr	r3, [pc, #20]	; (8002660 <SpiritPktCommonGetReceivedSourceAddress+0x2c>)
 800264a:	b212      	sxth	r2, r2
 800264c:	4611      	mov	r1, r2
 800264e:	7019      	strb	r1, [r3, #0]
 8002650:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002654:	705a      	strb	r2, [r3, #1]

  /* Returns value */
  return tempRegValue;
 8002656:	79fb      	ldrb	r3, [r7, #7]

}
 8002658:	4618      	mov	r0, r3
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	200021fc 	.word	0x200021fc

08002664 <SpiritPktStackInit>:
 * @param  pxPktStackInit STack packet init structure.
 *         This parameter is a pointer to @ref PktStackInit.
 * @retval None.
 */
void SpiritPktStackInit(PktStackInit* pxPktStackInit)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackInit->xDataWhitening));
  s_assert_param(IS_STACK_CONTROL_LENGTH(pxPktStackInit->xControlLength));


  /* Reads the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 800266c:	f107 0308 	add.w	r3, r7, #8
 8002670:	461a      	mov	r2, r3
 8002672:	2101      	movs	r1, #1
 8002674:	2051      	movs	r0, #81	; 0x51
 8002676:	f001 fcdd 	bl	8004034 <RadioSpiReadRegisters>
 800267a:	4602      	mov	r2, r0
 800267c:	4b60      	ldr	r3, [pc, #384]	; (8002800 <SpiritPktStackInit+0x19c>)
 800267e:	b212      	sxth	r2, r2
 8002680:	4611      	mov	r1, r2
 8002682:	7019      	strb	r1, [r3, #0]
 8002684:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002688:	705a      	strb	r2, [r3, #1]

  /* Mask a reserved bit */
  tempRegValue[0] &= ~0x20;
 800268a:	7a3b      	ldrb	r3, [r7, #8]
 800268c:	f023 0320 	bic.w	r3, r3, #32
 8002690:	b2db      	uxtb	r3, r3
 8002692:	723b      	strb	r3, [r7, #8]

  /* Always (!) set the automatic packet filtering */
  tempRegValue[0] |= PROTOCOL1_AUTO_PCKT_FLT_MASK;
 8002694:	7a3b      	ldrb	r3, [r7, #8]
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	b2db      	uxtb	r3, r3
 800269c:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 800269e:	f107 0308 	add.w	r3, r7, #8
 80026a2:	461a      	mov	r2, r3
 80026a4:	2101      	movs	r1, #1
 80026a6:	2051      	movs	r0, #81	; 0x51
 80026a8:	f001 fc78 	bl	8003f9c <RadioSpiWriteRegisters>
 80026ac:	4602      	mov	r2, r0
 80026ae:	4b54      	ldr	r3, [pc, #336]	; (8002800 <SpiritPktStackInit+0x19c>)
 80026b0:	b212      	sxth	r2, r2
 80026b2:	4611      	mov	r1, r2
 80026b4:	7019      	strb	r1, [r3, #0]
 80026b6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026ba:	705a      	strb	r2, [r3, #1]

  /* Reads the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 80026bc:	f107 0308 	add.w	r3, r7, #8
 80026c0:	461a      	mov	r2, r3
 80026c2:	2101      	movs	r1, #1
 80026c4:	204f      	movs	r0, #79	; 0x4f
 80026c6:	f001 fcb5 	bl	8004034 <RadioSpiReadRegisters>
 80026ca:	4602      	mov	r2, r0
 80026cc:	4b4c      	ldr	r3, [pc, #304]	; (8002800 <SpiritPktStackInit+0x19c>)
 80026ce:	b212      	sxth	r2, r2
 80026d0:	4611      	mov	r1, r2
 80026d2:	7019      	strb	r1, [r3, #0]
 80026d4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026d8:	705a      	strb	r2, [r3, #1]

  /* Always reset the control and source filtering */
  tempRegValue[0] &= ~(PCKT_FLT_OPTIONS_SOURCE_FILTERING_MASK | PCKT_FLT_OPTIONS_CONTROL_FILTERING_MASK);
 80026da:	7a3b      	ldrb	r3, [r7, #8]
 80026dc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 80026e4:	f107 0308 	add.w	r3, r7, #8
 80026e8:	461a      	mov	r2, r3
 80026ea:	2101      	movs	r1, #1
 80026ec:	204f      	movs	r0, #79	; 0x4f
 80026ee:	f001 fc55 	bl	8003f9c <RadioSpiWriteRegisters>
 80026f2:	4602      	mov	r2, r0
 80026f4:	4b42      	ldr	r3, [pc, #264]	; (8002800 <SpiritPktStackInit+0x19c>)
 80026f6:	b212      	sxth	r2, r2
 80026f8:	4611      	mov	r1, r2
 80026fa:	7019      	strb	r1, [r3, #0]
 80026fc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002700:	705a      	strb	r2, [r3, #1]


  /* Address and control length setting: source and destination address are always present so ADDRESS_LENGTH=2 */
  tempRegValue[0] = 0x10 | ((uint8_t) pxPktStackInit->xControlLength);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	7adb      	ldrb	r3, [r3, #11]
 8002706:	f043 0310 	orr.w	r3, r3, #16
 800270a:	b2db      	uxtb	r3, r3
 800270c:	723b      	strb	r3, [r7, #8]


  /* Packet format and width length setting */
  pxPktStackInit->cPktLengthWidth == 0 ? pxPktStackInit->cPktLengthWidth=1 : pxPktStackInit->cPktLengthWidth;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	7a5b      	ldrb	r3, [r3, #9]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d102      	bne.n	800271c <SpiritPktStackInit+0xb8>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	725a      	strb	r2, [r3, #9]
  tempRegValue[1] = ((uint8_t) PCKTCTRL3_PCKT_FRMT_STACK) | ((uint8_t)(pxPktStackInit->cPktLengthWidth-1));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7a5b      	ldrb	r3, [r3, #9]
 8002720:	3b01      	subs	r3, #1
 8002722:	b2db      	uxtb	r3, r3
 8002724:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002728:	b2db      	uxtb	r3, r3
 800272a:	727b      	strb	r3, [r7, #9]

  /* Preamble, sync and fixed or variable length setting */
  tempRegValue[2] = ((uint8_t) pxPktStackInit->xPreambleLength) | ((uint8_t) pxPktStackInit->xSyncLength) |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	781a      	ldrb	r2, [r3, #0]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	785b      	ldrb	r3, [r3, #1]
 8002734:	4313      	orrs	r3, r2
 8002736:	b2da      	uxtb	r2, r3
                    ((uint8_t) pxPktStackInit->xFixVarLength);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	7a1b      	ldrb	r3, [r3, #8]
  tempRegValue[2] = ((uint8_t) pxPktStackInit->xPreambleLength) | ((uint8_t) pxPktStackInit->xSyncLength) |
 800273c:	4313      	orrs	r3, r2
 800273e:	b2db      	uxtb	r3, r3
 8002740:	72bb      	strb	r3, [r7, #10]

  /* CRC length, whitening and FEC setting */
  tempRegValue[3] = (uint8_t) pxPktStackInit->xCrcMode;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	7a9b      	ldrb	r3, [r3, #10]
 8002746:	72fb      	strb	r3, [r7, #11]

  if(pxPktStackInit->xDataWhitening == S_ENABLE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	7b5b      	ldrb	r3, [r3, #13]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d104      	bne.n	800275a <SpiritPktStackInit+0xf6>
  {
     tempRegValue[3] |= PCKTCTRL1_WHIT_MASK;
 8002750:	7afb      	ldrb	r3, [r7, #11]
 8002752:	f043 0310 	orr.w	r3, r3, #16
 8002756:	b2db      	uxtb	r3, r3
 8002758:	72fb      	strb	r3, [r7, #11]
  }

  if(pxPktStackInit->xFec == S_ENABLE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	7b1b      	ldrb	r3, [r3, #12]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d104      	bne.n	800276c <SpiritPktStackInit+0x108>
  {
     tempRegValue[3] |= PCKTCTRL1_FEC_MASK;
 8002762:	7afb      	ldrb	r3, [r7, #11]
 8002764:	f043 0301 	orr.w	r3, r3, #1
 8002768:	b2db      	uxtb	r3, r3
 800276a:	72fb      	strb	r3, [r7, #11]
  }
  
  /* Writes registers */
  SpiritSpiWriteRegisters(PCKTCTRL4_BASE, 4, tempRegValue);
 800276c:	f107 0308 	add.w	r3, r7, #8
 8002770:	461a      	mov	r2, r3
 8002772:	2104      	movs	r1, #4
 8002774:	2030      	movs	r0, #48	; 0x30
 8002776:	f001 fc11 	bl	8003f9c <RadioSpiWriteRegisters>

  /* Sync words setting */
  for(i=0;i<4;i++)
 800277a:	2300      	movs	r3, #0
 800277c:	73fb      	strb	r3, [r7, #15]
 800277e:	e01d      	b.n	80027bc <SpiritPktStackInit+0x158>
  {
    if(i<3-(pxPktStackInit->xSyncLength >>1))
 8002780:	7bfa      	ldrb	r2, [r7, #15]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	785b      	ldrb	r3, [r3, #1]
 8002786:	085b      	lsrs	r3, r3, #1
 8002788:	b2db      	uxtb	r3, r3
 800278a:	f1c3 0303 	rsb	r3, r3, #3
 800278e:	429a      	cmp	r2, r3
 8002790:	da06      	bge.n	80027a0 <SpiritPktStackInit+0x13c>
    {
      tempRegValue[i]=0;
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	3310      	adds	r3, #16
 8002796:	443b      	add	r3, r7
 8002798:	2200      	movs	r2, #0
 800279a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800279e:	e00a      	b.n	80027b6 <SpiritPktStackInit+0x152>
    }
    else
    {
      tempRegValue[i] = (uint8_t)(pxPktStackInit->lSyncWords>>(8*i));
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
 80027a6:	00db      	lsls	r3, r3, #3
 80027a8:	40da      	lsrs	r2, r3
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	b2d2      	uxtb	r2, r2
 80027ae:	3310      	adds	r3, #16
 80027b0:	443b      	add	r3, r7
 80027b2:	f803 2c08 	strb.w	r2, [r3, #-8]
  for(i=0;i<4;i++)
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	3301      	adds	r3, #1
 80027ba:	73fb      	strb	r3, [r7, #15]
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b03      	cmp	r3, #3
 80027c0:	d9de      	bls.n	8002780 <SpiritPktStackInit+0x11c>
    }
  }

  /* Enables or disables the CRC check */
  if(pxPktStackInit->xCrcMode == PKT_NO_CRC)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7a9b      	ldrb	r3, [r3, #10]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d103      	bne.n	80027d2 <SpiritPktStackInit+0x16e>
  {
    SpiritPktStackFilterOnCrc(S_DISABLE);
 80027ca:	2000      	movs	r0, #0
 80027cc:	f7ff fee0 	bl	8002590 <SpiritPktCommonFilterOnCrc>
 80027d0:	e002      	b.n	80027d8 <SpiritPktStackInit+0x174>
  }
  else
  {
    SpiritPktStackFilterOnCrc(S_ENABLE);
 80027d2:	2001      	movs	r0, #1
 80027d4:	f7ff fedc 	bl	8002590 <SpiritPktCommonFilterOnCrc>
  }

  /* Writes registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNC4_BASE, 4, tempRegValue);
 80027d8:	f107 0308 	add.w	r3, r7, #8
 80027dc:	461a      	mov	r2, r3
 80027de:	2104      	movs	r1, #4
 80027e0:	2036      	movs	r0, #54	; 0x36
 80027e2:	f001 fbdb 	bl	8003f9c <RadioSpiWriteRegisters>
 80027e6:	4602      	mov	r2, r0
 80027e8:	4b05      	ldr	r3, [pc, #20]	; (8002800 <SpiritPktStackInit+0x19c>)
 80027ea:	b212      	sxth	r2, r2
 80027ec:	4611      	mov	r1, r2
 80027ee:	7019      	strb	r1, [r3, #0]
 80027f0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80027f4:	705a      	strb	r2, [r3, #1]

}
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	200021fc 	.word	0x200021fc

08002804 <SpiritPktStackAddressesInit>:
 * @param  pxPktStackAddresses STack packet addresses init structure.
 *         This parameter is a pointer to @ref PktStackAddressesInit .
 * @retval None.
 */
void SpiritPktStackAddressesInit(PktStackAddressesInit* pxPktStackAddresses)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnMyAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnMulticastAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnBroadcastAddress));
  
  /* Reads the filtering options ragister */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	461a      	mov	r2, r3
 8002812:	2101      	movs	r1, #1
 8002814:	204f      	movs	r0, #79	; 0x4f
 8002816:	f001 fc0d 	bl	8004034 <RadioSpiReadRegisters>
 800281a:	4602      	mov	r2, r0
 800281c:	4b2f      	ldr	r3, [pc, #188]	; (80028dc <SpiritPktStackAddressesInit+0xd8>)
 800281e:	b212      	sxth	r2, r2
 8002820:	4611      	mov	r1, r2
 8002822:	7019      	strb	r1, [r3, #0]
 8002824:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002828:	705a      	strb	r2, [r3, #1]
  
  /* Enables or disables filtering on my address */
  if(pxPktStackAddresses->xFilterOnMyAddress == S_ENABLE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d105      	bne.n	800283e <SpiritPktStackAddressesInit+0x3a>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 8002832:	7b3b      	ldrb	r3, [r7, #12]
 8002834:	f043 0308 	orr.w	r3, r3, #8
 8002838:	b2db      	uxtb	r3, r3
 800283a:	733b      	strb	r3, [r7, #12]
 800283c:	e004      	b.n	8002848 <SpiritPktStackAddressesInit+0x44>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 800283e:	7b3b      	ldrb	r3, [r7, #12]
 8002840:	f023 0308 	bic.w	r3, r3, #8
 8002844:	b2db      	uxtb	r3, r3
 8002846:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on multicast address */
  if(pxPktStackAddresses->xFilterOnMulticastAddress == S_ENABLE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	789b      	ldrb	r3, [r3, #2]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d105      	bne.n	800285c <SpiritPktStackAddressesInit+0x58>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 8002850:	7b3b      	ldrb	r3, [r7, #12]
 8002852:	f043 0304 	orr.w	r3, r3, #4
 8002856:	b2db      	uxtb	r3, r3
 8002858:	733b      	strb	r3, [r7, #12]
 800285a:	e004      	b.n	8002866 <SpiritPktStackAddressesInit+0x62>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 800285c:	7b3b      	ldrb	r3, [r7, #12]
 800285e:	f023 0304 	bic.w	r3, r3, #4
 8002862:	b2db      	uxtb	r3, r3
 8002864:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on broadcast address */
  if(pxPktStackAddresses->xFilterOnBroadcastAddress == S_ENABLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	791b      	ldrb	r3, [r3, #4]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d105      	bne.n	800287a <SpiritPktStackAddressesInit+0x76>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 800286e:	7b3b      	ldrb	r3, [r7, #12]
 8002870:	f043 0302 	orr.w	r3, r3, #2
 8002874:	b2db      	uxtb	r3, r3
 8002876:	733b      	strb	r3, [r7, #12]
 8002878:	e004      	b.n	8002884 <SpiritPktStackAddressesInit+0x80>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 800287a:	7b3b      	ldrb	r3, [r7, #12]
 800287c:	f023 0302 	bic.w	r3, r3, #2
 8002880:	b2db      	uxtb	r3, r3
 8002882:	733b      	strb	r3, [r7, #12]
  }
  
  /* Writes value on the register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002884:	f107 030c 	add.w	r3, r7, #12
 8002888:	461a      	mov	r2, r3
 800288a:	2101      	movs	r1, #1
 800288c:	204f      	movs	r0, #79	; 0x4f
 800288e:	f001 fb85 	bl	8003f9c <RadioSpiWriteRegisters>
 8002892:	4602      	mov	r2, r0
 8002894:	4b11      	ldr	r3, [pc, #68]	; (80028dc <SpiritPktStackAddressesInit+0xd8>)
 8002896:	b212      	sxth	r2, r2
 8002898:	4611      	mov	r1, r2
 800289a:	7019      	strb	r1, [r3, #0]
 800289c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80028a0:	705a      	strb	r2, [r3, #1]
  
  /* Fills array with the addresses passed in the structure */
  tempRegValue[0] = pxPktStackAddresses->cBroadcastAddress;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	795b      	ldrb	r3, [r3, #5]
 80028a6:	733b      	strb	r3, [r7, #12]
  tempRegValue[1] = pxPktStackAddresses->cMulticastAddress;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	78db      	ldrb	r3, [r3, #3]
 80028ac:	737b      	strb	r3, [r7, #13]
  tempRegValue[2] = pxPktStackAddresses->cMyAddress;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	785b      	ldrb	r3, [r3, #1]
 80028b2:	73bb      	strb	r3, [r7, #14]
  
  /* Writes them on the addresses registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_BROADCAST_BASE, 3, tempRegValue);
 80028b4:	f107 030c 	add.w	r3, r7, #12
 80028b8:	461a      	mov	r2, r3
 80028ba:	2103      	movs	r1, #3
 80028bc:	204c      	movs	r0, #76	; 0x4c
 80028be:	f001 fb6d 	bl	8003f9c <RadioSpiWriteRegisters>
 80028c2:	4602      	mov	r2, r0
 80028c4:	4b05      	ldr	r3, [pc, #20]	; (80028dc <SpiritPktStackAddressesInit+0xd8>)
 80028c6:	b212      	sxth	r2, r2
 80028c8:	4611      	mov	r1, r2
 80028ca:	7019      	strb	r1, [r3, #0]
 80028cc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80028d0:	705a      	strb	r2, [r3, #1]
  
}
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	200021fc 	.word	0x200021fc

080028e0 <SpiritPktStackLlpInit>:
* @param  pxPktStackLlpInit STack packet LLP init structure.
*         This parameter is a pointer to @ref PktStackLlpInit.
* @retval None.
*/
void SpiritPktStackLlpInit(PktStackLlpInit* pxPktStackLlpInit)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_STACK_NMAX_RETX(pxPktStackLlpInit->xNMaxRetx));
  /* check if piggybacking is enabled and autoack is disabled */
  s_assert_param(!(pxPktStackLlpInit->xPiggybacking==S_ENABLE && pxPktStackLlpInit->xAutoAck==S_DISABLE));

  /* Piggybacking mechanism setting on the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 2, tempRegValue);
 80028e8:	f107 030c 	add.w	r3, r7, #12
 80028ec:	461a      	mov	r2, r3
 80028ee:	2102      	movs	r1, #2
 80028f0:	2051      	movs	r0, #81	; 0x51
 80028f2:	f001 fb9f 	bl	8004034 <RadioSpiReadRegisters>
 80028f6:	4602      	mov	r2, r0
 80028f8:	4b21      	ldr	r3, [pc, #132]	; (8002980 <SpiritPktStackLlpInit+0xa0>)
 80028fa:	b212      	sxth	r2, r2
 80028fc:	4611      	mov	r1, r2
 80028fe:	7019      	strb	r1, [r3, #0]
 8002900:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002904:	705a      	strb	r2, [r3, #1]
  if(pxPktStackLlpInit->xPiggybacking == S_ENABLE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	785b      	ldrb	r3, [r3, #1]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d105      	bne.n	800291a <SpiritPktStackLlpInit+0x3a>
  {
    tempRegValue[0] |= PROTOCOL1_PIGGYBACKING_MASK;
 800290e:	7b3b      	ldrb	r3, [r7, #12]
 8002910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002914:	b2db      	uxtb	r3, r3
 8002916:	733b      	strb	r3, [r7, #12]
 8002918:	e004      	b.n	8002924 <SpiritPktStackLlpInit+0x44>
  }
  else
  {
    tempRegValue[0] &= ~PROTOCOL1_PIGGYBACKING_MASK;
 800291a:	7b3b      	ldrb	r3, [r7, #12]
 800291c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002920:	b2db      	uxtb	r3, r3
 8002922:	733b      	strb	r3, [r7, #12]
  }

  /* RX and TX autoack mechanisms setting on the PROTOCOL0 register */
  if(pxPktStackLlpInit->xAutoAck == S_ENABLE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d105      	bne.n	8002938 <SpiritPktStackLlpInit+0x58>
  {
    tempRegValue[1] |= PROTOCOL0_AUTO_ACK_MASK;
 800292c:	7b7b      	ldrb	r3, [r7, #13]
 800292e:	f043 0304 	orr.w	r3, r3, #4
 8002932:	b2db      	uxtb	r3, r3
 8002934:	737b      	strb	r3, [r7, #13]
 8002936:	e004      	b.n	8002942 <SpiritPktStackLlpInit+0x62>
  }
  else
  {
    tempRegValue[1] &= ~PROTOCOL0_AUTO_ACK_MASK;
 8002938:	7b7b      	ldrb	r3, [r7, #13]
 800293a:	f023 0304 	bic.w	r3, r3, #4
 800293e:	b2db      	uxtb	r3, r3
 8002940:	737b      	strb	r3, [r7, #13]
  }

  /* Max number of retransmission setting */
  tempRegValue[1] &= ~PROTOCOL0_NMAX_RETX_MASK;
 8002942:	7b7b      	ldrb	r3, [r7, #13]
 8002944:	f003 030f 	and.w	r3, r3, #15
 8002948:	b2db      	uxtb	r3, r3
 800294a:	737b      	strb	r3, [r7, #13]
  tempRegValue[1] |= pxPktStackLlpInit->xNMaxRetx;
 800294c:	7b7a      	ldrb	r2, [r7, #13]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	789b      	ldrb	r3, [r3, #2]
 8002952:	4313      	orrs	r3, r2
 8002954:	b2db      	uxtb	r3, r3
 8002956:	737b      	strb	r3, [r7, #13]

  /* Writes registers */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 2, tempRegValue);
 8002958:	f107 030c 	add.w	r3, r7, #12
 800295c:	461a      	mov	r2, r3
 800295e:	2102      	movs	r1, #2
 8002960:	2051      	movs	r0, #81	; 0x51
 8002962:	f001 fb1b 	bl	8003f9c <RadioSpiWriteRegisters>
 8002966:	4602      	mov	r2, r0
 8002968:	4b05      	ldr	r3, [pc, #20]	; (8002980 <SpiritPktStackLlpInit+0xa0>)
 800296a:	b212      	sxth	r2, r2
 800296c:	4611      	mov	r1, r2
 800296e:	7019      	strb	r1, [r3, #0]
 8002970:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002974:	705a      	strb	r2, [r3, #1]

}
 8002976:	bf00      	nop
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	200021fc 	.word	0x200021fc

08002984 <SpiritPktStackSetPayloadLength>:
 * @param  nPayloadLength payload length in bytes.
 *         This parameter can be any value of uint16_t.
 * @retval None.
 */
void SpiritPktStackSetPayloadLength(uint16_t nPayloadLength)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	80fb      	strh	r3, [r7, #6]
  uint8_t tempRegValue[2];

  /* Computes the oversize (address + control) size */
  uint16_t overSize = 2 + (uint16_t) SpiritPktStackGetControlLength();
 800298e:	f7ff fde3 	bl	8002558 <SpiritPktCommonGetControlLength>
 8002992:	4603      	mov	r3, r0
 8002994:	b29b      	uxth	r3, r3
 8002996:	3302      	adds	r3, #2
 8002998:	81fb      	strh	r3, [r7, #14]

  /* Computes PCKTLEN0 value from lPayloadLength */
  tempRegValue[1]=STACK_BUILD_PCKTLEN0(nPayloadLength+overSize);
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	b2da      	uxtb	r2, r3
 800299e:	89fb      	ldrh	r3, [r7, #14]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	4413      	add	r3, r2
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	737b      	strb	r3, [r7, #13]
  /* Computes PCKTLEN1 value from lPayloadLength */
  tempRegValue[0]=STACK_BUILD_PCKTLEN1(nPayloadLength+overSize);
 80029a8:	88fa      	ldrh	r2, [r7, #6]
 80029aa:	89fb      	ldrh	r3, [r7, #14]
 80029ac:	4413      	add	r3, r2
 80029ae:	121b      	asrs	r3, r3, #8
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	733b      	strb	r3, [r7, #12]

  /* Writes the value on the PCKTLENx registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKTLEN1_BASE, 2, tempRegValue);
 80029b4:	f107 030c 	add.w	r3, r7, #12
 80029b8:	461a      	mov	r2, r3
 80029ba:	2102      	movs	r1, #2
 80029bc:	2034      	movs	r0, #52	; 0x34
 80029be:	f001 faed 	bl	8003f9c <RadioSpiWriteRegisters>
 80029c2:	4602      	mov	r2, r0
 80029c4:	4b05      	ldr	r3, [pc, #20]	; (80029dc <SpiritPktStackSetPayloadLength+0x58>)
 80029c6:	b212      	sxth	r2, r2
 80029c8:	4611      	mov	r1, r2
 80029ca:	7019      	strb	r1, [r3, #0]
 80029cc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80029d0:	705a      	strb	r2, [r3, #1]

}
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	200021fc 	.word	0x200021fc

080029e0 <SpiritQiSqiCheck>:
 * @param  xNewState new state for SQI check.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritQiSqiCheck(SpiritFunctionalState xNewState)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 80029ea:	f107 030f 	add.w	r3, r7, #15
 80029ee:	461a      	mov	r2, r3
 80029f0:	2101      	movs	r1, #1
 80029f2:	203a      	movs	r0, #58	; 0x3a
 80029f4:	f001 fb1e 	bl	8004034 <RadioSpiReadRegisters>
 80029f8:	4602      	mov	r2, r0
 80029fa:	4b14      	ldr	r3, [pc, #80]	; (8002a4c <SpiritQiSqiCheck+0x6c>)
 80029fc:	b212      	sxth	r2, r2
 80029fe:	4611      	mov	r1, r2
 8002a00:	7019      	strb	r1, [r3, #0]
 8002a02:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a06:	705a      	strb	r2, [r3, #1]

  /* Enables or disables the SQI Check bit on the QI_BASE register */
  if(xNewState == S_ENABLE)
 8002a08:	79fb      	ldrb	r3, [r7, #7]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d105      	bne.n	8002a1a <SpiritQiSqiCheck+0x3a>
  {
    tempRegValue |= QI_SQI_MASK;
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	f043 0302 	orr.w	r3, r3, #2
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	73fb      	strb	r3, [r7, #15]
 8002a18:	e004      	b.n	8002a24 <SpiritQiSqiCheck+0x44>
  }
  else
  {
    tempRegValue &= ~QI_SQI_MASK;
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
 8002a1c:	f023 0302 	bic.w	r3, r3, #2
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002a24:	f107 030f 	add.w	r3, r7, #15
 8002a28:	461a      	mov	r2, r3
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	203a      	movs	r0, #58	; 0x3a
 8002a2e:	f001 fab5 	bl	8003f9c <RadioSpiWriteRegisters>
 8002a32:	4602      	mov	r2, r0
 8002a34:	4b05      	ldr	r3, [pc, #20]	; (8002a4c <SpiritQiSqiCheck+0x6c>)
 8002a36:	b212      	sxth	r2, r2
 8002a38:	4611      	mov	r1, r2
 8002a3a:	7019      	strb	r1, [r3, #0]
 8002a3c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a40:	705a      	strb	r2, [r3, #1]

}
 8002a42:	bf00      	nop
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	200021fc 	.word	0x200021fc

08002a50 <SpiritQiSetSqiThreshold>:
 * @param  xSqiThr parameter of the formula above.
 * 	   This parameter is a @ref SqiThreshold.
 * @retval None.
 */
void SpiritQiSetSqiThreshold(SqiThreshold xSqiThr)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SQI_THR(xSqiThr));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8002a5a:	f107 030f 	add.w	r3, r7, #15
 8002a5e:	461a      	mov	r2, r3
 8002a60:	2101      	movs	r1, #1
 8002a62:	203a      	movs	r0, #58	; 0x3a
 8002a64:	f001 fae6 	bl	8004034 <RadioSpiReadRegisters>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	4b12      	ldr	r3, [pc, #72]	; (8002ab4 <SpiritQiSetSqiThreshold+0x64>)
 8002a6c:	b212      	sxth	r2, r2
 8002a6e:	4611      	mov	r1, r2
 8002a70:	7019      	strb	r1, [r3, #0]
 8002a72:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a76:	705a      	strb	r2, [r3, #1]

  /* Build the SQI threshold value to be written */
  tempRegValue &= 0x3F;
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= ((uint8_t)xSqiThr);
 8002a82:	7bfa      	ldrb	r2, [r7, #15]
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002a8c:	f107 030f 	add.w	r3, r7, #15
 8002a90:	461a      	mov	r2, r3
 8002a92:	2101      	movs	r1, #1
 8002a94:	203a      	movs	r0, #58	; 0x3a
 8002a96:	f001 fa81 	bl	8003f9c <RadioSpiWriteRegisters>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <SpiritQiSetSqiThreshold+0x64>)
 8002a9e:	b212      	sxth	r2, r2
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	7019      	strb	r1, [r3, #0]
 8002aa4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002aa8:	705a      	strb	r2, [r3, #1]

}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	200021fc 	.word	0x200021fc

08002ab8 <SpiritQiSetRssiThresholddBm>:
 * @param  nDbmValue RSSI threshold reported in dBm.
 *         This parameter must be a sint32_t.
 * @retval None.
 */
void SpiritQiSetRssiThresholddBm(int32_t nDbmValue)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue=2*(nDbmValue+130);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3382      	adds	r3, #130	; 0x82
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  s_assert_param(IS_RSSI_THR_DBM(nDbmValue));

  /* Writes the new value on the RSSI_TH register */
  g_xStatus = SpiritSpiWriteRegisters(RSSI_TH_BASE, 1, &tempRegValue);
 8002acc:	f107 030f 	add.w	r3, r7, #15
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	2022      	movs	r0, #34	; 0x22
 8002ad6:	f001 fa61 	bl	8003f9c <RadioSpiWriteRegisters>
 8002ada:	4602      	mov	r2, r0
 8002adc:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <SpiritQiSetRssiThresholddBm+0x3c>)
 8002ade:	b212      	sxth	r2, r2
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	7019      	strb	r1, [r3, #0]
 8002ae4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ae8:	705a      	strb	r2, [r3, #1]

}
 8002aea:	bf00      	nop
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	200021fc 	.word	0x200021fc

08002af8 <SpiritRadioInit>:
* @param  pxSRadioInitStruct pointer to a SRadioInit structure that
*         contains the configuration information for the analog radio part of SPIRIT.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioInit(SRadioInit* pxSRadioInitStruct)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08c      	sub	sp, #48	; 0x30
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint8_t anaRadioRegArray[8], digRadioRegArray[4];
  int16_t xtalOffsetFactor;
  uint8_t drM, drE, FdevM, FdevE, bwM, bwE;
    
  /* Workaround for Vtune */
  uint8_t value = 0xA0; SpiritSpiWriteRegisters(0x9F, 1, &value);
 8002b00:	23a0      	movs	r3, #160	; 0xa0
 8002b02:	747b      	strb	r3, [r7, #17]
 8002b04:	f107 0311 	add.w	r3, r7, #17
 8002b08:	461a      	mov	r2, r3
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	209f      	movs	r0, #159	; 0x9f
 8002b0e:	f001 fa45 	bl	8003f9c <RadioSpiWriteRegisters>
  
  /* Calculates the offset respect to RF frequency and according to xtal_ppm parameter: (xtal_ppm*FBase)/10^6 */
  FOffsetTmp = (int32_t)(((float)pxSRadioInitStruct->nXtalOffsetPpm*pxSRadioInitStruct->lFrequencyBase)/PPM_FACTOR);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b18:	ee07 3a90 	vmov	s15, r3
 8002b1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	ee07 3a90 	vmov	s15, r3
 8002b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b30:	eddf 6aae 	vldr	s13, [pc, #696]	; 8002dec <SpiritRadioInit+0x2f4>
 8002b34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b3c:	ee17 3a90 	vmov	r3, s15
 8002b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_assert_param(IS_FREQUENCY_OFFSET(FOffsetTmp,s_lXtalFrequency));
  s_assert_param(IS_CHANNEL_SPACE(pxSRadioInitStruct->nChannelSpace,s_lXtalFrequency));
  s_assert_param(IS_F_DEV(pxSRadioInitStruct->lFreqDev,s_lXtalFrequency));
  
  /* Disable the digital, ADC, SMPS reference clock divider if fXO>24MHz or fXO<26MHz */
  SpiritSpiCommandStrobes(COMMAND_STANDBY);    
 8002b42:	2063      	movs	r0, #99	; 0x63
 8002b44:	f001 fac2 	bl	80040cc <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002b48:	2300      	movs	r3, #0
 8002b4a:	73bb      	strb	r3, [r7, #14]
 8002b4c:	e004      	b.n	8002b58 <SpiritRadioInit+0x60>
 8002b4e:	7bbb      	ldrb	r3, [r7, #14]
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	3301      	adds	r3, #1
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	73bb      	strb	r3, [r7, #14]
 8002b58:	7bbb      	ldrb	r3, [r7, #14]
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	2bff      	cmp	r3, #255	; 0xff
 8002b5e:	d1f6      	bne.n	8002b4e <SpiritRadioInit+0x56>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002b60:	f001 f9ea 	bl	8003f38 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_STANDBY);
 8002b64:	4ba2      	ldr	r3, [pc, #648]	; (8002df0 <SpiritRadioInit+0x2f8>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b40      	cmp	r3, #64	; 0x40
 8002b70:	d1ea      	bne.n	8002b48 <SpiritRadioInit+0x50>
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002b72:	4ba0      	ldr	r3, [pc, #640]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4aa0      	ldr	r2, [pc, #640]	; (8002df8 <SpiritRadioInit+0x300>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d803      	bhi.n	8002b84 <SpiritRadioInit+0x8c>
  {
    SpiritRadioSetDigDiv(S_DISABLE);
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	f001 f90b 	bl	8003d98 <SpiritRadioSetDigDiv>
 8002b82:	e002      	b.n	8002b8a <SpiritRadioInit+0x92>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,s_lXtalFrequency));
  }
  else
  {      
    SpiritRadioSetDigDiv(S_ENABLE);
 8002b84:	2001      	movs	r0, #1
 8002b86:	f001 f907 	bl	8003d98 <SpiritRadioSetDigDiv>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,(s_lXtalFrequency>>1)));
  }
  
  /* Goes in READY state */
  SpiritSpiCommandStrobes(COMMAND_READY);
 8002b8a:	2062      	movs	r0, #98	; 0x62
 8002b8c:	f001 fa9e 	bl	80040cc <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002b90:	2300      	movs	r3, #0
 8002b92:	737b      	strb	r3, [r7, #13]
 8002b94:	e004      	b.n	8002ba0 <SpiritRadioInit+0xa8>
 8002b96:	7b7b      	ldrb	r3, [r7, #13]
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	737b      	strb	r3, [r7, #13]
 8002ba0:	7b7b      	ldrb	r3, [r7, #13]
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2bff      	cmp	r3, #255	; 0xff
 8002ba6:	d1f6      	bne.n	8002b96 <SpiritRadioInit+0x9e>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002ba8:	f001 f9c6 	bl	8003f38 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8002bac:	4b90      	ldr	r3, [pc, #576]	; (8002df0 <SpiritRadioInit+0x2f8>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b03      	cmp	r3, #3
 8002bb8:	d1ea      	bne.n	8002b90 <SpiritRadioInit+0x98>
  
  /* Calculates the FC_OFFSET parameter and cast as signed int: FOffsetTmp = (Fxtal/2^18)*FC_OFFSET */
  xtalOffsetFactor = (int16_t)(((float)FOffsetTmp*FBASE_DIVIDER)/s_lXtalFrequency);
 8002bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bbc:	ee07 3a90 	vmov	s15, r3
 8002bc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bc4:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8002dfc <SpiritRadioInit+0x304>
 8002bc8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002bcc:	4b89      	ldr	r3, [pc, #548]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	ee07 3a90 	vmov	s15, r3
 8002bd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002be0:	ee17 3a90 	vmov	r3, s15
 8002be4:	857b      	strh	r3, [r7, #42]	; 0x2a
  anaRadioRegArray[2] = (uint8_t)((((uint16_t)xtalOffsetFactor)>>8)&0x0F);
 8002be6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002be8:	0a1b      	lsrs	r3, r3, #8
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	77bb      	strb	r3, [r7, #30]
  anaRadioRegArray[3] = (uint8_t)(xtalOffsetFactor);
 8002bf6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	77fb      	strb	r3, [r7, #31]
  
  /* Calculates the channel space factor */
  anaRadioRegArray[0] =((uint32_t)pxSRadioInitStruct->nChannelSpace<<9)/(s_lXtalFrequency>>6)+1;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	025a      	lsls	r2, r3, #9
 8002c02:	4b7c      	ldr	r3, [pc, #496]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	099b      	lsrs	r3, r3, #6
 8002c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	3301      	adds	r3, #1
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	773b      	strb	r3, [r7, #28]
  
  SpiritManagementWaTRxFcMem(pxSRadioInitStruct->lFrequencyBase);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff fc63 	bl	80024e4 <SpiritManagementWaTRxFcMem>
  
  /* 2nd order DEM algorithm enabling */
  uint8_t tmpreg; SpiritSpiReadRegisters(0xA3, 1, &tmpreg);
 8002c1e:	f107 0310 	add.w	r3, r7, #16
 8002c22:	461a      	mov	r2, r3
 8002c24:	2101      	movs	r1, #1
 8002c26:	20a3      	movs	r0, #163	; 0xa3
 8002c28:	f001 fa04 	bl	8004034 <RadioSpiReadRegisters>
  tmpreg &= ~0x02; SpiritSpiWriteRegisters(0xA3, 1, &tmpreg);
 8002c2c:	7c3b      	ldrb	r3, [r7, #16]
 8002c2e:	f023 0302 	bic.w	r3, r3, #2
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	743b      	strb	r3, [r7, #16]
 8002c36:	f107 0310 	add.w	r3, r7, #16
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	20a3      	movs	r0, #163	; 0xa3
 8002c40:	f001 f9ac 	bl	8003f9c <RadioSpiWriteRegisters>
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND((pxSRadioInitStruct->lFrequencyBase + ((xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER) + pxSRadioInitStruct->nChannelSpace * pxSRadioInitStruct->cChannelNumber)));  
  
  /* Calculates the datarate mantissa and exponent */
  SpiritRadioSearchDatarateME(pxSRadioInitStruct->lDatarate, &drM, &drE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	f107 0216 	add.w	r2, r7, #22
 8002c4c:	f107 0117 	add.w	r1, r7, #23
 8002c50:	4618      	mov	r0, r3
 8002c52:	f000 fc3d 	bl	80034d0 <SpiritRadioSearchDatarateME>
  digRadioRegArray[0] = (uint8_t)(drM);
 8002c56:	7dfb      	ldrb	r3, [r7, #23]
 8002c58:	763b      	strb	r3, [r7, #24]
  digRadioRegArray[1] = (uint8_t)(0x00 | pxSRadioInitStruct->xModulationSelect |drE);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	7b5a      	ldrb	r2, [r3, #13]
 8002c5e:	7dbb      	ldrb	r3, [r7, #22]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	767b      	strb	r3, [r7, #25]
  
  /* Read the fdev register to preserve the clock recovery algo bit */
  SpiritSpiReadRegisters(0x1C, 1, &tmpreg);
 8002c66:	f107 0310 	add.w	r3, r7, #16
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	201c      	movs	r0, #28
 8002c70:	f001 f9e0 	bl	8004034 <RadioSpiReadRegisters>
  
  /* Calculates the frequency deviation mantissa and exponent */
  SpiritRadioSearchFreqDevME(pxSRadioInitStruct->lFreqDev, &FdevM, &FdevE);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	f107 0214 	add.w	r2, r7, #20
 8002c7c:	f107 0115 	add.w	r1, r7, #21
 8002c80:	4618      	mov	r0, r3
 8002c82:	f000 fdbd 	bl	8003800 <SpiritRadioSearchFreqDevME>
  digRadioRegArray[2] = (uint8_t)((FdevE<<4) | (tmpreg&0x08) | FdevM);
 8002c86:	7d3b      	ldrb	r3, [r7, #20]
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	b25a      	sxtb	r2, r3
 8002c8c:	7c3b      	ldrb	r3, [r7, #16]
 8002c8e:	b25b      	sxtb	r3, r3
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	b25b      	sxtb	r3, r3
 8002c96:	4313      	orrs	r3, r2
 8002c98:	b25a      	sxtb	r2, r3
 8002c9a:	7d7b      	ldrb	r3, [r7, #21]
 8002c9c:	b25b      	sxtb	r3, r3
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	b25b      	sxtb	r3, r3
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	76bb      	strb	r3, [r7, #26]
  
  /* Calculates the channel filter mantissa and exponent */
  SpiritRadioSearchChannelBwME(pxSRadioInitStruct->lBandwidth, &bwM, &bwE);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	f107 0212 	add.w	r2, r7, #18
 8002cae:	f107 0113 	add.w	r1, r7, #19
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 fcbe 	bl	8003634 <SpiritRadioSearchChannelBwME>
  
  digRadioRegArray[3] = (uint8_t)((bwM<<4) | bwE);
 8002cb8:	7cfb      	ldrb	r3, [r7, #19]
 8002cba:	011b      	lsls	r3, r3, #4
 8002cbc:	b25a      	sxtb	r2, r3
 8002cbe:	7cbb      	ldrb	r3, [r7, #18]
 8002cc0:	b25b      	sxtb	r3, r3
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	b25b      	sxtb	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	76fb      	strb	r3, [r7, #27]
 
  float if_off=(3.0f*480140)/(s_lXtalFrequency>>12)-64;  /* #1035-D */
 8002cca:	4b4a      	ldr	r3, [pc, #296]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	0b1b      	lsrs	r3, r3, #12
 8002cd0:	ee07 3a90 	vmov	s15, r3
 8002cd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002cd8:	eddf 6a49 	vldr	s13, [pc, #292]	; 8002e00 <SpiritRadioInit+0x308>
 8002cdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ce0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002e04 <SpiritRadioInit+0x30c>
 8002ce4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ce8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  
  uint8_t ifOffsetAna = ROUND(if_off);
 8002cec:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cf8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002cfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d00:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d0c:	dd09      	ble.n	8002d22 <SpiritRadioInit+0x22a>
 8002d0e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d16:	edc7 7a00 	vstr	s15, [r7]
 8002d1a:	783b      	ldrb	r3, [r7, #0]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	e006      	b.n	8002d30 <SpiritRadioInit+0x238>
 8002d22:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d2a:	edc7 7a00 	vstr	s15, [r7]
 8002d2e:	783b      	ldrb	r3, [r7, #0]
 8002d30:	73fb      	strb	r3, [r7, #15]
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002d32:	4b30      	ldr	r3, [pc, #192]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a30      	ldr	r2, [pc, #192]	; (8002df8 <SpiritRadioInit+0x300>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d802      	bhi.n	8002d42 <SpiritRadioInit+0x24a>
  {
    /* if offset digital is the same in case of single xtal */
    anaRadioRegArray[1] = ifOffsetAna;
 8002d3c:	7bfb      	ldrb	r3, [r7, #15]
 8002d3e:	777b      	strb	r3, [r7, #29]
 8002d40:	e033      	b.n	8002daa <SpiritRadioInit+0x2b2>
  }
  else
  {
    if_off=(3.0f*480140)/(s_lXtalFrequency>>13)-64;      /* #1035-D */
 8002d42:	4b2c      	ldr	r3, [pc, #176]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	0b5b      	lsrs	r3, r3, #13
 8002d48:	ee07 3a90 	vmov	s15, r3
 8002d4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d50:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002e00 <SpiritRadioInit+0x308>
 8002d54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d58:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002e04 <SpiritRadioInit+0x30c>
 8002d5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d60:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    
    /* ... otherwise recompute it */
    anaRadioRegArray[1] = ROUND(if_off);
 8002d64:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d70:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d78:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d84:	dd09      	ble.n	8002d9a <SpiritRadioInit+0x2a2>
 8002d86:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d8e:	edc7 7a00 	vstr	s15, [r7]
 8002d92:	783b      	ldrb	r3, [r7, #0]
 8002d94:	3301      	adds	r3, #1
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	e006      	b.n	8002da8 <SpiritRadioInit+0x2b0>
 8002d9a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002da2:	edc7 7a00 	vstr	s15, [r7]
 8002da6:	783b      	ldrb	r3, [r7, #0]
 8002da8:	777b      	strb	r3, [r7, #29]
  }
  
  g_xStatus = SpiritSpiWriteRegisters(IF_OFFSET_ANA_BASE, 1, &ifOffsetAna);
 8002daa:	f107 030f 	add.w	r3, r7, #15
 8002dae:	461a      	mov	r2, r3
 8002db0:	2101      	movs	r1, #1
 8002db2:	2007      	movs	r0, #7
 8002db4:	f001 f8f2 	bl	8003f9c <RadioSpiWriteRegisters>
 8002db8:	4602      	mov	r2, r0
 8002dba:	4b0d      	ldr	r3, [pc, #52]	; (8002df0 <SpiritRadioInit+0x2f8>)
 8002dbc:	b212      	sxth	r2, r2
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	7019      	strb	r1, [r3, #0]
 8002dc2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002dc6:	705a      	strb	r2, [r3, #1]

  
  /* Sets Xtal configuration */
  if(s_lXtalFrequency>DOUBLE_XTAL_THR)
 8002dc8:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0e      	ldr	r2, [pc, #56]	; (8002e08 <SpiritRadioInit+0x310>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d91e      	bls.n	8002e10 <SpiritRadioInit+0x318>
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG((s_lXtalFrequency/2)));
 8002dd2:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <SpiritRadioInit+0x2fc>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a0d      	ldr	r2, [pc, #52]	; (8002e0c <SpiritRadioInit+0x314>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	bf8c      	ite	hi
 8002ddc:	2301      	movhi	r3, #1
 8002dde:	2300      	movls	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 f86c 	bl	8002ec0 <SpiritRadioSetXtalFlag>
 8002de8:	e01d      	b.n	8002e26 <SpiritRadioInit+0x32e>
 8002dea:	bf00      	nop
 8002dec:	49742400 	.word	0x49742400
 8002df0:	200021fc 	.word	0x200021fc
 8002df4:	200021f8 	.word	0x200021f8
 8002df8:	01c9c37f 	.word	0x01c9c37f
 8002dfc:	48800000 	.word	0x48800000
 8002e00:	49afd520 	.word	0x49afd520
 8002e04:	42800000 	.word	0x42800000
 8002e08:	01c9c380 	.word	0x01c9c380
 8002e0c:	02faf07f 	.word	0x02faf07f
  }
  else
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG(s_lXtalFrequency));
 8002e10:	4b28      	ldr	r3, [pc, #160]	; (8002eb4 <SpiritRadioInit+0x3bc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a28      	ldr	r2, [pc, #160]	; (8002eb8 <SpiritRadioInit+0x3c0>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	bf8c      	ite	hi
 8002e1a:	2301      	movhi	r3, #1
 8002e1c:	2300      	movls	r3, #0
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	4618      	mov	r0, r3
 8002e22:	f000 f84d 	bl	8002ec0 <SpiritRadioSetXtalFlag>
  }
  
  /* Sets the channel number in the corresponding register */
  SpiritSpiWriteRegisters(CHNUM_BASE, 1, &pxSRadioInitStruct->cChannelNumber);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	2101      	movs	r1, #1
 8002e2e:	206c      	movs	r0, #108	; 0x6c
 8002e30:	f001 f8b4 	bl	8003f9c <RadioSpiWriteRegisters>
  
  /* Configures the Analog Radio registers */
  SpiritSpiWriteRegisters(CHSPACE_BASE, 4, anaRadioRegArray);
 8002e34:	f107 031c 	add.w	r3, r7, #28
 8002e38:	461a      	mov	r2, r3
 8002e3a:	2104      	movs	r1, #4
 8002e3c:	200c      	movs	r0, #12
 8002e3e:	f001 f8ad 	bl	8003f9c <RadioSpiWriteRegisters>
  
  /* Configures the Digital Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(MOD1_BASE, 4, digRadioRegArray);
 8002e42:	f107 0318 	add.w	r3, r7, #24
 8002e46:	461a      	mov	r2, r3
 8002e48:	2104      	movs	r1, #4
 8002e4a:	201a      	movs	r0, #26
 8002e4c:	f001 f8a6 	bl	8003f9c <RadioSpiWriteRegisters>
 8002e50:	4602      	mov	r2, r0
 8002e52:	4b1a      	ldr	r3, [pc, #104]	; (8002ebc <SpiritRadioInit+0x3c4>)
 8002e54:	b212      	sxth	r2, r2
 8002e56:	4611      	mov	r1, r2
 8002e58:	7019      	strb	r1, [r3, #0]
 8002e5a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002e5e:	705a      	strb	r2, [r3, #1]
  
  /* Enable the freeze option of the AFC on the SYNC word */
  SpiritRadioAFCFreezeOnSync(S_ENABLE);
 8002e60:	2001      	movs	r0, #1
 8002e62:	f000 ff15 	bl	8003c90 <SpiritRadioAFCFreezeOnSync>
  
  /* Set the IQC correction optimal value */
  anaRadioRegArray[0]=0x80;
 8002e66:	2380      	movs	r3, #128	; 0x80
 8002e68:	773b      	strb	r3, [r7, #28]
  anaRadioRegArray[1]=0xE3;
 8002e6a:	23e3      	movs	r3, #227	; 0xe3
 8002e6c:	777b      	strb	r3, [r7, #29]
  g_xStatus = SpiritSpiWriteRegisters(0x99, 2, anaRadioRegArray);
 8002e6e:	f107 031c 	add.w	r3, r7, #28
 8002e72:	461a      	mov	r2, r3
 8002e74:	2102      	movs	r1, #2
 8002e76:	2099      	movs	r0, #153	; 0x99
 8002e78:	f001 f890 	bl	8003f9c <RadioSpiWriteRegisters>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	4b0f      	ldr	r3, [pc, #60]	; (8002ebc <SpiritRadioInit+0x3c4>)
 8002e80:	b212      	sxth	r2, r2
 8002e82:	4611      	mov	r1, r2
 8002e84:	7019      	strb	r1, [r3, #0]
 8002e86:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002e8a:	705a      	strb	r2, [r3, #1]
  
  anaRadioRegArray[0]=0x22;
 8002e8c:	2322      	movs	r3, #34	; 0x22
 8002e8e:	773b      	strb	r3, [r7, #28]
  SpiritSpiWriteRegisters(0xBC, 1, anaRadioRegArray);
 8002e90:	f107 031c 	add.w	r3, r7, #28
 8002e94:	461a      	mov	r2, r3
 8002e96:	2101      	movs	r1, #1
 8002e98:	20bc      	movs	r0, #188	; 0xbc
 8002e9a:	f001 f87f 	bl	8003f9c <RadioSpiWriteRegisters>
  
  return SpiritRadioSetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f000 f9aa 	bl	80031fc <SpiritRadioSetFrequencyBase>
 8002ea8:	4603      	mov	r3, r0
  
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3730      	adds	r7, #48	; 0x30
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	200021f8 	.word	0x200021f8
 8002eb8:	017d783f 	.word	0x017d783f
 8002ebc:	200021fc 	.word	0x200021fc

08002ec0 <SpiritRadioSetXtalFlag>:
*         @arg XTAL_FLAG_24_MHz:  in case of 24 MHz crystal
*         @arg XTAL_FLAG_26_MHz:  in case of 26 MHz crystal
* @retval None.
*/
void SpiritRadioSetXtalFlag(XtalFlag xXtal)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_XTAL_FLAG(xXtal));
  
  /* Reads the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8002ece:	f107 030f 	add.w	r3, r7, #15
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	2001      	movs	r0, #1
 8002ed8:	f001 f8ac 	bl	8004034 <RadioSpiReadRegisters>
 8002edc:	4602      	mov	r2, r0
 8002ede:	4b14      	ldr	r3, [pc, #80]	; (8002f30 <SpiritRadioSetXtalFlag+0x70>)
 8002ee0:	b212      	sxth	r2, r2
 8002ee2:	4611      	mov	r1, r2
 8002ee4:	7019      	strb	r1, [r3, #0]
 8002ee6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002eea:	705a      	strb	r2, [r3, #1]
  if(xXtal == XTAL_FLAG_26_MHz)
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d105      	bne.n	8002efe <SpiritRadioSetXtalFlag+0x3e>
  {
    tempRegValue|=SELECT_24_26_MHZ_MASK;
 8002ef2:	7bfb      	ldrb	r3, [r7, #15]
 8002ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	73fb      	strb	r3, [r7, #15]
 8002efc:	e004      	b.n	8002f08 <SpiritRadioSetXtalFlag+0x48>
  }
  else
  {
    tempRegValue &= (~SELECT_24_26_MHZ_MASK);
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
 8002f00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the 24_26MHz_SELECT field in the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8002f08:	f107 030f 	add.w	r3, r7, #15
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	2101      	movs	r1, #1
 8002f10:	2001      	movs	r0, #1
 8002f12:	f001 f843 	bl	8003f9c <RadioSpiWriteRegisters>
 8002f16:	4602      	mov	r2, r0
 8002f18:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <SpiritRadioSetXtalFlag+0x70>)
 8002f1a:	b212      	sxth	r2, r2
 8002f1c:	4611      	mov	r1, r2
 8002f1e:	7019      	strb	r1, [r3, #0]
 8002f20:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f24:	705a      	strb	r2, [r3, #1]
  
}
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	200021fc 	.word	0x200021fc

08002f34 <SpiritRadioSearchWCP>:
*         <li> Low Band: from 300 MHz to 348 MHz </li>
*         <li> Very low Band: from 150 MHz to 174 MHz </li> </ul>
* @retval uint8_t Charge pump word.
*/
uint8_t SpiritRadioSearchWCP(uint32_t lFc)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  int8_t i=0;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t vcofreq=0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60bb      	str	r3, [r7, #8]
  uint8_t BFactor=0;
 8002f44:	2300      	movs	r3, #0
 8002f46:	73bb      	strb	r3, [r7, #14]
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND(lFc));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFc))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a3a      	ldr	r2, [pc, #232]	; (8003034 <SpiritRadioSearchWCP+0x100>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d306      	bcc.n	8002f5e <SpiritRadioSearchWCP+0x2a>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a39      	ldr	r2, [pc, #228]	; (8003038 <SpiritRadioSearchWCP+0x104>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d802      	bhi.n	8002f5e <SpiritRadioSearchWCP+0x2a>
  {
    BFactor = HIGH_BAND_FACTOR;
 8002f58:	2306      	movs	r3, #6
 8002f5a:	73bb      	strb	r3, [r7, #14]
 8002f5c:	e01f      	b.n	8002f9e <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFc))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a36      	ldr	r2, [pc, #216]	; (800303c <SpiritRadioSearchWCP+0x108>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d906      	bls.n	8002f74 <SpiritRadioSearchWCP+0x40>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a35      	ldr	r2, [pc, #212]	; (8003040 <SpiritRadioSearchWCP+0x10c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d802      	bhi.n	8002f74 <SpiritRadioSearchWCP+0x40>
  {
    BFactor = MIDDLE_BAND_FACTOR;
 8002f6e:	230c      	movs	r3, #12
 8002f70:	73bb      	strb	r3, [r7, #14]
 8002f72:	e014      	b.n	8002f9e <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFc))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a33      	ldr	r2, [pc, #204]	; (8003044 <SpiritRadioSearchWCP+0x110>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d906      	bls.n	8002f8a <SpiritRadioSearchWCP+0x56>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a32      	ldr	r2, [pc, #200]	; (8003048 <SpiritRadioSearchWCP+0x114>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d802      	bhi.n	8002f8a <SpiritRadioSearchWCP+0x56>
  {
    BFactor = LOW_BAND_FACTOR;
 8002f84:	2310      	movs	r3, #16
 8002f86:	73bb      	strb	r3, [r7, #14]
 8002f88:	e009      	b.n	8002f9e <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFc))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a2f      	ldr	r2, [pc, #188]	; (800304c <SpiritRadioSearchWCP+0x118>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d905      	bls.n	8002f9e <SpiritRadioSearchWCP+0x6a>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a2e      	ldr	r2, [pc, #184]	; (8003050 <SpiritRadioSearchWCP+0x11c>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d801      	bhi.n	8002f9e <SpiritRadioSearchWCP+0x6a>
  {
    BFactor = VERY_LOW_BAND_FACTOR;
 8002f9a:	2320      	movs	r3, #32
 8002f9c:	73bb      	strb	r3, [r7, #14]
  }
  
  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc/1000*BFactor;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a2c      	ldr	r2, [pc, #176]	; (8003054 <SpiritRadioSearchWCP+0x120>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	099b      	lsrs	r3, r3, #6
 8002fa8:	7bba      	ldrb	r2, [r7, #14]
 8002faa:	fb02 f303 	mul.w	r3, r2, r3
 8002fae:	60bb      	str	r3, [r7, #8]
  
  /* Search in the vco frequency array the charge pump word */
  if(vcofreq>=((uint32_t)s_vectnVCOFreq[15])*1000)
 8002fb0:	f241 631f 	movw	r3, #5663	; 0x161f
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fba:	fb02 f303 	mul.w	r3, r2, r3
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d302      	bcc.n	8002fca <SpiritRadioSearchWCP+0x96>
  {
    i=15;
 8002fc4:	230f      	movs	r3, #15
 8002fc6:	73fb      	strb	r3, [r7, #15]
 8002fc8:	e023      	b.n	8003012 <SpiritRadioSearchWCP+0xde>
  }
  else
  {
    /* Search the value */
    for(i=0 ; i<15 && vcofreq>((uint32_t)s_vectnVCOFreq[i])*1000 ; i++);
 8002fca:	2300      	movs	r3, #0
 8002fcc:	73fb      	strb	r3, [r7, #15]
 8002fce:	e005      	b.n	8002fdc <SpiritRadioSearchWCP+0xa8>
 8002fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	73fb      	strb	r3, [r7, #15]
 8002fdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe0:	2b0e      	cmp	r3, #14
 8002fe2:	dc0c      	bgt.n	8002ffe <SpiritRadioSearchWCP+0xca>
 8002fe4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe8:	4a1b      	ldr	r2, [pc, #108]	; (8003058 <SpiritRadioSearchWCP+0x124>)
 8002fea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ff4:	fb02 f303 	mul.w	r3, r2, r3
 8002ff8:	68ba      	ldr	r2, [r7, #8]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d8e8      	bhi.n	8002fd0 <SpiritRadioSearchWCP+0x9c>
    
    /* Be sure that it is the best approssimation */
    if (i!=0)
 8002ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d005      	beq.n	8003012 <SpiritRadioSearchWCP+0xde>
      i--;
 8003006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b2db      	uxtb	r3, r3
 8003010:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return index */
  return (i%8);
 8003012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003016:	425a      	negs	r2, r3
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	f002 0207 	and.w	r2, r2, #7
 8003020:	bf58      	it	pl
 8003022:	4253      	negpl	r3, r2
 8003024:	b25b      	sxtb	r3, r3
 8003026:	b2db      	uxtb	r3, r3
  
}
 8003028:	4618      	mov	r0, r3
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	2e5f5680 	.word	0x2e5f5680
 8003038:	390c2fe0 	.word	0x390c2fe0
 800303c:	1701e47f 	.word	0x1701e47f
 8003040:	1c146a60 	.word	0x1c146a60
 8003044:	11d260bf 	.word	0x11d260bf
 8003048:	14ced7e0 	.word	0x14ced7e0
 800304c:	08e18f3f 	.word	0x08e18f3f
 8003050:	0a6fd060 	.word	0x0a6fd060
 8003054:	10624dd3 	.word	0x10624dd3
 8003058:	0800bab4 	.word	0x0800bab4

0800305c <SpiritRadioGetSynthWord>:
* @brief  Returns the synth word.
* @param  None.
* @retval uint32_t Synth word.
*/
uint32_t SpiritRadioGetSynthWord(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
  uint8_t regArray[4];
  
  /* Reads the SYNTH registers, build the synth word and return it */
  g_xStatus = SpiritSpiReadRegisters(SYNT3_BASE, 4, regArray);
 8003062:	1d3b      	adds	r3, r7, #4
 8003064:	461a      	mov	r2, r3
 8003066:	2104      	movs	r1, #4
 8003068:	2008      	movs	r0, #8
 800306a:	f000 ffe3 	bl	8004034 <RadioSpiReadRegisters>
 800306e:	4602      	mov	r2, r0
 8003070:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <SpiritRadioGetSynthWord+0x48>)
 8003072:	b212      	sxth	r2, r2
 8003074:	4611      	mov	r1, r2
 8003076:	7019      	strb	r1, [r3, #0]
 8003078:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800307c:	705a      	strb	r2, [r3, #1]
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 800307e:	793b      	ldrb	r3, [r7, #4]
 8003080:	055b      	lsls	r3, r3, #21
 8003082:	f003 7278 	and.w	r2, r3, #65011712	; 0x3e00000
 8003086:	797b      	ldrb	r3, [r7, #5]
 8003088:	035b      	lsls	r3, r3, #13
 800308a:	441a      	add	r2, r3
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 800308c:	79bb      	ldrb	r3, [r7, #6]
 800308e:	015b      	lsls	r3, r3, #5
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 8003090:	4413      	add	r3, r2
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 8003092:	79fa      	ldrb	r2, [r7, #7]
 8003094:	08d2      	lsrs	r2, r2, #3
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	4413      	add	r3, r2
  
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	200021fc 	.word	0x200021fc

080030a8 <SpiritRadioGetBand>:
*         @arg  MIDDLE_BAND: Middle Band selected: from 387 MHz to 470 MHz
*         @arg  LOW_BAND:  Low Band selected: from 300 MHz to 348 MHz
*         @arg  VERY_LOW_BAND:  Very low Band selected: from 150 MHz to 174 MHz
*/
BandSelect SpiritRadioGetBand(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the SYNT0 register */
  g_xStatus = SpiritSpiReadRegisters(SYNT0_BASE, 1, &tempRegValue);
 80030ae:	1dfb      	adds	r3, r7, #7
 80030b0:	461a      	mov	r2, r3
 80030b2:	2101      	movs	r1, #1
 80030b4:	200b      	movs	r0, #11
 80030b6:	f000 ffbd 	bl	8004034 <RadioSpiReadRegisters>
 80030ba:	4602      	mov	r2, r0
 80030bc:	4b10      	ldr	r3, [pc, #64]	; (8003100 <SpiritRadioGetBand+0x58>)
 80030be:	b212      	sxth	r2, r2
 80030c0:	4611      	mov	r1, r2
 80030c2:	7019      	strb	r1, [r3, #0]
 80030c4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80030c8:	705a      	strb	r2, [r3, #1]
  
  /* Mask the Band selected field */
  if((tempRegValue & 0x07) == SYNT0_BS_6)
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d101      	bne.n	80030d8 <SpiritRadioGetBand+0x30>
  {
    return HIGH_BAND;
 80030d4:	2300      	movs	r3, #0
 80030d6:	e00e      	b.n	80030f6 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_12)
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	2b03      	cmp	r3, #3
 80030e0:	d101      	bne.n	80030e6 <SpiritRadioGetBand+0x3e>
  {
    return MIDDLE_BAND;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e007      	b.n	80030f6 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_16)
 80030e6:	79fb      	ldrb	r3, [r7, #7]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d101      	bne.n	80030f4 <SpiritRadioGetBand+0x4c>
  {
    return LOW_BAND;
 80030f0:	2302      	movs	r3, #2
 80030f2:	e000      	b.n	80030f6 <SpiritRadioGetBand+0x4e>
  }
  else
  {
    return VERY_LOW_BAND;
 80030f4:	2303      	movs	r3, #3
  }
  
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	200021fc 	.word	0x200021fc

08003104 <SpiritRadioGetChannel>:
* @brief  Returns the actual channel number.
* @param  None.
* @retval uint8_t Actual channel number.
*/
uint8_t SpiritRadioGetChannel(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the CHNUM register and return the value */
  g_xStatus = SpiritSpiReadRegisters(CHNUM_BASE, 1, &tempRegValue);
 800310a:	1dfb      	adds	r3, r7, #7
 800310c:	461a      	mov	r2, r3
 800310e:	2101      	movs	r1, #1
 8003110:	206c      	movs	r0, #108	; 0x6c
 8003112:	f000 ff8f 	bl	8004034 <RadioSpiReadRegisters>
 8003116:	4602      	mov	r2, r0
 8003118:	4b05      	ldr	r3, [pc, #20]	; (8003130 <SpiritRadioGetChannel+0x2c>)
 800311a:	b212      	sxth	r2, r2
 800311c:	4611      	mov	r1, r2
 800311e:	7019      	strb	r1, [r3, #0]
 8003120:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003124:	705a      	strb	r2, [r3, #1]
  
  return tempRegValue;
 8003126:	79fb      	ldrb	r3, [r7, #7]
  
}
 8003128:	4618      	mov	r0, r3
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	200021fc 	.word	0x200021fc

08003134 <SpiritRadioGetChannelSpace>:
* @param  None.
* @retval uint32_t Channel space. The channel space is: CS = channel_space_factor x XtalFrequency/2^15
*         where channel_space_factor is the CHSPACE register value.
*/
uint32_t SpiritRadioGetChannelSpace(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
  uint8_t channelSpaceFactor;
  
  /* Reads the CHSPACE register, calculate the channel space and return it */
  g_xStatus = SpiritSpiReadRegisters(CHSPACE_BASE, 1, &channelSpaceFactor);
 800313a:	1dfb      	adds	r3, r7, #7
 800313c:	461a      	mov	r2, r3
 800313e:	2101      	movs	r1, #1
 8003140:	200c      	movs	r0, #12
 8003142:	f000 ff77 	bl	8004034 <RadioSpiReadRegisters>
 8003146:	4602      	mov	r2, r0
 8003148:	4b08      	ldr	r3, [pc, #32]	; (800316c <SpiritRadioGetChannelSpace+0x38>)
 800314a:	b212      	sxth	r2, r2
 800314c:	4611      	mov	r1, r2
 800314e:	7019      	strb	r1, [r3, #0]
 8003150:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003154:	705a      	strb	r2, [r3, #1]
  
  /* Compute the Hertz value and return it */
  return ((channelSpaceFactor*s_lXtalFrequency)/CHSPACE_DIVIDER);
 8003156:	79fb      	ldrb	r3, [r7, #7]
 8003158:	461a      	mov	r2, r3
 800315a:	4b05      	ldr	r3, [pc, #20]	; (8003170 <SpiritRadioGetChannelSpace+0x3c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	0bdb      	lsrs	r3, r3, #15
  
}
 8003164:	4618      	mov	r0, r3
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	200021fc 	.word	0x200021fc
 8003170:	200021f8 	.word	0x200021f8

08003174 <SpiritRadioGetFrequencyOffset>:
* @brief  Returns the actual frequency offset.
* @param  None.
* @retval int32_t Frequency offset expressed in Hz as signed word.
*/
int32_t SpiritRadioGetFrequencyOffset(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
  uint8_t tempArray[2];
  int16_t xtalOffsetFactor;
  
  /* Reads the FC_OFFSET registers */
  g_xStatus = SpiritSpiReadRegisters(FC_OFFSET1_BASE, 2, tempArray);
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	461a      	mov	r2, r3
 800317e:	2102      	movs	r1, #2
 8003180:	200e      	movs	r0, #14
 8003182:	f000 ff57 	bl	8004034 <RadioSpiReadRegisters>
 8003186:	4602      	mov	r2, r0
 8003188:	4b1a      	ldr	r3, [pc, #104]	; (80031f4 <SpiritRadioGetFrequencyOffset+0x80>)
 800318a:	b212      	sxth	r2, r2
 800318c:	4611      	mov	r1, r2
 800318e:	7019      	strb	r1, [r3, #0]
 8003190:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003194:	705a      	strb	r2, [r3, #1]
  
  /* Calculates the Offset Factor */
  uint16_t xtalOffTemp = ((((uint16_t)tempArray[0])<<8)+((uint16_t)tempArray[1]));
 8003196:	793b      	ldrb	r3, [r7, #4]
 8003198:	b29b      	uxth	r3, r3
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	b29a      	uxth	r2, r3
 800319e:	797b      	ldrb	r3, [r7, #5]
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	4413      	add	r3, r2
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	807b      	strh	r3, [r7, #2]
  
  if(xtalOffTemp & 0x0800)
 80031a8:	887b      	ldrh	r3, [r7, #2]
 80031aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d007      	beq.n	80031c2 <SpiritRadioGetFrequencyOffset+0x4e>
  {
    xtalOffTemp = xtalOffTemp | 0xF000;
 80031b2:	887b      	ldrh	r3, [r7, #2]
 80031b4:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80031b8:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80031bc:	b29b      	uxth	r3, r3
 80031be:	807b      	strh	r3, [r7, #2]
 80031c0:	e004      	b.n	80031cc <SpiritRadioGetFrequencyOffset+0x58>
  }
  else
  {
    xtalOffTemp = xtalOffTemp & 0x0FFF;
 80031c2:	887b      	ldrh	r3, [r7, #2]
 80031c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	807b      	strh	r3, [r7, #2]
  }
  
  xtalOffsetFactor = *((int16_t*)(&xtalOffTemp));
 80031cc:	1cbb      	adds	r3, r7, #2
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	80fb      	strh	r3, [r7, #6]
  
  /* Calculates the frequency offset and return it */
  return ((int32_t)(xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER);
 80031d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031d6:	4a08      	ldr	r2, [pc, #32]	; (80031f8 <SpiritRadioGetFrequencyOffset+0x84>)
 80031d8:	6812      	ldr	r2, [r2, #0]
 80031da:	fb02 f303 	mul.w	r3, r2, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	da03      	bge.n	80031ea <SpiritRadioGetFrequencyOffset+0x76>
 80031e2:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 80031e6:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80031ea:	149b      	asrs	r3, r3, #18
  
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	200021fc 	.word	0x200021fc
 80031f8:	200021f8 	.word	0x200021f8

080031fc <SpiritRadioSetFrequencyBase>:
*         the corresponding register. The user shall fix it before call this API.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioSetFrequencyBase(uint32_t lFBase)
{
 80031fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003200:	b08a      	sub	sp, #40	; 0x28
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  uint32_t synthWord, Fc;
  uint8_t band=0, anaRadioRegArray[4], wcp;
 8003206:	2300      	movs	r3, #0
 8003208:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a79      	ldr	r2, [pc, #484]	; (80033f4 <SpiritRadioSetFrequencyBase+0x1f8>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d307      	bcc.n	8003224 <SpiritRadioSetFrequencyBase+0x28>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a78      	ldr	r2, [pc, #480]	; (80033f8 <SpiritRadioSetFrequencyBase+0x1fc>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d803      	bhi.n	8003224 <SpiritRadioSetFrequencyBase+0x28>
  {
    band = HIGH_BAND;
 800321c:	2300      	movs	r3, #0
 800321e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003222:	e022      	b.n	800326a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a75      	ldr	r2, [pc, #468]	; (80033fc <SpiritRadioSetFrequencyBase+0x200>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d907      	bls.n	800323c <SpiritRadioSetFrequencyBase+0x40>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a74      	ldr	r2, [pc, #464]	; (8003400 <SpiritRadioSetFrequencyBase+0x204>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d803      	bhi.n	800323c <SpiritRadioSetFrequencyBase+0x40>
  {
    band = MIDDLE_BAND;
 8003234:	2301      	movs	r3, #1
 8003236:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800323a:	e016      	b.n	800326a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a71      	ldr	r2, [pc, #452]	; (8003404 <SpiritRadioSetFrequencyBase+0x208>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d907      	bls.n	8003254 <SpiritRadioSetFrequencyBase+0x58>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a70      	ldr	r2, [pc, #448]	; (8003408 <SpiritRadioSetFrequencyBase+0x20c>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d803      	bhi.n	8003254 <SpiritRadioSetFrequencyBase+0x58>
  {
    band = LOW_BAND;
 800324c:	2302      	movs	r3, #2
 800324e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003252:	e00a      	b.n	800326a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a6d      	ldr	r2, [pc, #436]	; (800340c <SpiritRadioSetFrequencyBase+0x210>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d906      	bls.n	800326a <SpiritRadioSetFrequencyBase+0x6e>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a6c      	ldr	r2, [pc, #432]	; (8003410 <SpiritRadioSetFrequencyBase+0x214>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d802      	bhi.n	800326a <SpiritRadioSetFrequencyBase+0x6e>
  {
    band = VERY_LOW_BAND;
 8003264:	2303      	movs	r3, #3
 8003266:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 800326a:	f7ff ff83 	bl	8003174 <SpiritRadioGetFrequencyOffset>
 800326e:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 8003270:	f7ff ff60 	bl	8003134 <SpiritRadioGetChannelSpace>
 8003274:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 8003276:	f7ff ff45 	bl	8003104 <SpiritRadioGetChannel>
 800327a:	4603      	mov	r3, r0
 800327c:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 800327e:	6a3a      	ldr	r2, [r7, #32]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	441a      	add	r2, r3
 8003284:	7efb      	ldrb	r3, [r7, #27]
 8003286:	69f9      	ldr	r1, [r7, #28]
 8003288:	fb01 f303 	mul.w	r3, r1, r3
 800328c:	4413      	add	r3, r2
 800328e:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 8003290:	f000 fd60 	bl	8003d54 <SpiritRadioGetRefDiv>
 8003294:	4603      	mov	r3, r0
 8003296:	3301      	adds	r3, #1
 8003298:	74fb      	strb	r3, [r7, #19]
  
  /* Selects the VCO */
  switch(band)
 800329a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d839      	bhi.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
 80032a2:	a201      	add	r2, pc, #4	; (adr r2, 80032a8 <SpiritRadioSetFrequencyBase+0xac>)
 80032a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a8:	08003301 	.word	0x08003301
 80032ac:	080032e9 	.word	0x080032e9
 80032b0:	080032d1 	.word	0x080032d1
 80032b4:	080032b9 	.word	0x080032b9
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	4a56      	ldr	r2, [pc, #344]	; (8003414 <SpiritRadioSetFrequencyBase+0x218>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d803      	bhi.n	80032c8 <SpiritRadioSetFrequencyBase+0xcc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032c0:	2000      	movs	r0, #0
 80032c2:	f7fe fd9b 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032c6:	e026      	b.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032c8:	2001      	movs	r0, #1
 80032ca:	f7fe fd97 	bl	8001dfc <SpiritCalibrationSelectVco>
    break;
 80032ce:	e022      	b.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
    
  case LOW_BAND:
    if(Fc<322562500)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	4a51      	ldr	r2, [pc, #324]	; (8003418 <SpiritRadioSetFrequencyBase+0x21c>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d803      	bhi.n	80032e0 <SpiritRadioSetFrequencyBase+0xe4>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032d8:	2000      	movs	r0, #0
 80032da:	f7fe fd8f 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032de:	e01a      	b.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032e0:	2001      	movs	r0, #1
 80032e2:	f7fe fd8b 	bl	8001dfc <SpiritCalibrationSelectVco>
    break;
 80032e6:	e016      	b.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	4a4c      	ldr	r2, [pc, #304]	; (800341c <SpiritRadioSetFrequencyBase+0x220>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d803      	bhi.n	80032f8 <SpiritRadioSetFrequencyBase+0xfc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032f0:	2000      	movs	r0, #0
 80032f2:	f7fe fd83 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032f6:	e00e      	b.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032f8:	2001      	movs	r0, #1
 80032fa:	f7fe fd7f 	bl	8001dfc <SpiritCalibrationSelectVco>
    break;
 80032fe:	e00a      	b.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
    
  case HIGH_BAND:
    if(Fc<860166667)
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	4a47      	ldr	r2, [pc, #284]	; (8003420 <SpiritRadioSetFrequencyBase+0x224>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d803      	bhi.n	8003310 <SpiritRadioSetFrequencyBase+0x114>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8003308:	2000      	movs	r0, #0
 800330a:	f7fe fd77 	bl	8001dfc <SpiritCalibrationSelectVco>
 800330e:	e002      	b.n	8003316 <SpiritRadioSetFrequencyBase+0x11a>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 8003310:	2001      	movs	r0, #1
 8003312:	f7fe fd73 	bl	8001dfc <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 8003316:	6978      	ldr	r0, [r7, #20]
 8003318:	f7ff fe0c 	bl	8002f34 <SpiritRadioSearchWCP>
 800331c:	4603      	mov	r3, r0
 800331e:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*s_vectcBHalfFactor[band]*(((double)(FBASE_DIVIDER*cRefDiv))/s_lXtalFrequency));
 8003320:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003324:	4a3f      	ldr	r2, [pc, #252]	; (8003424 <SpiritRadioSetFrequencyBase+0x228>)
 8003326:	5cd3      	ldrb	r3, [r2, r3]
 8003328:	461a      	mov	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	fb02 f303 	mul.w	r3, r2, r3
 8003330:	4618      	mov	r0, r3
 8003332:	f7fd f8e7 	bl	8000504 <__aeabi_ui2d>
 8003336:	4604      	mov	r4, r0
 8003338:	460d      	mov	r5, r1
 800333a:	7cfb      	ldrb	r3, [r7, #19]
 800333c:	049b      	lsls	r3, r3, #18
 800333e:	4618      	mov	r0, r3
 8003340:	f7fd f8f0 	bl	8000524 <__aeabi_i2d>
 8003344:	4680      	mov	r8, r0
 8003346:	4689      	mov	r9, r1
 8003348:	4b37      	ldr	r3, [pc, #220]	; (8003428 <SpiritRadioSetFrequencyBase+0x22c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	f7fd f8d9 	bl	8000504 <__aeabi_ui2d>
 8003352:	4602      	mov	r2, r0
 8003354:	460b      	mov	r3, r1
 8003356:	4640      	mov	r0, r8
 8003358:	4649      	mov	r1, r9
 800335a:	f7fd fa77 	bl	800084c <__aeabi_ddiv>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	4620      	mov	r0, r4
 8003364:	4629      	mov	r1, r5
 8003366:	f7fd f947 	bl	80005f8 <__aeabi_dmul>
 800336a:	4602      	mov	r2, r0
 800336c:	460b      	mov	r3, r1
 800336e:	4610      	mov	r0, r2
 8003370:	4619      	mov	r1, r3
 8003372:	f7fd fb53 	bl	8000a1c <__aeabi_d2uiz>
 8003376:	4603      	mov	r3, r0
 8003378:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	0d5b      	lsrs	r3, r3, #21
 800337e:	b2db      	uxtb	r3, r3
 8003380:	f003 031f 	and.w	r3, r3, #31
 8003384:	b2da      	uxtb	r2, r3
 8003386:	7cbb      	ldrb	r3, [r7, #18]
 8003388:	015b      	lsls	r3, r3, #5
 800338a:	b2db      	uxtb	r3, r3
 800338c:	4313      	orrs	r3, r2
 800338e:	b2db      	uxtb	r3, r3
 8003390:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	0b5b      	lsrs	r3, r3, #13
 8003396:	b2db      	uxtb	r3, r3
 8003398:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	095b      	lsrs	r3, r3, #5
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	00db      	lsls	r3, r3, #3
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80033ae:	491f      	ldr	r1, [pc, #124]	; (800342c <SpiritRadioSetFrequencyBase+0x230>)
 80033b0:	5ccb      	ldrb	r3, [r1, r3]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 80033b8:	f107 0308 	add.w	r3, r7, #8
 80033bc:	461a      	mov	r2, r3
 80033be:	2104      	movs	r1, #4
 80033c0:	2008      	movs	r0, #8
 80033c2:	f000 fdeb 	bl	8003f9c <RadioSpiWriteRegisters>
 80033c6:	4602      	mov	r2, r0
 80033c8:	4b19      	ldr	r3, [pc, #100]	; (8003430 <SpiritRadioSetFrequencyBase+0x234>)
 80033ca:	b212      	sxth	r2, r2
 80033cc:	4611      	mov	r1, r2
 80033ce:	7019      	strb	r1, [r3, #0]
 80033d0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80033d4:	705a      	strb	r2, [r3, #1]
  
  if(xDoVcoCalibrationWA==S_ENABLE)
 80033d6:	4b17      	ldr	r3, [pc, #92]	; (8003434 <SpiritRadioSetFrequencyBase+0x238>)
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d103      	bne.n	80033e6 <SpiritRadioSetFrequencyBase+0x1ea>
    return SpiritManagementWaVcoCalibration();
 80033de:	f7fe ff6d 	bl	80022bc <SpiritManagementWaVcoCalibration>
 80033e2:	4603      	mov	r3, r0
 80033e4:	e000      	b.n	80033e8 <SpiritRadioSetFrequencyBase+0x1ec>
  
  return 0;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3728      	adds	r7, #40	; 0x28
 80033ec:	46bd      	mov	sp, r7
 80033ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80033f2:	bf00      	nop
 80033f4:	2e5f5680 	.word	0x2e5f5680
 80033f8:	390c2fe0 	.word	0x390c2fe0
 80033fc:	1701e47f 	.word	0x1701e47f
 8003400:	1c146a60 	.word	0x1c146a60
 8003404:	11d260bf 	.word	0x11d260bf
 8003408:	14ced7e0 	.word	0x14ced7e0
 800340c:	08e18f3f 	.word	0x08e18f3f
 8003410:	0a6fd060 	.word	0x0a6fd060
 8003414:	099cf4e1 	.word	0x099cf4e1
 8003418:	1339e9c3 	.word	0x1339e9c3
 800341c:	19a28d05 	.word	0x19a28d05
 8003420:	33451a0a 	.word	0x33451a0a
 8003424:	0800b9f8 	.word	0x0800b9f8
 8003428:	200021f8 	.word	0x200021f8
 800342c:	0800b9fc 	.word	0x0800b9fc
 8003430:	200021fc 	.word	0x200021fc
 8003434:	20000021 	.word	0x20000021

08003438 <SpiritRadioGetFrequencyBase>:
* @brief  Returns the base carrier frequency.
* @param  None.
* @retval uint32_t Base carrier frequency expressed in Hz as unsigned word.
*/
uint32_t SpiritRadioGetFrequencyBase(void)
{
 8003438:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
  uint32_t synthWord;
  BandSelect band;
  
  /* Reads the synth word */
  synthWord = SpiritRadioGetSynthWord();
 8003440:	f7ff fe0c 	bl	800305c <SpiritRadioGetSynthWord>
 8003444:	6078      	str	r0, [r7, #4]
  
  /* Reads the operating band */
  band = SpiritRadioGetBand();
 8003446:	f7ff fe2f 	bl	80030a8 <SpiritRadioGetBand>
 800344a:	4603      	mov	r3, r0
 800344c:	70fb      	strb	r3, [r7, #3]
  
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv() + 1;
 800344e:	f000 fc81 	bl	8003d54 <SpiritRadioGetRefDiv>
 8003452:	4603      	mov	r3, r0
 8003454:	3301      	adds	r3, #1
 8003456:	70bb      	strb	r3, [r7, #2]
  
  /* Calculates the frequency base and return it */
  return (uint32_t)round(synthWord*(((double)s_lXtalFrequency)/(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band])));
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f7fd f853 	bl	8000504 <__aeabi_ui2d>
 800345e:	4604      	mov	r4, r0
 8003460:	460d      	mov	r5, r1
 8003462:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <SpiritRadioGetFrequencyBase+0x90>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4618      	mov	r0, r3
 8003468:	f7fd f84c 	bl	8000504 <__aeabi_ui2d>
 800346c:	4680      	mov	r8, r0
 800346e:	4689      	mov	r9, r1
 8003470:	78bb      	ldrb	r3, [r7, #2]
 8003472:	78fa      	ldrb	r2, [r7, #3]
 8003474:	4915      	ldr	r1, [pc, #84]	; (80034cc <SpiritRadioGetFrequencyBase+0x94>)
 8003476:	5c8a      	ldrb	r2, [r1, r2]
 8003478:	fb02 f303 	mul.w	r3, r2, r3
 800347c:	049b      	lsls	r3, r3, #18
 800347e:	4618      	mov	r0, r3
 8003480:	f7fd f850 	bl	8000524 <__aeabi_i2d>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4640      	mov	r0, r8
 800348a:	4649      	mov	r1, r9
 800348c:	f7fd f9de 	bl	800084c <__aeabi_ddiv>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4620      	mov	r0, r4
 8003496:	4629      	mov	r1, r5
 8003498:	f7fd f8ae 	bl	80005f8 <__aeabi_dmul>
 800349c:	4602      	mov	r2, r0
 800349e:	460b      	mov	r3, r1
 80034a0:	ec43 2b17 	vmov	d7, r2, r3
 80034a4:	eeb0 0a47 	vmov.f32	s0, s14
 80034a8:	eef0 0a67 	vmov.f32	s1, s15
 80034ac:	f008 f9a2 	bl	800b7f4 <round>
 80034b0:	ec53 2b10 	vmov	r2, r3, d0
 80034b4:	4610      	mov	r0, r2
 80034b6:	4619      	mov	r1, r3
 80034b8:	f7fd fab0 	bl	8000a1c <__aeabi_d2uiz>
 80034bc:	4603      	mov	r3, r0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80034c8:	200021f8 	.word	0x200021f8
 80034cc:	0800b9f8 	.word	0x0800b9f8

080034d0 <SpiritRadioSearchDatarateME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchDatarateME(uint32_t lDatarate, uint8_t* pcM, uint8_t* pcE)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
  volatile SpiritBool find = S_FALSE;
 80034dc:	2300      	movs	r3, #0
 80034de:	763b      	strb	r3, [r7, #24]
  int8_t i=15;
 80034e0:	230f      	movs	r3, #15
 80034e2:	77fb      	strb	r3, [r7, #31]
  uint8_t cMantissaTmp;
  uint8_t cDivider = 0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	76bb      	strb	r3, [r7, #26]
  
  /* Check the parameters */
  s_assert_param(IS_DATARATE(lDatarate));
  
  cDivider = (uint8_t)SpiritRadioGetDigDiv();
 80034e8:	f000 fc86 	bl	8003df8 <SpiritRadioGetDigDiv>
 80034ec:	4603      	mov	r3, r0
 80034ee:	76bb      	strb	r3, [r7, #26]
  
  /* Search in the datarate array the exponent value */
  while(!find && i>=0)
 80034f0:	e015      	b.n	800351e <SpiritRadioSearchDatarateME+0x4e>
  {
    if(lDatarate>=(s_lXtalFrequency>>(20-i+cDivider)))
 80034f2:	4b4f      	ldr	r3, [pc, #316]	; (8003630 <SpiritRadioSearchDatarateME+0x160>)
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80034fa:	f1c3 0114 	rsb	r1, r3, #20
 80034fe:	7ebb      	ldrb	r3, [r7, #26]
 8003500:	440b      	add	r3, r1
 8003502:	fa22 f303 	lsr.w	r3, r2, r3
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	429a      	cmp	r2, r3
 800350a:	d302      	bcc.n	8003512 <SpiritRadioSearchDatarateME+0x42>
    {
      find = S_TRUE;
 800350c:	2301      	movs	r3, #1
 800350e:	763b      	strb	r3, [r7, #24]
 8003510:	e005      	b.n	800351e <SpiritRadioSearchDatarateME+0x4e>
    }
    else
    {
      i--;
 8003512:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003516:	b2db      	uxtb	r3, r3
 8003518:	3b01      	subs	r3, #1
 800351a:	b2db      	uxtb	r3, r3
 800351c:	77fb      	strb	r3, [r7, #31]
  while(!find && i>=0)
 800351e:	7e3b      	ldrb	r3, [r7, #24]
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d103      	bne.n	800352e <SpiritRadioSearchDatarateME+0x5e>
 8003526:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800352a:	2b00      	cmp	r3, #0
 800352c:	dae1      	bge.n	80034f2 <SpiritRadioSearchDatarateME+0x22>
    }
  }
  i<0 ? i=0 : i;
 800352e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003532:	2b00      	cmp	r3, #0
 8003534:	da01      	bge.n	800353a <SpiritRadioSearchDatarateME+0x6a>
 8003536:	2300      	movs	r3, #0
 8003538:	77fb      	strb	r3, [r7, #31]
  *pcE = i;
 800353a:	7ffa      	ldrb	r2, [r7, #31]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	701a      	strb	r2, [r3, #0]
  
  /* Calculates the mantissa value according to the datarate formula */
  cMantissaTmp = (lDatarate*((uint32_t)1<<(23-i)))/(s_lXtalFrequency>>(5+cDivider))-256;
 8003540:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003544:	f1c3 0317 	rsb	r3, r3, #23
 8003548:	68fa      	ldr	r2, [r7, #12]
 800354a:	409a      	lsls	r2, r3
 800354c:	4b38      	ldr	r3, [pc, #224]	; (8003630 <SpiritRadioSearchDatarateME+0x160>)
 800354e:	6819      	ldr	r1, [r3, #0]
 8003550:	7ebb      	ldrb	r3, [r7, #26]
 8003552:	3305      	adds	r3, #5
 8003554:	fa21 f303 	lsr.w	r3, r1, r3
 8003558:	fbb2 f3f3 	udiv	r3, r2, r3
 800355c:	767b      	strb	r3, [r7, #25]
  
  /* Finds the mantissa value with less approximation */
  int16_t mantissaCalculation[3];
  for(uint8_t j=0;j<3;j++)
 800355e:	2300      	movs	r3, #0
 8003560:	77bb      	strb	r3, [r7, #30]
 8003562:	e031      	b.n	80035c8 <SpiritRadioSearchDatarateME+0xf8>
  {
    if((cMantissaTmp+j-1))
 8003564:	7e7a      	ldrb	r2, [r7, #25]
 8003566:	7fbb      	ldrb	r3, [r7, #30]
 8003568:	4413      	add	r3, r2
 800356a:	2b01      	cmp	r3, #1
 800356c:	d021      	beq.n	80035b2 <SpiritRadioSearchDatarateME+0xe2>
    {
      mantissaCalculation[j]=lDatarate-(((256+cMantissaTmp+j-1)*(s_lXtalFrequency>>(5+cDivider)))>>(23-i));
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	b29a      	uxth	r2, r3
 8003572:	7e7b      	ldrb	r3, [r7, #25]
 8003574:	f503 7180 	add.w	r1, r3, #256	; 0x100
 8003578:	7fbb      	ldrb	r3, [r7, #30]
 800357a:	440b      	add	r3, r1
 800357c:	3b01      	subs	r3, #1
 800357e:	4618      	mov	r0, r3
 8003580:	4b2b      	ldr	r3, [pc, #172]	; (8003630 <SpiritRadioSearchDatarateME+0x160>)
 8003582:	6819      	ldr	r1, [r3, #0]
 8003584:	7ebb      	ldrb	r3, [r7, #26]
 8003586:	3305      	adds	r3, #5
 8003588:	fa21 f303 	lsr.w	r3, r1, r3
 800358c:	fb03 f100 	mul.w	r1, r3, r0
 8003590:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003594:	f1c3 0317 	rsb	r3, r3, #23
 8003598:	fa21 f303 	lsr.w	r3, r1, r3
 800359c:	b29b      	uxth	r3, r3
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	7fbb      	ldrb	r3, [r7, #30]
 80035a4:	b212      	sxth	r2, r2
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	3320      	adds	r3, #32
 80035aa:	443b      	add	r3, r7
 80035ac:	f823 2c10 	strh.w	r2, [r3, #-16]
 80035b0:	e007      	b.n	80035c2 <SpiritRadioSearchDatarateME+0xf2>
    }
    else
    {
      mantissaCalculation[j]=0x7FFF;
 80035b2:	7fbb      	ldrb	r3, [r7, #30]
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	3320      	adds	r3, #32
 80035b8:	443b      	add	r3, r7
 80035ba:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80035be:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(uint8_t j=0;j<3;j++)
 80035c2:	7fbb      	ldrb	r3, [r7, #30]
 80035c4:	3301      	adds	r3, #1
 80035c6:	77bb      	strb	r3, [r7, #30]
 80035c8:	7fbb      	ldrb	r3, [r7, #30]
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d9ca      	bls.n	8003564 <SpiritRadioSearchDatarateME+0x94>
    }
  }
  uint16_t mantissaCalculationDelta = 0xFFFF;
 80035ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035d2:	83bb      	strh	r3, [r7, #28]
  for(uint8_t j=0;j<3;j++)
 80035d4:	2300      	movs	r3, #0
 80035d6:	76fb      	strb	r3, [r7, #27]
 80035d8:	e021      	b.n	800361e <SpiritRadioSearchDatarateME+0x14e>
  {
    if(S_ABS(mantissaCalculation[j])<mantissaCalculationDelta)
 80035da:	7efb      	ldrb	r3, [r7, #27]
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	3320      	adds	r3, #32
 80035e0:	443b      	add	r3, r7
 80035e2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	bfb8      	it	lt
 80035ea:	425b      	neglt	r3, r3
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	8bba      	ldrh	r2, [r7, #28]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d911      	bls.n	8003618 <SpiritRadioSearchDatarateME+0x148>
    {
      mantissaCalculationDelta = S_ABS(mantissaCalculation[j]);
 80035f4:	7efb      	ldrb	r3, [r7, #27]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	3320      	adds	r3, #32
 80035fa:	443b      	add	r3, r7
 80035fc:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003600:	2b00      	cmp	r3, #0
 8003602:	bfb8      	it	lt
 8003604:	425b      	neglt	r3, r3
 8003606:	83bb      	strh	r3, [r7, #28]
      *pcM = cMantissaTmp+j-1;
 8003608:	7e7a      	ldrb	r2, [r7, #25]
 800360a:	7efb      	ldrb	r3, [r7, #27]
 800360c:	4413      	add	r3, r2
 800360e:	b2db      	uxtb	r3, r3
 8003610:	3b01      	subs	r3, #1
 8003612:	b2da      	uxtb	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	701a      	strb	r2, [r3, #0]
  for(uint8_t j=0;j<3;j++)
 8003618:	7efb      	ldrb	r3, [r7, #27]
 800361a:	3301      	adds	r3, #1
 800361c:	76fb      	strb	r3, [r7, #27]
 800361e:	7efb      	ldrb	r3, [r7, #27]
 8003620:	2b02      	cmp	r3, #2
 8003622:	d9da      	bls.n	80035da <SpiritRadioSearchDatarateME+0x10a>
    }
  }
  
}
 8003624:	bf00      	nop
 8003626:	bf00      	nop
 8003628:	3720      	adds	r7, #32
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	200021f8 	.word	0x200021f8

08003634 <SpiritRadioSearchChannelBwME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchChannelBwME(uint32_t lBandwidth, uint8_t* pcM, uint8_t* pcE)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b08a      	sub	sp, #40	; 0x28
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
  int8_t i, i_tmp;
  uint8_t cDivider = 1;
 8003640:	2301      	movs	r3, #1
 8003642:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
    /* Search in the channel filter bandwidth table the exponent value */
  if(SpiritRadioGetDigDiv())
 8003646:	f000 fbd7 	bl	8003df8 <SpiritRadioGetDigDiv>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d003      	beq.n	8003658 <SpiritRadioSearchChannelBwME+0x24>
  {
    cDivider = 2;
 8003650:	2302      	movs	r3, #2
 8003652:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003656:	e002      	b.n	800365e <SpiritRadioSearchChannelBwME+0x2a>
  }
  else
  {
    cDivider = 1;
 8003658:	2301      	movs	r3, #1
 800365a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  }
    
  s_assert_param(IS_CH_BW(lBandwidth,s_lXtalFrequency/cDivider));
  
  uint32_t lChfltFactor = (s_lXtalFrequency/cDivider)/100;
 800365e:	4b63      	ldr	r3, [pc, #396]	; (80037ec <SpiritRadioSearchChannelBwME+0x1b8>)
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003666:	fbb2 f3f3 	udiv	r3, r2, r3
 800366a:	4a61      	ldr	r2, [pc, #388]	; (80037f0 <SpiritRadioSearchChannelBwME+0x1bc>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	095b      	lsrs	r3, r3, #5
 8003672:	61fb      	str	r3, [r7, #28]
  
  for(i=0;i<90 && (lBandwidth<(uint32_t)((s_vectnBandwidth26M[i]*lChfltFactor)/2600));i++);
 8003674:	2300      	movs	r3, #0
 8003676:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800367a:	e006      	b.n	800368a <SpiritRadioSearchChannelBwME+0x56>
 800367c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003680:	b2db      	uxtb	r3, r3
 8003682:	3301      	adds	r3, #1
 8003684:	b2db      	uxtb	r3, r3
 8003686:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800368a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800368e:	2b59      	cmp	r3, #89	; 0x59
 8003690:	dc0f      	bgt.n	80036b2 <SpiritRadioSearchChannelBwME+0x7e>
 8003692:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003696:	4a57      	ldr	r2, [pc, #348]	; (80037f4 <SpiritRadioSearchChannelBwME+0x1c0>)
 8003698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800369c:	461a      	mov	r2, r3
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	fb02 f303 	mul.w	r3, r2, r3
 80036a4:	4a54      	ldr	r2, [pc, #336]	; (80037f8 <SpiritRadioSearchChannelBwME+0x1c4>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	0adb      	lsrs	r3, r3, #11
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d3e4      	bcc.n	800367c <SpiritRadioSearchChannelBwME+0x48>
  
  if(i!=0)
 80036b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d077      	beq.n	80037aa <SpiritRadioSearchChannelBwME+0x176>
  {
    /* Finds the mantissa value with less approximation */
    i_tmp=i;
 80036ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036be:	76fb      	strb	r3, [r7, #27]
    int16_t chfltCalculation[3];
    for(uint8_t j=0;j<3;j++) 
 80036c0:	2300      	movs	r3, #0
 80036c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80036c6:	e03a      	b.n	800373e <SpiritRadioSearchChannelBwME+0x10a>
    {
      if(((i_tmp+j-1)>=0) || ((i_tmp+j-1)<=89))
 80036c8:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80036cc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036d0:	4413      	add	r3, r2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	dc06      	bgt.n	80036e4 <SpiritRadioSearchChannelBwME+0xb0>
 80036d6:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80036da:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036de:	4413      	add	r3, r2
 80036e0:	2b5a      	cmp	r3, #90	; 0x5a
 80036e2:	dc1e      	bgt.n	8003722 <SpiritRadioSearchChannelBwME+0xee>
      {
        chfltCalculation[j] = lBandwidth - (uint32_t)((s_vectnBandwidth26M[i_tmp+j-1]*lChfltFactor)/2600);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	f997 101b 	ldrsb.w	r1, [r7, #27]
 80036ec:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036f0:	440b      	add	r3, r1
 80036f2:	3b01      	subs	r3, #1
 80036f4:	493f      	ldr	r1, [pc, #252]	; (80037f4 <SpiritRadioSearchChannelBwME+0x1c0>)
 80036f6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80036fa:	4619      	mov	r1, r3
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	fb01 f303 	mul.w	r3, r1, r3
 8003702:	493d      	ldr	r1, [pc, #244]	; (80037f8 <SpiritRadioSearchChannelBwME+0x1c4>)
 8003704:	fba1 1303 	umull	r1, r3, r1, r3
 8003708:	0adb      	lsrs	r3, r3, #11
 800370a:	b29b      	uxth	r3, r3
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	b29a      	uxth	r2, r3
 8003710:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003714:	b212      	sxth	r2, r2
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	3328      	adds	r3, #40	; 0x28
 800371a:	443b      	add	r3, r7
 800371c:	f823 2c14 	strh.w	r2, [r3, #-20]
 8003720:	e008      	b.n	8003734 <SpiritRadioSearchChannelBwME+0x100>
      }
      else
      {
        chfltCalculation[j] = 0x7FFF;
 8003722:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	3328      	adds	r3, #40	; 0x28
 800372a:	443b      	add	r3, r7
 800372c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003730:	f823 2c14 	strh.w	r2, [r3, #-20]
    for(uint8_t j=0;j<3;j++) 
 8003734:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003738:	3301      	adds	r3, #1
 800373a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800373e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003742:	2b02      	cmp	r3, #2
 8003744:	d9c0      	bls.n	80036c8 <SpiritRadioSearchChannelBwME+0x94>
      }
    }
    uint16_t chfltDelta = 0xFFFF;
 8003746:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800374a:	847b      	strh	r3, [r7, #34]	; 0x22
    
    for(uint8_t j=0;j<3;j++)
 800374c:	2300      	movs	r3, #0
 800374e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8003752:	e026      	b.n	80037a2 <SpiritRadioSearchChannelBwME+0x16e>
    {
      if(S_ABS(chfltCalculation[j])<chfltDelta)
 8003754:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	3328      	adds	r3, #40	; 0x28
 800375c:	443b      	add	r3, r7
 800375e:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8003762:	2b00      	cmp	r3, #0
 8003764:	bfb8      	it	lt
 8003766:	425b      	neglt	r3, r3
 8003768:	b29b      	uxth	r3, r3
 800376a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800376c:	429a      	cmp	r2, r3
 800376e:	d913      	bls.n	8003798 <SpiritRadioSearchChannelBwME+0x164>
      {
        chfltDelta = S_ABS(chfltCalculation[j]);
 8003770:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	3328      	adds	r3, #40	; 0x28
 8003778:	443b      	add	r3, r7
 800377a:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 800377e:	2b00      	cmp	r3, #0
 8003780:	bfb8      	it	lt
 8003782:	425b      	neglt	r3, r3
 8003784:	847b      	strh	r3, [r7, #34]	; 0x22
        i=i_tmp+j-1;
 8003786:	7efa      	ldrb	r2, [r7, #27]
 8003788:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800378c:	4413      	add	r3, r2
 800378e:	b2db      	uxtb	r3, r3
 8003790:	3b01      	subs	r3, #1
 8003792:	b2db      	uxtb	r3, r3
 8003794:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for(uint8_t j=0;j<3;j++)
 8003798:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800379c:	3301      	adds	r3, #1
 800379e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80037a2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d9d4      	bls.n	8003754 <SpiritRadioSearchChannelBwME+0x120>
      }    
    }
  }
  (*pcE) = (uint8_t)(i/9);
 80037aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80037ae:	4a13      	ldr	r2, [pc, #76]	; (80037fc <SpiritRadioSearchChannelBwME+0x1c8>)
 80037b0:	fb82 1203 	smull	r1, r2, r2, r3
 80037b4:	1052      	asrs	r2, r2, #1
 80037b6:	17db      	asrs	r3, r3, #31
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	b25b      	sxtb	r3, r3
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i%9);
 80037c2:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 80037c6:	4b0d      	ldr	r3, [pc, #52]	; (80037fc <SpiritRadioSearchChannelBwME+0x1c8>)
 80037c8:	fb83 1302 	smull	r1, r3, r3, r2
 80037cc:	1059      	asrs	r1, r3, #1
 80037ce:	17d3      	asrs	r3, r2, #31
 80037d0:	1ac9      	subs	r1, r1, r3
 80037d2:	460b      	mov	r3, r1
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	440b      	add	r3, r1
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	b25b      	sxtb	r3, r3
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	701a      	strb	r2, [r3, #0]
  
}
 80037e2:	bf00      	nop
 80037e4:	3728      	adds	r7, #40	; 0x28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	200021f8 	.word	0x200021f8
 80037f0:	51eb851f 	.word	0x51eb851f
 80037f4:	0800ba00 	.word	0x0800ba00
 80037f8:	c9a633fd 	.word	0xc9a633fd
 80037fc:	38e38e39 	.word	0x38e38e39

08003800 <SpiritRadioSearchFreqDevME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8003800:	b5b0      	push	{r4, r5, r7, lr}
 8003802:	b08a      	sub	sp, #40	; 0x28
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  uint8_t i;
  uint32_t a,bp,b=0;
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
  float xtalDivtmp=(float)s_lXtalFrequency/(((uint32_t)1)<<18);
 8003810:	4b53      	ldr	r3, [pc, #332]	; (8003960 <SpiritRadioSearchFreqDevME+0x160>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	ee07 3a90 	vmov	s15, r3
 8003818:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800381c:	eddf 6a51 	vldr	s13, [pc, #324]	; 8003964 <SpiritRadioSearchFreqDevME+0x164>
 8003820:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003824:	edc7 7a06 	vstr	s15, [r7, #24]
  
  /* Check the parameters */
  s_assert_param(IS_F_DEV(lFDev,s_lXtalFrequency));
  
  for(i=0;i<10;i++)
 8003828:	2300      	movs	r3, #0
 800382a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800382e:	e028      	b.n	8003882 <SpiritRadioSearchFreqDevME+0x82>
  {
    a=(uint32_t)(xtalDivtmp*(uint32_t)(7.5*(1<<i)));
 8003830:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003834:	2201      	movs	r2, #1
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	4618      	mov	r0, r3
 800383c:	f7fc fe72 	bl	8000524 <__aeabi_i2d>
 8003840:	f04f 0200 	mov.w	r2, #0
 8003844:	4b48      	ldr	r3, [pc, #288]	; (8003968 <SpiritRadioSearchFreqDevME+0x168>)
 8003846:	f7fc fed7 	bl	80005f8 <__aeabi_dmul>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4610      	mov	r0, r2
 8003850:	4619      	mov	r1, r3
 8003852:	f7fd f8e3 	bl	8000a1c <__aeabi_d2uiz>
 8003856:	ee07 0a90 	vmov	s15, r0
 800385a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800385e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800386a:	ee17 3a90 	vmov	r3, s15
 800386e:	617b      	str	r3, [r7, #20]
    if(lFDev<a)
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	429a      	cmp	r2, r3
 8003876:	d309      	bcc.n	800388c <SpiritRadioSearchFreqDevME+0x8c>
  for(i=0;i<10;i++)
 8003878:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800387c:	3301      	adds	r3, #1
 800387e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003882:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003886:	2b09      	cmp	r3, #9
 8003888:	d9d2      	bls.n	8003830 <SpiritRadioSearchFreqDevME+0x30>
 800388a:	e000      	b.n	800388e <SpiritRadioSearchFreqDevME+0x8e>
      break;
 800388c:	bf00      	nop
  }
  (*pcE) = i;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003894:	701a      	strb	r2, [r3, #0]
  
  for(i=0;i<8;i++)
 8003896:	2300      	movs	r3, #0
 8003898:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800389c:	e043      	b.n	8003926 <SpiritRadioSearchFreqDevME+0x126>
  {
    bp=b;
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	623b      	str	r3, [r7, #32]
    b=(uint32_t)(xtalDivtmp*(uint32_t)((8.0+i)/2*(1<<(*pcE))));
 80038a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7fc fe3c 	bl	8000524 <__aeabi_i2d>
 80038ac:	f04f 0200 	mov.w	r2, #0
 80038b0:	4b2e      	ldr	r3, [pc, #184]	; (800396c <SpiritRadioSearchFreqDevME+0x16c>)
 80038b2:	f7fc fceb 	bl	800028c <__adddf3>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4610      	mov	r0, r2
 80038bc:	4619      	mov	r1, r3
 80038be:	f04f 0200 	mov.w	r2, #0
 80038c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80038c6:	f7fc ffc1 	bl	800084c <__aeabi_ddiv>
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
 80038ce:	4614      	mov	r4, r2
 80038d0:	461d      	mov	r5, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	2301      	movs	r3, #1
 80038da:	4093      	lsls	r3, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fc fe21 	bl	8000524 <__aeabi_i2d>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4620      	mov	r0, r4
 80038e8:	4629      	mov	r1, r5
 80038ea:	f7fc fe85 	bl	80005f8 <__aeabi_dmul>
 80038ee:	4602      	mov	r2, r0
 80038f0:	460b      	mov	r3, r1
 80038f2:	4610      	mov	r0, r2
 80038f4:	4619      	mov	r1, r3
 80038f6:	f7fd f891 	bl	8000a1c <__aeabi_d2uiz>
 80038fa:	ee07 0a90 	vmov	s15, r0
 80038fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003902:	edd7 7a06 	vldr	s15, [r7, #24]
 8003906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800390a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800390e:	ee17 3a90 	vmov	r3, s15
 8003912:	61fb      	str	r3, [r7, #28]
    if(lFDev<b)
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	429a      	cmp	r2, r3
 800391a:	d309      	bcc.n	8003930 <SpiritRadioSearchFreqDevME+0x130>
  for(i=0;i<8;i++)
 800391c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003920:	3301      	adds	r3, #1
 8003922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003926:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800392a:	2b07      	cmp	r3, #7
 800392c:	d9b7      	bls.n	800389e <SpiritRadioSearchFreqDevME+0x9e>
 800392e:	e000      	b.n	8003932 <SpiritRadioSearchFreqDevME+0x132>
      break;
 8003930:	bf00      	nop
  }
  
  (*pcM)=i;
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003938:	701a      	strb	r2, [r3, #0]
  if((lFDev-bp)<(b-lFDev))
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	6a3b      	ldr	r3, [r7, #32]
 800393e:	1ad2      	subs	r2, r2, r3
 8003940:	69f9      	ldr	r1, [r7, #28]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	1acb      	subs	r3, r1, r3
 8003946:	429a      	cmp	r2, r3
 8003948:	d205      	bcs.n	8003956 <SpiritRadioSearchFreqDevME+0x156>
    (*pcM)--;
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	3b01      	subs	r3, #1
 8003950:	b2da      	uxtb	r2, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	701a      	strb	r2, [r3, #0]
  
}
 8003956:	bf00      	nop
 8003958:	3728      	adds	r7, #40	; 0x28
 800395a:	46bd      	mov	sp, r7
 800395c:	bdb0      	pop	{r4, r5, r7, pc}
 800395e:	bf00      	nop
 8003960:	200021f8 	.word	0x200021f8
 8003964:	48800000 	.word	0x48800000
 8003968:	401e0000 	.word	0x401e0000
 800396c:	40200000 	.word	0x40200000

08003970 <SpiritRadioGetdBm2Reg>:
* @retval Register value as byte.
* @note The power interpolation curves used by this function have been extracted
*       by measurements done on the divisional evaluation boards.
*/
uint8_t SpiritRadioGetdBm2Reg(uint32_t lFBase, float fPowerdBm)
{
 8003970:	b480      	push	{r7}
 8003972:	b087      	sub	sp, #28
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	ed87 0a02 	vstr	s0, [r7, #8]
  uint8_t i=0;
 800397c:	2300      	movs	r3, #0
 800397e:	75fb      	strb	r3, [r7, #23]
  uint8_t j=0;
 8003980:	2300      	movs	r3, #0
 8003982:	75bb      	strb	r3, [r7, #22]
  float fReg;
  
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4a74      	ldr	r2, [pc, #464]	; (8003b58 <SpiritRadioGetdBm2Reg+0x1e8>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d30c      	bcc.n	80039a6 <SpiritRadioGetdBm2Reg+0x36>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4a73      	ldr	r2, [pc, #460]	; (8003b5c <SpiritRadioGetdBm2Reg+0x1ec>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d808      	bhi.n	80039a6 <SpiritRadioGetdBm2Reg+0x36>
  {
    i=0;
 8003994:	2300      	movs	r3, #0
 8003996:	75fb      	strb	r3, [r7, #23]
    if(lFBase<900000000) i=1;// 868   
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4a71      	ldr	r2, [pc, #452]	; (8003b60 <SpiritRadioGetdBm2Reg+0x1f0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d822      	bhi.n	80039e6 <SpiritRadioGetdBm2Reg+0x76>
 80039a0:	2301      	movs	r3, #1
 80039a2:	75fb      	strb	r3, [r7, #23]
 80039a4:	e01f      	b.n	80039e6 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4a6e      	ldr	r2, [pc, #440]	; (8003b64 <SpiritRadioGetdBm2Reg+0x1f4>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d906      	bls.n	80039bc <SpiritRadioGetdBm2Reg+0x4c>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4a6d      	ldr	r2, [pc, #436]	; (8003b68 <SpiritRadioGetdBm2Reg+0x1f8>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d802      	bhi.n	80039bc <SpiritRadioGetdBm2Reg+0x4c>
  {
    i=2;
 80039b6:	2302      	movs	r3, #2
 80039b8:	75fb      	strb	r3, [r7, #23]
 80039ba:	e014      	b.n	80039e6 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	4a6b      	ldr	r2, [pc, #428]	; (8003b6c <SpiritRadioGetdBm2Reg+0x1fc>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d906      	bls.n	80039d2 <SpiritRadioGetdBm2Reg+0x62>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4a6a      	ldr	r2, [pc, #424]	; (8003b70 <SpiritRadioGetdBm2Reg+0x200>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d802      	bhi.n	80039d2 <SpiritRadioGetdBm2Reg+0x62>
  {
    i=3;
 80039cc:	2303      	movs	r3, #3
 80039ce:	75fb      	strb	r3, [r7, #23]
 80039d0:	e009      	b.n	80039e6 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4a67      	ldr	r2, [pc, #412]	; (8003b74 <SpiritRadioGetdBm2Reg+0x204>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d905      	bls.n	80039e6 <SpiritRadioGetdBm2Reg+0x76>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	4a66      	ldr	r2, [pc, #408]	; (8003b78 <SpiritRadioGetdBm2Reg+0x208>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d801      	bhi.n	80039e6 <SpiritRadioGetdBm2Reg+0x76>
  {
    i=4;
 80039e2:	2304      	movs	r3, #4
 80039e4:	75fb      	strb	r3, [r7, #23]
  }
  
  j=1;
 80039e6:	2301      	movs	r3, #1
 80039e8:	75bb      	strb	r3, [r7, #22]
  if(fPowerdBm>0 && 13.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]<fPowerdBm) /* #1035-D */
 80039ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80039ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f6:	dd2f      	ble.n	8003a58 <SpiritRadioGetdBm2Reg+0xe8>
 80039f8:	7dfa      	ldrb	r2, [r7, #23]
 80039fa:	4960      	ldr	r1, [pc, #384]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 80039fc:	4613      	mov	r3, r2
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	4413      	add	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	440b      	add	r3, r1
 8003a06:	3308      	adds	r3, #8
 8003a08:	edd3 7a00 	vldr	s15, [r3]
 8003a0c:	eef2 6a0a 	vmov.f32	s13, #42	; 0x41500000  13.0
 8003a10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a14:	7dfa      	ldrb	r2, [r7, #23]
 8003a16:	4959      	ldr	r1, [pc, #356]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a18:	4613      	mov	r3, r2
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	4413      	add	r3, r2
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	440b      	add	r3, r1
 8003a22:	330c      	adds	r3, #12
 8003a24:	ed93 6a00 	vldr	s12, [r3]
 8003a28:	7dfa      	ldrb	r2, [r7, #23]
 8003a2a:	4954      	ldr	r1, [pc, #336]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	4413      	add	r3, r2
 8003a32:	00db      	lsls	r3, r3, #3
 8003a34:	440b      	add	r3, r1
 8003a36:	3308      	adds	r3, #8
 8003a38:	edd3 6a00 	vldr	s13, [r3]
 8003a3c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003a40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a44:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a50:	dd02      	ble.n	8003a58 <SpiritRadioGetdBm2Reg+0xe8>
      j=0;
 8003a52:	2300      	movs	r3, #0
 8003a54:	75bb      	strb	r3, [r7, #22]
 8003a56:	e035      	b.n	8003ac4 <SpiritRadioGetdBm2Reg+0x154>
  else if(fPowerdBm<=0 && 40.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]>fPowerdBm) /* #1035-D */
 8003a58:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a64:	d82e      	bhi.n	8003ac4 <SpiritRadioGetdBm2Reg+0x154>
 8003a66:	7dfa      	ldrb	r2, [r7, #23]
 8003a68:	4944      	ldr	r1, [pc, #272]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	4413      	add	r3, r2
 8003a70:	00db      	lsls	r3, r3, #3
 8003a72:	440b      	add	r3, r1
 8003a74:	3308      	adds	r3, #8
 8003a76:	edd3 7a00 	vldr	s15, [r3]
 8003a7a:	eddf 6a41 	vldr	s13, [pc, #260]	; 8003b80 <SpiritRadioGetdBm2Reg+0x210>
 8003a7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a82:	7dfa      	ldrb	r2, [r7, #23]
 8003a84:	493d      	ldr	r1, [pc, #244]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a86:	4613      	mov	r3, r2
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	4413      	add	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	440b      	add	r3, r1
 8003a90:	330c      	adds	r3, #12
 8003a92:	ed93 6a00 	vldr	s12, [r3]
 8003a96:	7dfa      	ldrb	r2, [r7, #23]
 8003a98:	4938      	ldr	r1, [pc, #224]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	4413      	add	r3, r2
 8003aa0:	00db      	lsls	r3, r3, #3
 8003aa2:	440b      	add	r3, r1
 8003aa4:	3308      	adds	r3, #8
 8003aa6:	edd3 6a00 	vldr	s13, [r3]
 8003aaa:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003aae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ab2:	ed97 7a02 	vldr	s14, [r7, #8]
 8003ab6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003abe:	d501      	bpl.n	8003ac4 <SpiritRadioGetdBm2Reg+0x154>
      j=2;
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	75bb      	strb	r3, [r7, #22]

  fReg=fPowerFactors[i][2*j]*fPowerdBm+fPowerFactors[i][2*j+1];
 8003ac4:	7dfa      	ldrb	r2, [r7, #23]
 8003ac6:	7dbb      	ldrb	r3, [r7, #22]
 8003ac8:	0059      	lsls	r1, r3, #1
 8003aca:	482c      	ldr	r0, [pc, #176]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 8003acc:	4613      	mov	r3, r2
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	4413      	add	r3, r2
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	440b      	add	r3, r1
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4403      	add	r3, r0
 8003ada:	ed93 7a00 	vldr	s14, [r3]
 8003ade:	edd7 7a02 	vldr	s15, [r7, #8]
 8003ae2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ae6:	7dfa      	ldrb	r2, [r7, #23]
 8003ae8:	7dbb      	ldrb	r3, [r7, #22]
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	1c59      	adds	r1, r3, #1
 8003aee:	4823      	ldr	r0, [pc, #140]	; (8003b7c <SpiritRadioGetdBm2Reg+0x20c>)
 8003af0:	4613      	mov	r3, r2
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	4413      	add	r3, r2
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	440b      	add	r3, r1
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	4403      	add	r3, r0
 8003afe:	edd3 7a00 	vldr	s15, [r3]
 8003b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b06:	edc7 7a04 	vstr	s15, [r7, #16]
  
  if(fReg<1)
 8003b0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b1a:	d503      	bpl.n	8003b24 <SpiritRadioGetdBm2Reg+0x1b4>
    fReg=1;
 8003b1c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003b20:	613b      	str	r3, [r7, #16]
 8003b22:	e00a      	b.n	8003b3a <SpiritRadioGetdBm2Reg+0x1ca>
  else if(fReg>90) 
 8003b24:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b28:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003b84 <SpiritRadioGetdBm2Reg+0x214>
 8003b2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b34:	dd01      	ble.n	8003b3a <SpiritRadioGetdBm2Reg+0x1ca>
    fReg=90;
 8003b36:	4b14      	ldr	r3, [pc, #80]	; (8003b88 <SpiritRadioGetdBm2Reg+0x218>)
 8003b38:	613b      	str	r3, [r7, #16]
  
  return ((uint8_t)fReg);
 8003b3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b42:	edc7 7a01 	vstr	s15, [r7, #4]
 8003b46:	793b      	ldrb	r3, [r7, #4]
 8003b48:	b2db      	uxtb	r3, r3
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	371c      	adds	r7, #28
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	2e5f5680 	.word	0x2e5f5680
 8003b5c:	390c2fe0 	.word	0x390c2fe0
 8003b60:	35a4e8ff 	.word	0x35a4e8ff
 8003b64:	1701e47f 	.word	0x1701e47f
 8003b68:	1c146a60 	.word	0x1c146a60
 8003b6c:	11d260bf 	.word	0x11d260bf
 8003b70:	14ced7e0 	.word	0x14ced7e0
 8003b74:	08e18f3f 	.word	0x08e18f3f
 8003b78:	0a6fd060 	.word	0x0a6fd060
 8003b7c:	0800bad4 	.word	0x0800bad4
 8003b80:	42200000 	.word	0x42200000
 8003b84:	42b40000 	.word	0x42b40000
 8003b88:	42b40000 	.word	0x42b40000

08003b8c <SpiritRadioSetPALeveldBm>:
* @retval None.
* @note This function makes use of the @ref SpiritRadioGetdBm2Reg fcn to interpolate the 
*       power value.
*/
void SpiritRadioSetPALeveldBm(uint8_t cIndex, float fPowerdBm)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	4603      	mov	r3, r0
 8003b94:	ed87 0a00 	vstr	s0, [r7]
 8003b98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  s_assert_param(IS_PAPOWER_DBM(fPowerdBm));
  
  /* interpolate the power level */
  paLevelValue=SpiritRadioGetdBm2Reg(SpiritRadioGetFrequencyBase(),fPowerdBm);
 8003b9a:	f7ff fc4d 	bl	8003438 <SpiritRadioGetFrequencyBase>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	ed97 0a00 	vldr	s0, [r7]
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7ff fee3 	bl	8003970 <SpiritRadioGetdBm2Reg>
 8003baa:	4603      	mov	r3, r0
 8003bac:	73bb      	strb	r3, [r7, #14]

  /* Sets the base address */
  address=PA_POWER8_BASE+7-cIndex;
 8003bae:	79fb      	ldrb	r3, [r7, #7]
 8003bb0:	f1c3 0317 	rsb	r3, r3, #23
 8003bb4:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_LEVEL register */
  g_xStatus = SpiritSpiWriteRegisters(address, 1, &paLevelValue);
 8003bb6:	f107 020e 	add.w	r2, r7, #14
 8003bba:	7bfb      	ldrb	r3, [r7, #15]
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 f9ec 	bl	8003f9c <RadioSpiWriteRegisters>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <SpiritRadioSetPALeveldBm+0x50>)
 8003bc8:	b212      	sxth	r2, r2
 8003bca:	4611      	mov	r1, r2
 8003bcc:	7019      	strb	r1, [r3, #0]
 8003bce:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003bd2:	705a      	strb	r2, [r3, #1]
  
}
 8003bd4:	bf00      	nop
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	200021fc 	.word	0x200021fc

08003be0 <SpiritRadioSetPACwc>:
*         @arg LOAD_2_4_PF  2.4pF additional PA load capacitor
*         @arg LOAD_3_6_PF  3.6pF additional PA load capacitor
* @retval None.
*/
void SpiritRadioSetPACwc(PALoadCapacitor xCLoad)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_LOAD_CAP(xCLoad));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003bea:	f107 030f 	add.w	r3, r7, #15
 8003bee:	461a      	mov	r2, r3
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	2018      	movs	r0, #24
 8003bf4:	f000 fa1e 	bl	8004034 <RadioSpiReadRegisters>
  
  /* Mask the CWC[1:0] field and write the new value */
  tempRegValue &= 0x3F;
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
 8003bfa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= xCLoad;
 8003c02:	7bfa      	ldrb	r2, [r7, #15]
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c0c:	f107 030f 	add.w	r3, r7, #15
 8003c10:	461a      	mov	r2, r3
 8003c12:	2101      	movs	r1, #1
 8003c14:	2018      	movs	r0, #24
 8003c16:	f000 f9c1 	bl	8003f9c <RadioSpiWriteRegisters>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <SpiritRadioSetPACwc+0x54>)
 8003c1e:	b212      	sxth	r2, r2
 8003c20:	4611      	mov	r1, r2
 8003c22:	7019      	strb	r1, [r3, #0]
 8003c24:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003c28:	705a      	strb	r2, [r3, #1]
  
}
 8003c2a:	bf00      	nop
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	200021fc 	.word	0x200021fc

08003c38 <SpiritRadioSetPALevelMaxIndex>:
* @brief  Sets a specific PA_LEVEL_MAX_INDEX.
* @param  cIndex PA_LEVEL_MAX_INDEX to set. This parameter shall be in the range [0:7].
* @retval None
*/
void SpiritRadioSetPALevelMaxIndex(uint8_t cIndex)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c42:	f107 030f 	add.w	r3, r7, #15
 8003c46:	461a      	mov	r2, r3
 8003c48:	2101      	movs	r1, #1
 8003c4a:	2018      	movs	r0, #24
 8003c4c:	f000 f9f2 	bl	8004034 <RadioSpiReadRegisters>
  
  /* Mask the PA_LEVEL_MAX_INDEX[1:0] field and write the new value */
  tempRegValue &= 0xF8;
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
 8003c52:	f023 0307 	bic.w	r3, r3, #7
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cIndex;
 8003c5a:	7bfa      	ldrb	r2, [r7, #15]
 8003c5c:	79fb      	ldrb	r3, [r7, #7]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c64:	f107 030f 	add.w	r3, r7, #15
 8003c68:	461a      	mov	r2, r3
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	2018      	movs	r0, #24
 8003c6e:	f000 f995 	bl	8003f9c <RadioSpiWriteRegisters>
 8003c72:	4602      	mov	r2, r0
 8003c74:	4b05      	ldr	r3, [pc, #20]	; (8003c8c <SpiritRadioSetPALevelMaxIndex+0x54>)
 8003c76:	b212      	sxth	r2, r2
 8003c78:	4611      	mov	r1, r2
 8003c7a:	7019      	strb	r1, [r3, #0]
 8003c7c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003c80:	705a      	strb	r2, [r3, #1]
  
}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	200021fc 	.word	0x200021fc

08003c90 <SpiritRadioAFCFreezeOnSync>:
* @param  xNewState new state for AFC freeze on sync word detection.
*         This parameter can be: S_ENABLE or S_DISABLE.
* @retval None.
*/
void SpiritRadioAFCFreezeOnSync(SpiritFunctionalState xNewState)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the AFC_2 register and configure the AFC Freeze on Sync field */
  SpiritSpiReadRegisters(AFC2_BASE, 1, &tempRegValue);
 8003c9e:	f107 030f 	add.w	r3, r7, #15
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	2101      	movs	r1, #1
 8003ca6:	201e      	movs	r0, #30
 8003ca8:	f000 f9c4 	bl	8004034 <RadioSpiReadRegisters>
  if(xNewState == S_ENABLE)
 8003cac:	79fb      	ldrb	r3, [r7, #7]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d105      	bne.n	8003cbe <SpiritRadioAFCFreezeOnSync+0x2e>
  {
    tempRegValue |= AFC2_AFC_FREEZE_ON_SYNC_MASK;
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	73fb      	strb	r3, [r7, #15]
 8003cbc:	e004      	b.n	8003cc8 <SpiritRadioAFCFreezeOnSync+0x38>
  }
  else
  {
    tempRegValue &= (~AFC2_AFC_FREEZE_ON_SYNC_MASK);
 8003cbe:	7bfb      	ldrb	r3, [r7, #15]
 8003cc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the AFC_2 register */
  g_xStatus = SpiritSpiWriteRegisters(AFC2_BASE, 1, &tempRegValue);
 8003cc8:	f107 030f 	add.w	r3, r7, #15
 8003ccc:	461a      	mov	r2, r3
 8003cce:	2101      	movs	r1, #1
 8003cd0:	201e      	movs	r0, #30
 8003cd2:	f000 f963 	bl	8003f9c <RadioSpiWriteRegisters>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <SpiritRadioAFCFreezeOnSync+0x60>)
 8003cda:	b212      	sxth	r2, r2
 8003cdc:	4611      	mov	r1, r2
 8003cde:	7019      	strb	r1, [r3, #0]
 8003ce0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003ce4:	705a      	strb	r2, [r3, #1]
  
}
 8003ce6:	bf00      	nop
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	200021fc 	.word	0x200021fc

08003cf4 <SpiritRadioSetRefDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetRefDiv(SpiritFunctionalState xNewState)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the SYNTH_CONFIG1_BASE and mask the REFDIV bit field */
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003cfe:	f107 030f 	add.w	r3, r7, #15
 8003d02:	461a      	mov	r2, r3
 8003d04:	2101      	movs	r1, #1
 8003d06:	209e      	movs	r0, #158	; 0x9e
 8003d08:	f000 f994 	bl	8004034 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003d0c:	79fb      	ldrb	r3, [r7, #7]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d105      	bne.n	8003d1e <SpiritRadioSetRefDiv+0x2a>
  {
    tempRegValue |= 0x80;
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	73fb      	strb	r3, [r7, #15]
 8003d1c:	e004      	b.n	8003d28 <SpiritRadioSetRefDiv+0x34>
  }
  else
  {
    tempRegValue &= 0x7F;
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
 8003d20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the SYNTH_CONFIG1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003d28:	f107 030f 	add.w	r3, r7, #15
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	2101      	movs	r1, #1
 8003d30:	209e      	movs	r0, #158	; 0x9e
 8003d32:	f000 f933 	bl	8003f9c <RadioSpiWriteRegisters>
 8003d36:	4602      	mov	r2, r0
 8003d38:	4b05      	ldr	r3, [pc, #20]	; (8003d50 <SpiritRadioSetRefDiv+0x5c>)
 8003d3a:	b212      	sxth	r2, r2
 8003d3c:	4611      	mov	r1, r2
 8003d3e:	7019      	strb	r1, [r3, #0]
 8003d40:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d44:	705a      	strb	r2, [r3, #1]
  
}
 8003d46:	bf00      	nop
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	200021fc 	.word	0x200021fc

08003d54 <SpiritRadioGetRefDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetRefDiv(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003d5a:	1dfb      	adds	r3, r7, #7
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	2101      	movs	r1, #1
 8003d60:	209e      	movs	r0, #158	; 0x9e
 8003d62:	f000 f967 	bl	8004034 <RadioSpiReadRegisters>
 8003d66:	4602      	mov	r2, r0
 8003d68:	4b0a      	ldr	r3, [pc, #40]	; (8003d94 <SpiritRadioGetRefDiv+0x40>)
 8003d6a:	b212      	sxth	r2, r2
 8003d6c:	4611      	mov	r1, r2
 8003d6e:	7019      	strb	r1, [r3, #0]
 8003d70:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d74:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>7)&0x1))
 8003d76:	79fb      	ldrb	r3, [r7, #7]
 8003d78:	09db      	lsrs	r3, r3, #7
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <SpiritRadioGetRefDiv+0x34>
  {
    return S_ENABLE;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e000      	b.n	8003d8a <SpiritRadioGetRefDiv+0x36>
  }
  else
  {
    return S_DISABLE;
 8003d88:	2300      	movs	r3, #0
  }
  
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	200021fc 	.word	0x200021fc

08003d98 <SpiritRadioSetDigDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetDigDiv(SpiritFunctionalState xNewState)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the XO_RCO_TEST_BASE and mask the PD_CLKDIV bit field */
  SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003da2:	f107 030f 	add.w	r3, r7, #15
 8003da6:	461a      	mov	r2, r3
 8003da8:	2101      	movs	r1, #1
 8003daa:	20b4      	movs	r0, #180	; 0xb4
 8003dac:	f000 f942 	bl	8004034 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d105      	bne.n	8003dc2 <SpiritRadioSetDigDiv+0x2a>
  {
    tempRegValue &= 0xf7;
 8003db6:	7bfb      	ldrb	r3, [r7, #15]
 8003db8:	f023 0308 	bic.w	r3, r3, #8
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	73fb      	strb	r3, [r7, #15]
 8003dc0:	e004      	b.n	8003dcc <SpiritRadioSetDigDiv+0x34>
  }
  else
  {
    
    tempRegValue |= 0x08;
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	f043 0308 	orr.w	r3, r3, #8
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the XO_RCO_TEST_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003dcc:	f107 030f 	add.w	r3, r7, #15
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	20b4      	movs	r0, #180	; 0xb4
 8003dd6:	f000 f8e1 	bl	8003f9c <RadioSpiWriteRegisters>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	4b05      	ldr	r3, [pc, #20]	; (8003df4 <SpiritRadioSetDigDiv+0x5c>)
 8003dde:	b212      	sxth	r2, r2
 8003de0:	4611      	mov	r1, r2
 8003de2:	7019      	strb	r1, [r3, #0]
 8003de4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003de8:	705a      	strb	r2, [r3, #1]
  
}
 8003dea:	bf00      	nop
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	200021fc 	.word	0x200021fc

08003df8 <SpiritRadioGetDigDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetDigDiv(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003dfe:	1dfb      	adds	r3, r7, #7
 8003e00:	461a      	mov	r2, r3
 8003e02:	2101      	movs	r1, #1
 8003e04:	20b4      	movs	r0, #180	; 0xb4
 8003e06:	f000 f915 	bl	8004034 <RadioSpiReadRegisters>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	4b0a      	ldr	r3, [pc, #40]	; (8003e38 <SpiritRadioGetDigDiv+0x40>)
 8003e0e:	b212      	sxth	r2, r2
 8003e10:	4611      	mov	r1, r2
 8003e12:	7019      	strb	r1, [r3, #0]
 8003e14:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003e18:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>3)&0x1))
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	08db      	lsrs	r3, r3, #3
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	f003 0301 	and.w	r3, r3, #1
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <SpiritRadioGetDigDiv+0x34>
  {
    return S_DISABLE;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e000      	b.n	8003e2e <SpiritRadioGetDigDiv+0x36>
  }
  else
  {
    return S_ENABLE;
 8003e2c:	2301      	movs	r3, #1
  }
  
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3708      	adds	r7, #8
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	200021fc 	.word	0x200021fc

08003e3c <SpiritRadioGetXtalFrequency>:
* @brief  Returns the XTAL frequency.
* @param  void.
* @retval uint32_t XTAL frequency.
*/
uint32_t SpiritRadioGetXtalFrequency(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
  return s_lXtalFrequency; 
 8003e40:	4b03      	ldr	r3, [pc, #12]	; (8003e50 <SpiritRadioGetXtalFrequency+0x14>)
 8003e42:	681b      	ldr	r3, [r3, #0]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	200021f8 	.word	0x200021f8

08003e54 <SpiritRadioSetXtalFrequency>:
* @brief  Sets the XTAL frequency.
* @param  uint32_t XTAL frequency.
* @retval void.
*/
void SpiritRadioSetXtalFrequency(uint32_t lXtalFrequency)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  s_lXtalFrequency = lXtalFrequency; 
 8003e5c:	4a04      	ldr	r2, [pc, #16]	; (8003e70 <SpiritRadioSetXtalFrequency+0x1c>)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6013      	str	r3, [r2, #0]
}
 8003e62:	bf00      	nop
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	200021f8 	.word	0x200021f8

08003e74 <SpiritTimerSetRxTimeoutCounter>:
 * @param  cCounter value for the timer counter.
 *         This parameter must be an uint8_t.
 * @retval None.
 */
void SpiritTimerSetRxTimeoutCounter(uint8_t cCounter)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	71fb      	strb	r3, [r7, #7]
  /* Writes the counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS4_RX_TIMEOUT_COUNTER_BASE, 1, &cCounter);
 8003e7e:	1dfb      	adds	r3, r7, #7
 8003e80:	461a      	mov	r2, r3
 8003e82:	2101      	movs	r1, #1
 8003e84:	2054      	movs	r0, #84	; 0x54
 8003e86:	f000 f889 	bl	8003f9c <RadioSpiWriteRegisters>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	4b05      	ldr	r3, [pc, #20]	; (8003ea4 <SpiritTimerSetRxTimeoutCounter+0x30>)
 8003e8e:	b212      	sxth	r2, r2
 8003e90:	4611      	mov	r1, r2
 8003e92:	7019      	strb	r1, [r3, #0]
 8003e94:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003e98:	705a      	strb	r2, [r3, #1]

}
 8003e9a:	bf00      	nop
 8003e9c:	3708      	adds	r7, #8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	200021fc 	.word	0x200021fc

08003ea8 <SpiritTimerSetRxTimeoutStopCondition>:
 * @param  xStopCondition new stop condition.
 *         This parameter can be any value of @ref RxTimeoutStopCondition.
 * @retval None
 */
void SpiritTimerSetRxTimeoutStopCondition(RxTimeoutStopCondition xStopCondition)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	4603      	mov	r3, r0
 8003eb0:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_RX_TIMEOUT_STOP_CONDITION(xStopCondition));

  /* Reads value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8003eb2:	f107 030c 	add.w	r3, r7, #12
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	2102      	movs	r1, #2
 8003eba:	204f      	movs	r0, #79	; 0x4f
 8003ebc:	f000 f8ba 	bl	8004034 <RadioSpiReadRegisters>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	4b1c      	ldr	r3, [pc, #112]	; (8003f34 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8003ec4:	b212      	sxth	r2, r2
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	7019      	strb	r1, [r3, #0]
 8003eca:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003ece:	705a      	strb	r2, [r3, #1]

  tempRegValue[0] &= 0xBF;
 8003ed0:	7b3b      	ldrb	r3, [r7, #12]
 8003ed2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	733b      	strb	r3, [r7, #12]
  tempRegValue[0] |= ((xStopCondition & 0x08)  << 3);
 8003eda:	7b3b      	ldrb	r3, [r7, #12]
 8003edc:	b25a      	sxtb	r2, r3
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	00db      	lsls	r3, r3, #3
 8003ee2:	b25b      	sxtb	r3, r3
 8003ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee8:	b25b      	sxtb	r3, r3
 8003eea:	4313      	orrs	r3, r2
 8003eec:	b25b      	sxtb	r3, r3
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	733b      	strb	r3, [r7, #12]

  tempRegValue[1] &= 0x1F;
 8003ef2:	7b7b      	ldrb	r3, [r7, #13]
 8003ef4:	f003 031f 	and.w	r3, r3, #31
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	737b      	strb	r3, [r7, #13]
  tempRegValue[1] |= (xStopCondition << 5);
 8003efc:	7b7b      	ldrb	r3, [r7, #13]
 8003efe:	b25a      	sxtb	r2, r3
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	015b      	lsls	r3, r3, #5
 8003f04:	b25b      	sxtb	r3, r3
 8003f06:	4313      	orrs	r3, r2
 8003f08:	b25b      	sxtb	r3, r3
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	737b      	strb	r3, [r7, #13]

  /* Writes value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8003f0e:	f107 030c 	add.w	r3, r7, #12
 8003f12:	461a      	mov	r2, r3
 8003f14:	2102      	movs	r1, #2
 8003f16:	204f      	movs	r0, #79	; 0x4f
 8003f18:	f000 f840 	bl	8003f9c <RadioSpiWriteRegisters>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8003f20:	b212      	sxth	r2, r2
 8003f22:	4611      	mov	r1, r2
 8003f24:	7019      	strb	r1, [r3, #0]
 8003f26:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003f2a:	705a      	strb	r2, [r3, #1]

}
 8003f2c:	bf00      	nop
 8003f2e:	3710      	adds	r7, #16
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	200021fc 	.word	0x200021fc

08003f38 <SpiritRefreshStatus>:
 *         reading the MC_STATE register of SPIRIT.
 * @param  None
 * @retval None
 */
void SpiritRefreshStatus(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
  /* Read the status both from register and from SPI header and exit when they match.
      This will protect against possible transition state changes */
  do
  {
    /* Reads the MC_STATUS register to update the g_xStatus */
    g_xStatus = SpiritSpiReadRegisters(MC_STATE1_BASE, 2, tempRegValue);
 8003f3e:	1d3b      	adds	r3, r7, #4
 8003f40:	461a      	mov	r2, r3
 8003f42:	2102      	movs	r1, #2
 8003f44:	20c0      	movs	r0, #192	; 0xc0
 8003f46:	f000 f875 	bl	8004034 <RadioSpiReadRegisters>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	4a09      	ldr	r2, [pc, #36]	; (8003f74 <SpiritRefreshStatus+0x3c>)
 8003f4e:	8013      	strh	r3, [r2, #0]
  }
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8003f50:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <SpiritRefreshStatus+0x3c>)
 8003f52:	781a      	ldrb	r2, [r3, #0]
 8003f54:	797b      	ldrb	r3, [r7, #5]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d1f1      	bne.n	8003f3e <SpiritRefreshStatus+0x6>
          (((uint8_t*)&g_xStatus)[1]&0x0F)==tempRegValue[0])); 
 8003f5a:	4b07      	ldr	r3, [pc, #28]	; (8003f78 <SpiritRefreshStatus+0x40>)
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	793a      	ldrb	r2, [r7, #4]
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d1ea      	bne.n	8003f3e <SpiritRefreshStatus+0x6>

}
 8003f68:	bf00      	nop
 8003f6a:	bf00      	nop
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	200021fc 	.word	0x200021fc
 8003f78:	200021fd 	.word	0x200021fd

08003f7c <RadioSpiInit>:
*         confirms that it is.
* @param  None
* @retval None
*/
void RadioSpiInit(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  if (radioSpi->State == HAL_SPI_STATE_RESET)
 8003f80:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <RadioSpiInit+0x1c>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <RadioSpiInit+0x16>
  {
    Error_Handler();
 8003f8e:	f7fd fb1b 	bl	80015c8 <Error_Handler>
  }
}
 8003f92:	bf00      	nop
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20000024 	.word	0x20000024

08003f9c <RadioSpiWriteRegisters>:
* @param  cNbBytes: number of registers and bytes to be write
* @param  pcBuffer: pointer to the buffer of values have to be written into registers
* @retval Device status
*/
StatusBytes RadioSpiWriteRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b088      	sub	sp, #32
 8003fa0:	af02      	add	r7, sp, #8
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	603a      	str	r2, [r7, #0]
 8003fa6:	71fb      	strb	r3, [r7, #7]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {WRITE_HEADER, cRegAddress};
 8003fac:	2300      	movs	r3, #0
 8003fae:	743b      	strb	r3, [r7, #16]
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 8003fb4:	2017      	movs	r0, #23
 8003fb6:	f000 faad 	bl	8004514 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow(); // Puts the SPI chip select low to start the transaction
 8003fba:	2200      	movs	r2, #0
 8003fbc:	2140      	movs	r1, #64	; 0x40
 8003fbe:	481b      	ldr	r0, [pc, #108]	; (800402c <RadioSpiWriteRegisters+0x90>)
 8003fc0:	f000 fc60 	bl	8004884 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 8003fc4:	4b1a      	ldr	r3, [pc, #104]	; (8004030 <RadioSpiWriteRegisters+0x94>)
 8003fc6:	6818      	ldr	r0, [r3, #0]
 8003fc8:	f107 020c 	add.w	r2, r7, #12
 8003fcc:	f107 0110 	add.w	r1, r7, #16
 8003fd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	f002 fb25 	bl	8006626 <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8003fdc:	4b14      	ldr	r3, [pc, #80]	; (8004030 <RadioSpiWriteRegisters+0x94>)
 8003fde:	6818      	ldr	r0, [r3, #0]
 8003fe0:	79bb      	ldrb	r3, [r7, #6]
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fe8:	6839      	ldr	r1, [r7, #0]
 8003fea:	f002 f870 	bl	80060ce <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 8003fee:	2201      	movs	r2, #1
 8003ff0:	2140      	movs	r1, #64	; 0x40
 8003ff2:	480e      	ldr	r0, [pc, #56]	; (800402c <RadioSpiWriteRegisters+0x90>)
 8003ff4:	f000 fc46 	bl	8004884 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8003ff8:	2017      	movs	r0, #23
 8003ffa:	f000 fa7d 	bl	80044f8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8003ffe:	f107 0308 	add.w	r3, r7, #8
 8004002:	3301      	adds	r3, #1
 8004004:	7b3a      	ldrb	r2, [r7, #12]
 8004006:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004008:	f107 0308 	add.w	r3, r7, #8
 800400c:	7b7a      	ldrb	r2, [r7, #13]
 800400e:	701a      	strb	r2, [r3, #0]

  return status;
 8004010:	893b      	ldrh	r3, [r7, #8]
 8004012:	82bb      	strh	r3, [r7, #20]
 8004014:	2300      	movs	r3, #0
 8004016:	7d3a      	ldrb	r2, [r7, #20]
 8004018:	f362 0307 	bfi	r3, r2, #0, #8
 800401c:	7d7a      	ldrb	r2, [r7, #21]
 800401e:	f362 230f 	bfi	r3, r2, #8, #8

}
 8004022:	4618      	mov	r0, r3
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	48000400 	.word	0x48000400
 8004030:	20000024 	.word	0x20000024

08004034 <RadioSpiReadRegisters>:
* @param  cNbBytes: number of registers and bytes to be read
* @param  pcBuffer: pointer to the buffer of registers' values read
* @retval Device status
*/
StatusBytes RadioSpiReadRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b088      	sub	sp, #32
 8004038:	af02      	add	r7, sp, #8
 800403a:	4603      	mov	r3, r0
 800403c:	603a      	str	r2, [r7, #0]
 800403e:	71fb      	strb	r3, [r7, #7]
 8004040:	460b      	mov	r3, r1
 8004042:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {READ_HEADER, cRegAddress};
 8004044:	2301      	movs	r3, #1
 8004046:	743b      	strb	r3, [r7, #16]
 8004048:	79fb      	ldrb	r3, [r7, #7]
 800404a:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 800404c:	2017      	movs	r0, #23
 800404e:	f000 fa61 	bl	8004514 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004052:	2200      	movs	r2, #0
 8004054:	2140      	movs	r1, #64	; 0x40
 8004056:	481b      	ldr	r0, [pc, #108]	; (80040c4 <RadioSpiReadRegisters+0x90>)
 8004058:	f000 fc14 	bl	8004884 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 800405c:	4b1a      	ldr	r3, [pc, #104]	; (80040c8 <RadioSpiReadRegisters+0x94>)
 800405e:	6818      	ldr	r0, [r3, #0]
 8004060:	f107 020c 	add.w	r2, r7, #12
 8004064:	f107 0110 	add.w	r1, r7, #16
 8004068:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2302      	movs	r3, #2
 8004070:	f002 fad9 	bl	8006626 <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8004074:	4b14      	ldr	r3, [pc, #80]	; (80040c8 <RadioSpiReadRegisters+0x94>)
 8004076:	6818      	ldr	r0, [r3, #0]
 8004078:	79bb      	ldrb	r3, [r7, #6]
 800407a:	b29a      	uxth	r2, r3
 800407c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004080:	6839      	ldr	r1, [r7, #0]
 8004082:	f002 f999 	bl	80063b8 <HAL_SPI_Receive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 8004086:	2201      	movs	r2, #1
 8004088:	2140      	movs	r1, #64	; 0x40
 800408a:	480e      	ldr	r0, [pc, #56]	; (80040c4 <RadioSpiReadRegisters+0x90>)
 800408c:	f000 fbfa 	bl	8004884 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004090:	2017      	movs	r0, #23
 8004092:	f000 fa31 	bl	80044f8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004096:	f107 0308 	add.w	r3, r7, #8
 800409a:	3301      	adds	r3, #1
 800409c:	7b3a      	ldrb	r2, [r7, #12]
 800409e:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 80040a0:	f107 0308 	add.w	r3, r7, #8
 80040a4:	7b7a      	ldrb	r2, [r7, #13]
 80040a6:	701a      	strb	r2, [r3, #0]

  return status;
 80040a8:	893b      	ldrh	r3, [r7, #8]
 80040aa:	82bb      	strh	r3, [r7, #20]
 80040ac:	2300      	movs	r3, #0
 80040ae:	7d3a      	ldrb	r2, [r7, #20]
 80040b0:	f362 0307 	bfi	r3, r2, #0, #8
 80040b4:	7d7a      	ldrb	r2, [r7, #21]
 80040b6:	f362 230f 	bfi	r3, r2, #8, #8
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3718      	adds	r7, #24
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	48000400 	.word	0x48000400
 80040c8:	20000024 	.word	0x20000024

080040cc <RadioSpiCommandStrobes>:
* @brief  Send a command
* @param  cCommandCode: command code to be sent
* @retval Device status
*/
StatusBytes RadioSpiCommandStrobes(uint8_t cCommandCode)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	4603      	mov	r3, r0
 80040d4:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {COMMAND_HEADER, cCommandCode};
 80040d6:	2380      	movs	r3, #128	; 0x80
 80040d8:	743b      	strb	r3, [r7, #16]
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80040de:	2017      	movs	r0, #23
 80040e0:	f000 fa18 	bl	8004514 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 80040e4:	2200      	movs	r2, #0
 80040e6:	2140      	movs	r1, #64	; 0x40
 80040e8:	4816      	ldr	r0, [pc, #88]	; (8004144 <RadioSpiCommandStrobes+0x78>)
 80040ea:	f000 fbcb 	bl	8004884 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 80040ee:	4b16      	ldr	r3, [pc, #88]	; (8004148 <RadioSpiCommandStrobes+0x7c>)
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	f107 020c 	add.w	r2, r7, #12
 80040f6:	f107 0110 	add.w	r1, r7, #16
 80040fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	2302      	movs	r3, #2
 8004102:	f002 fa90 	bl	8006626 <HAL_SPI_TransmitReceive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 8004106:	2201      	movs	r2, #1
 8004108:	2140      	movs	r1, #64	; 0x40
 800410a:	480e      	ldr	r0, [pc, #56]	; (8004144 <RadioSpiCommandStrobes+0x78>)
 800410c:	f000 fbba 	bl	8004884 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004110:	2017      	movs	r0, #23
 8004112:	f000 f9f1 	bl	80044f8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004116:	f107 0308 	add.w	r3, r7, #8
 800411a:	3301      	adds	r3, #1
 800411c:	7b3a      	ldrb	r2, [r7, #12]
 800411e:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004120:	f107 0308 	add.w	r3, r7, #8
 8004124:	7b7a      	ldrb	r2, [r7, #13]
 8004126:	701a      	strb	r2, [r3, #0]

  return status;
 8004128:	893b      	ldrh	r3, [r7, #8]
 800412a:	82bb      	strh	r3, [r7, #20]
 800412c:	2300      	movs	r3, #0
 800412e:	7d3a      	ldrb	r2, [r7, #20]
 8004130:	f362 0307 	bfi	r3, r2, #0, #8
 8004134:	7d7a      	ldrb	r2, [r7, #21]
 8004136:	f362 230f 	bfi	r3, r2, #8, #8
}
 800413a:	4618      	mov	r0, r3
 800413c:	3718      	adds	r7, #24
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	48000400 	.word	0x48000400
 8004148:	20000024 	.word	0x20000024

0800414c <RadioSpiWriteFifo>:
* @param  cNbBytes: number of bytes to be written into TX FIFO
* @param  pcBuffer: pointer to data to write
* @retval Device status
*/
StatusBytes RadioSpiWriteFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b088      	sub	sp, #32
 8004150:	af02      	add	r7, sp, #8
 8004152:	4603      	mov	r3, r0
 8004154:	6039      	str	r1, [r7, #0]
 8004156:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {WRITE_HEADER, LINEAR_FIFO_ADDRESS};
 8004158:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800415c:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 800415e:	2017      	movs	r0, #23
 8004160:	f000 f9d8 	bl	8004514 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004164:	2200      	movs	r2, #0
 8004166:	2140      	movs	r1, #64	; 0x40
 8004168:	481a      	ldr	r0, [pc, #104]	; (80041d4 <RadioSpiWriteFifo+0x88>)
 800416a:	f000 fb8b 	bl	8004884 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 800416e:	4b1a      	ldr	r3, [pc, #104]	; (80041d8 <RadioSpiWriteFifo+0x8c>)
 8004170:	6818      	ldr	r0, [r3, #0]
 8004172:	f107 020c 	add.w	r2, r7, #12
 8004176:	f107 0110 	add.w	r1, r7, #16
 800417a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	2302      	movs	r3, #2
 8004182:	f002 fa50 	bl	8006626 <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8004186:	4b14      	ldr	r3, [pc, #80]	; (80041d8 <RadioSpiWriteFifo+0x8c>)
 8004188:	6818      	ldr	r0, [r3, #0]
 800418a:	79fb      	ldrb	r3, [r7, #7]
 800418c:	b29a      	uxth	r2, r3
 800418e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004192:	6839      	ldr	r1, [r7, #0]
 8004194:	f001 ff9b 	bl	80060ce <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 8004198:	2201      	movs	r2, #1
 800419a:	2140      	movs	r1, #64	; 0x40
 800419c:	480d      	ldr	r0, [pc, #52]	; (80041d4 <RadioSpiWriteFifo+0x88>)
 800419e:	f000 fb71 	bl	8004884 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 80041a2:	2017      	movs	r0, #23
 80041a4:	f000 f9a8 	bl	80044f8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 80041a8:	f107 0308 	add.w	r3, r7, #8
 80041ac:	3301      	adds	r3, #1
 80041ae:	7b3a      	ldrb	r2, [r7, #12]
 80041b0:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 80041b2:	f107 0308 	add.w	r3, r7, #8
 80041b6:	7b7a      	ldrb	r2, [r7, #13]
 80041b8:	701a      	strb	r2, [r3, #0]

  return status;
 80041ba:	893b      	ldrh	r3, [r7, #8]
 80041bc:	82bb      	strh	r3, [r7, #20]
 80041be:	2300      	movs	r3, #0
 80041c0:	7d3a      	ldrb	r2, [r7, #20]
 80041c2:	f362 0307 	bfi	r3, r2, #0, #8
 80041c6:	7d7a      	ldrb	r2, [r7, #21]
 80041c8:	f362 230f 	bfi	r3, r2, #8, #8
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	48000400 	.word	0x48000400
 80041d8:	20000024 	.word	0x20000024

080041dc <RadioSpiReadFifo>:
* @param  cNbBytes: number of bytes to read from RX FIFO
* @param  pcBuffer: pointer to data read from RX FIFO
* @retval Device status
*/
StatusBytes RadioSpiReadFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b088      	sub	sp, #32
 80041e0:	af02      	add	r7, sp, #8
 80041e2:	4603      	mov	r3, r0
 80041e4:	6039      	str	r1, [r7, #0]
 80041e6:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {READ_HEADER, LINEAR_FIFO_ADDRESS};
 80041e8:	f64f 7301 	movw	r3, #65281	; 0xff01
 80041ec:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80041ee:	2017      	movs	r0, #23
 80041f0:	f000 f990 	bl	8004514 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 80041f4:	2200      	movs	r2, #0
 80041f6:	2140      	movs	r1, #64	; 0x40
 80041f8:	481a      	ldr	r0, [pc, #104]	; (8004264 <RadioSpiReadFifo+0x88>)
 80041fa:	f000 fb43 	bl	8004884 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 80041fe:	4b1a      	ldr	r3, [pc, #104]	; (8004268 <RadioSpiReadFifo+0x8c>)
 8004200:	6818      	ldr	r0, [r3, #0]
 8004202:	f107 020c 	add.w	r2, r7, #12
 8004206:	f107 0110 	add.w	r1, r7, #16
 800420a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	2302      	movs	r3, #2
 8004212:	f002 fa08 	bl	8006626 <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8004216:	4b14      	ldr	r3, [pc, #80]	; (8004268 <RadioSpiReadFifo+0x8c>)
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	b29a      	uxth	r2, r3
 800421e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004222:	6839      	ldr	r1, [r7, #0]
 8004224:	f002 f8c8 	bl	80063b8 <HAL_SPI_Receive>
  RadioSpiCSHigh();  // Puts the SPI chip select high to end the transaction
 8004228:	2201      	movs	r2, #1
 800422a:	2140      	movs	r1, #64	; 0x40
 800422c:	480d      	ldr	r0, [pc, #52]	; (8004264 <RadioSpiReadFifo+0x88>)
 800422e:	f000 fb29 	bl	8004884 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004232:	2017      	movs	r0, #23
 8004234:	f000 f960 	bl	80044f8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004238:	f107 0308 	add.w	r3, r7, #8
 800423c:	3301      	adds	r3, #1
 800423e:	7b3a      	ldrb	r2, [r7, #12]
 8004240:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004242:	f107 0308 	add.w	r3, r7, #8
 8004246:	7b7a      	ldrb	r2, [r7, #13]
 8004248:	701a      	strb	r2, [r3, #0]

  return status;
 800424a:	893b      	ldrh	r3, [r7, #8]
 800424c:	82bb      	strh	r3, [r7, #20]
 800424e:	2300      	movs	r3, #0
 8004250:	7d3a      	ldrb	r2, [r7, #20]
 8004252:	f362 0307 	bfi	r3, r2, #0, #8
 8004256:	7d7a      	ldrb	r2, [r7, #21]
 8004258:	f362 230f 	bfi	r3, r2, #8, #8
}
 800425c:	4618      	mov	r0, r3
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	48000400 	.word	0x48000400
 8004268:	20000024 	.word	0x20000024

0800426c <RadioEnterShutdown>:
* @brief  Puts at logic 1 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioEnterShutdown(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* Puts high the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_SET);
 8004270:	2201      	movs	r2, #1
 8004272:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800427a:	f000 fb03 	bl	8004884 <HAL_GPIO_WritePin>
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}

08004282 <RadioExitShutdown>:
* @brief  Put at logic 0 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioExitShutdown(void)
{
 8004282:	b580      	push	{r7, lr}
 8004284:	af00      	add	r7, sp, #0
  /* Puts low the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_RESET);
 8004286:	2200      	movs	r2, #0
 8004288:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800428c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004290:	f000 faf8 	bl	8004884 <HAL_GPIO_WritePin>

  /* Delay to allow the circuit POR, about 700 us */
  //for(volatile uint32_t i=0;i<0x1E00;i++);
//  HAL_Delay(1); // 1ms (Note: Table 20 of SPIRIT1 datasheet specifies ~650 us)
}
 8004294:	bf00      	nop
 8004296:	bd80      	pop	{r7, pc}

08004298 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042a2:	2003      	movs	r0, #3
 80042a4:	f000 f901 	bl	80044aa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80042a8:	200f      	movs	r0, #15
 80042aa:	f7fd fb4f 	bl	800194c <HAL_InitTick>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d002      	beq.n	80042ba <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	71fb      	strb	r3, [r7, #7]
 80042b8:	e001      	b.n	80042be <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80042ba:	f7fd fb1f 	bl	80018fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80042be:	79fb      	ldrb	r3, [r7, #7]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3708      	adds	r7, #8
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <HAL_IncTick+0x20>)
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	461a      	mov	r2, r3
 80042d2:	4b06      	ldr	r3, [pc, #24]	; (80042ec <HAL_IncTick+0x24>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4413      	add	r3, r2
 80042d8:	4a04      	ldr	r2, [pc, #16]	; (80042ec <HAL_IncTick+0x24>)
 80042da:	6013      	str	r3, [r2, #0]
}
 80042dc:	bf00      	nop
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	2000002c 	.word	0x2000002c
 80042ec:	20002200 	.word	0x20002200

080042f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
  return uwTick;
 80042f4:	4b03      	ldr	r3, [pc, #12]	; (8004304 <HAL_GetTick+0x14>)
 80042f6:	681b      	ldr	r3, [r3, #0]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	20002200 	.word	0x20002200

08004308 <__NVIC_SetPriorityGrouping>:
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004318:	4b0c      	ldr	r3, [pc, #48]	; (800434c <__NVIC_SetPriorityGrouping+0x44>)
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004324:	4013      	ands	r3, r2
 8004326:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004330:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800433a:	4a04      	ldr	r2, [pc, #16]	; (800434c <__NVIC_SetPriorityGrouping+0x44>)
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	60d3      	str	r3, [r2, #12]
}
 8004340:	bf00      	nop
 8004342:	3714      	adds	r7, #20
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	e000ed00 	.word	0xe000ed00

08004350 <__NVIC_GetPriorityGrouping>:
{
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004354:	4b04      	ldr	r3, [pc, #16]	; (8004368 <__NVIC_GetPriorityGrouping+0x18>)
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	0a1b      	lsrs	r3, r3, #8
 800435a:	f003 0307 	and.w	r3, r3, #7
}
 800435e:	4618      	mov	r0, r3
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr
 8004368:	e000ed00 	.word	0xe000ed00

0800436c <__NVIC_EnableIRQ>:
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	4603      	mov	r3, r0
 8004374:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800437a:	2b00      	cmp	r3, #0
 800437c:	db0b      	blt.n	8004396 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800437e:	79fb      	ldrb	r3, [r7, #7]
 8004380:	f003 021f 	and.w	r2, r3, #31
 8004384:	4907      	ldr	r1, [pc, #28]	; (80043a4 <__NVIC_EnableIRQ+0x38>)
 8004386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438a:	095b      	lsrs	r3, r3, #5
 800438c:	2001      	movs	r0, #1
 800438e:	fa00 f202 	lsl.w	r2, r0, r2
 8004392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	e000e100 	.word	0xe000e100

080043a8 <__NVIC_DisableIRQ>:
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	db12      	blt.n	80043e0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ba:	79fb      	ldrb	r3, [r7, #7]
 80043bc:	f003 021f 	and.w	r2, r3, #31
 80043c0:	490a      	ldr	r1, [pc, #40]	; (80043ec <__NVIC_DisableIRQ+0x44>)
 80043c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	2001      	movs	r0, #1
 80043ca:	fa00 f202 	lsl.w	r2, r0, r2
 80043ce:	3320      	adds	r3, #32
 80043d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80043d4:	f3bf 8f4f 	dsb	sy
}
 80043d8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80043da:	f3bf 8f6f 	isb	sy
}
 80043de:	bf00      	nop
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	e000e100 	.word	0xe000e100

080043f0 <__NVIC_SetPriority>:
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	4603      	mov	r3, r0
 80043f8:	6039      	str	r1, [r7, #0]
 80043fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004400:	2b00      	cmp	r3, #0
 8004402:	db0a      	blt.n	800441a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	b2da      	uxtb	r2, r3
 8004408:	490c      	ldr	r1, [pc, #48]	; (800443c <__NVIC_SetPriority+0x4c>)
 800440a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800440e:	0112      	lsls	r2, r2, #4
 8004410:	b2d2      	uxtb	r2, r2
 8004412:	440b      	add	r3, r1
 8004414:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004418:	e00a      	b.n	8004430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	b2da      	uxtb	r2, r3
 800441e:	4908      	ldr	r1, [pc, #32]	; (8004440 <__NVIC_SetPriority+0x50>)
 8004420:	79fb      	ldrb	r3, [r7, #7]
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	3b04      	subs	r3, #4
 8004428:	0112      	lsls	r2, r2, #4
 800442a:	b2d2      	uxtb	r2, r2
 800442c:	440b      	add	r3, r1
 800442e:	761a      	strb	r2, [r3, #24]
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr
 800443c:	e000e100 	.word	0xe000e100
 8004440:	e000ed00 	.word	0xe000ed00

08004444 <NVIC_EncodePriority>:
{
 8004444:	b480      	push	{r7}
 8004446:	b089      	sub	sp, #36	; 0x24
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f1c3 0307 	rsb	r3, r3, #7
 800445e:	2b04      	cmp	r3, #4
 8004460:	bf28      	it	cs
 8004462:	2304      	movcs	r3, #4
 8004464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	3304      	adds	r3, #4
 800446a:	2b06      	cmp	r3, #6
 800446c:	d902      	bls.n	8004474 <NVIC_EncodePriority+0x30>
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	3b03      	subs	r3, #3
 8004472:	e000      	b.n	8004476 <NVIC_EncodePriority+0x32>
 8004474:	2300      	movs	r3, #0
 8004476:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004478:	f04f 32ff 	mov.w	r2, #4294967295
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	43da      	mvns	r2, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	401a      	ands	r2, r3
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800448c:	f04f 31ff 	mov.w	r1, #4294967295
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	fa01 f303 	lsl.w	r3, r1, r3
 8004496:	43d9      	mvns	r1, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800449c:	4313      	orrs	r3, r2
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3724      	adds	r7, #36	; 0x24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b082      	sub	sp, #8
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f7ff ff28 	bl	8004308 <__NVIC_SetPriorityGrouping>
}
 80044b8:	bf00      	nop
 80044ba:	3708      	adds	r7, #8
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
 80044cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80044ce:	2300      	movs	r3, #0
 80044d0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044d2:	f7ff ff3d 	bl	8004350 <__NVIC_GetPriorityGrouping>
 80044d6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	68b9      	ldr	r1, [r7, #8]
 80044dc:	6978      	ldr	r0, [r7, #20]
 80044de:	f7ff ffb1 	bl	8004444 <NVIC_EncodePriority>
 80044e2:	4602      	mov	r2, r0
 80044e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044e8:	4611      	mov	r1, r2
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff ff80 	bl	80043f0 <__NVIC_SetPriority>
}
 80044f0:	bf00      	nop
 80044f2:	3718      	adds	r7, #24
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	4603      	mov	r3, r0
 8004500:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff ff30 	bl	800436c <__NVIC_EnableIRQ>
}
 800450c:	bf00      	nop
 800450e:	3708      	adds	r7, #8
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800451e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff ff40 	bl	80043a8 <__NVIC_DisableIRQ>
}
 8004528:	bf00      	nop
 800452a:	3708      	adds	r7, #8
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004530:	b480      	push	{r7}
 8004532:	b087      	sub	sp, #28
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800453e:	e17f      	b.n	8004840 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	2101      	movs	r1, #1
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	fa01 f303 	lsl.w	r3, r1, r3
 800454c:	4013      	ands	r3, r2
 800454e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 8171 	beq.w	800483a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f003 0303 	and.w	r3, r3, #3
 8004560:	2b01      	cmp	r3, #1
 8004562:	d005      	beq.n	8004570 <HAL_GPIO_Init+0x40>
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f003 0303 	and.w	r3, r3, #3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d130      	bne.n	80045d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	2203      	movs	r2, #3
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	43db      	mvns	r3, r3
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4013      	ands	r3, r2
 8004586:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	68da      	ldr	r2, [r3, #12]
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4313      	orrs	r3, r2
 8004598:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045a6:	2201      	movs	r2, #1
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	fa02 f303 	lsl.w	r3, r2, r3
 80045ae:	43db      	mvns	r3, r3
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	4013      	ands	r3, r2
 80045b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	091b      	lsrs	r3, r3, #4
 80045bc:	f003 0201 	and.w	r2, r3, #1
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	2b03      	cmp	r3, #3
 80045dc:	d118      	bne.n	8004610 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80045e4:	2201      	movs	r2, #1
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ec:	43db      	mvns	r3, r3
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	4013      	ands	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	08db      	lsrs	r3, r3, #3
 80045fa:	f003 0201 	and.w	r2, r3, #1
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	2b03      	cmp	r3, #3
 800461a:	d017      	beq.n	800464c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	2203      	movs	r2, #3
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	693a      	ldr	r2, [r7, #16]
 8004630:	4013      	ands	r3, r2
 8004632:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	4313      	orrs	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d123      	bne.n	80046a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	08da      	lsrs	r2, r3, #3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3208      	adds	r2, #8
 8004660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004664:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f003 0307 	and.w	r3, r3, #7
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	220f      	movs	r2, #15
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	4013      	ands	r3, r2
 800467a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	691a      	ldr	r2, [r3, #16]
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	08da      	lsrs	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3208      	adds	r2, #8
 800469a:	6939      	ldr	r1, [r7, #16]
 800469c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	2203      	movs	r2, #3
 80046ac:	fa02 f303 	lsl.w	r3, r2, r3
 80046b0:	43db      	mvns	r3, r3
 80046b2:	693a      	ldr	r2, [r7, #16]
 80046b4:	4013      	ands	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 0203 	and.w	r2, r3, #3
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 80ac 	beq.w	800483a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046e2:	4b5f      	ldr	r3, [pc, #380]	; (8004860 <HAL_GPIO_Init+0x330>)
 80046e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046e6:	4a5e      	ldr	r2, [pc, #376]	; (8004860 <HAL_GPIO_Init+0x330>)
 80046e8:	f043 0301 	orr.w	r3, r3, #1
 80046ec:	6613      	str	r3, [r2, #96]	; 0x60
 80046ee:	4b5c      	ldr	r3, [pc, #368]	; (8004860 <HAL_GPIO_Init+0x330>)
 80046f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	60bb      	str	r3, [r7, #8]
 80046f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046fa:	4a5a      	ldr	r2, [pc, #360]	; (8004864 <HAL_GPIO_Init+0x334>)
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	089b      	lsrs	r3, r3, #2
 8004700:	3302      	adds	r3, #2
 8004702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004706:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	220f      	movs	r2, #15
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	43db      	mvns	r3, r3
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	4013      	ands	r3, r2
 800471c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004724:	d025      	beq.n	8004772 <HAL_GPIO_Init+0x242>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a4f      	ldr	r2, [pc, #316]	; (8004868 <HAL_GPIO_Init+0x338>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d01f      	beq.n	800476e <HAL_GPIO_Init+0x23e>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a4e      	ldr	r2, [pc, #312]	; (800486c <HAL_GPIO_Init+0x33c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d019      	beq.n	800476a <HAL_GPIO_Init+0x23a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a4d      	ldr	r2, [pc, #308]	; (8004870 <HAL_GPIO_Init+0x340>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d013      	beq.n	8004766 <HAL_GPIO_Init+0x236>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a4c      	ldr	r2, [pc, #304]	; (8004874 <HAL_GPIO_Init+0x344>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00d      	beq.n	8004762 <HAL_GPIO_Init+0x232>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a4b      	ldr	r2, [pc, #300]	; (8004878 <HAL_GPIO_Init+0x348>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d007      	beq.n	800475e <HAL_GPIO_Init+0x22e>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a4a      	ldr	r2, [pc, #296]	; (800487c <HAL_GPIO_Init+0x34c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d101      	bne.n	800475a <HAL_GPIO_Init+0x22a>
 8004756:	2306      	movs	r3, #6
 8004758:	e00c      	b.n	8004774 <HAL_GPIO_Init+0x244>
 800475a:	2307      	movs	r3, #7
 800475c:	e00a      	b.n	8004774 <HAL_GPIO_Init+0x244>
 800475e:	2305      	movs	r3, #5
 8004760:	e008      	b.n	8004774 <HAL_GPIO_Init+0x244>
 8004762:	2304      	movs	r3, #4
 8004764:	e006      	b.n	8004774 <HAL_GPIO_Init+0x244>
 8004766:	2303      	movs	r3, #3
 8004768:	e004      	b.n	8004774 <HAL_GPIO_Init+0x244>
 800476a:	2302      	movs	r3, #2
 800476c:	e002      	b.n	8004774 <HAL_GPIO_Init+0x244>
 800476e:	2301      	movs	r3, #1
 8004770:	e000      	b.n	8004774 <HAL_GPIO_Init+0x244>
 8004772:	2300      	movs	r3, #0
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	f002 0203 	and.w	r2, r2, #3
 800477a:	0092      	lsls	r2, r2, #2
 800477c:	4093      	lsls	r3, r2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004784:	4937      	ldr	r1, [pc, #220]	; (8004864 <HAL_GPIO_Init+0x334>)
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	089b      	lsrs	r3, r3, #2
 800478a:	3302      	adds	r3, #2
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004792:	4b3b      	ldr	r3, [pc, #236]	; (8004880 <HAL_GPIO_Init+0x350>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	43db      	mvns	r3, r3
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	4013      	ands	r3, r2
 80047a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d003      	beq.n	80047b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80047b6:	4a32      	ldr	r2, [pc, #200]	; (8004880 <HAL_GPIO_Init+0x350>)
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80047bc:	4b30      	ldr	r3, [pc, #192]	; (8004880 <HAL_GPIO_Init+0x350>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	43db      	mvns	r3, r3
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4013      	ands	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d003      	beq.n	80047e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4313      	orrs	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80047e0:	4a27      	ldr	r2, [pc, #156]	; (8004880 <HAL_GPIO_Init+0x350>)
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80047e6:	4b26      	ldr	r3, [pc, #152]	; (8004880 <HAL_GPIO_Init+0x350>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	43db      	mvns	r3, r3
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	4013      	ands	r3, r2
 80047f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4313      	orrs	r3, r2
 8004808:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800480a:	4a1d      	ldr	r2, [pc, #116]	; (8004880 <HAL_GPIO_Init+0x350>)
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004810:	4b1b      	ldr	r3, [pc, #108]	; (8004880 <HAL_GPIO_Init+0x350>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	43db      	mvns	r3, r3
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	4013      	ands	r3, r2
 800481e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800482c:	693a      	ldr	r2, [r7, #16]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004834:	4a12      	ldr	r2, [pc, #72]	; (8004880 <HAL_GPIO_Init+0x350>)
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	3301      	adds	r3, #1
 800483e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	fa22 f303 	lsr.w	r3, r2, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	f47f ae78 	bne.w	8004540 <HAL_GPIO_Init+0x10>
  }
}
 8004850:	bf00      	nop
 8004852:	bf00      	nop
 8004854:	371c      	adds	r7, #28
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	40021000 	.word	0x40021000
 8004864:	40010000 	.word	0x40010000
 8004868:	48000400 	.word	0x48000400
 800486c:	48000800 	.word	0x48000800
 8004870:	48000c00 	.word	0x48000c00
 8004874:	48001000 	.word	0x48001000
 8004878:	48001400 	.word	0x48001400
 800487c:	48001800 	.word	0x48001800
 8004880:	40010400 	.word	0x40010400

08004884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	460b      	mov	r3, r1
 800488e:	807b      	strh	r3, [r7, #2]
 8004890:	4613      	mov	r3, r2
 8004892:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004894:	787b      	ldrb	r3, [r7, #1]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800489a:	887a      	ldrh	r2, [r7, #2]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048a0:	e002      	b.n	80048a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048a2:	887a      	ldrh	r2, [r7, #2]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	4603      	mov	r3, r0
 80048bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048be:	4b08      	ldr	r3, [pc, #32]	; (80048e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048c0:	695a      	ldr	r2, [r3, #20]
 80048c2:	88fb      	ldrh	r3, [r7, #6]
 80048c4:	4013      	ands	r3, r2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d006      	beq.n	80048d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048ca:	4a05      	ldr	r2, [pc, #20]	; (80048e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048cc:	88fb      	ldrh	r3, [r7, #6]
 80048ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048d0:	88fb      	ldrh	r3, [r7, #6]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f7fc fb96 	bl	8001004 <HAL_GPIO_EXTI_Callback>
  }
}
 80048d8:	bf00      	nop
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40010400 	.word	0x40010400

080048e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80048e8:	4b04      	ldr	r3, [pc, #16]	; (80048fc <HAL_PWREx_GetVoltageRange+0x18>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	40007000 	.word	0x40007000

08004900 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800490e:	d130      	bne.n	8004972 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004910:	4b23      	ldr	r3, [pc, #140]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800491c:	d038      	beq.n	8004990 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800491e:	4b20      	ldr	r3, [pc, #128]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004926:	4a1e      	ldr	r2, [pc, #120]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004928:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800492c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800492e:	4b1d      	ldr	r3, [pc, #116]	; (80049a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2232      	movs	r2, #50	; 0x32
 8004934:	fb02 f303 	mul.w	r3, r2, r3
 8004938:	4a1b      	ldr	r2, [pc, #108]	; (80049a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800493a:	fba2 2303 	umull	r2, r3, r2, r3
 800493e:	0c9b      	lsrs	r3, r3, #18
 8004940:	3301      	adds	r3, #1
 8004942:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004944:	e002      	b.n	800494c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	3b01      	subs	r3, #1
 800494a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800494c:	4b14      	ldr	r3, [pc, #80]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004958:	d102      	bne.n	8004960 <HAL_PWREx_ControlVoltageScaling+0x60>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d1f2      	bne.n	8004946 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004960:	4b0f      	ldr	r3, [pc, #60]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800496c:	d110      	bne.n	8004990 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e00f      	b.n	8004992 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004972:	4b0b      	ldr	r3, [pc, #44]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800497a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800497e:	d007      	beq.n	8004990 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004980:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004988:	4a05      	ldr	r2, [pc, #20]	; (80049a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800498a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800498e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3714      	adds	r7, #20
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40007000 	.word	0x40007000
 80049a4:	2000001c 	.word	0x2000001c
 80049a8:	431bde83 	.word	0x431bde83

080049ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b088      	sub	sp, #32
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e3ca      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049be:	4b97      	ldr	r3, [pc, #604]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 030c 	and.w	r3, r3, #12
 80049c6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049c8:	4b94      	ldr	r3, [pc, #592]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	f003 0303 	and.w	r3, r3, #3
 80049d0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0310 	and.w	r3, r3, #16
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 80e4 	beq.w	8004ba8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d007      	beq.n	80049f6 <HAL_RCC_OscConfig+0x4a>
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	2b0c      	cmp	r3, #12
 80049ea:	f040 808b 	bne.w	8004b04 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	f040 8087 	bne.w	8004b04 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049f6:	4b89      	ldr	r3, [pc, #548]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d005      	beq.n	8004a0e <HAL_RCC_OscConfig+0x62>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e3a2      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a1a      	ldr	r2, [r3, #32]
 8004a12:	4b82      	ldr	r3, [pc, #520]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d004      	beq.n	8004a28 <HAL_RCC_OscConfig+0x7c>
 8004a1e:	4b7f      	ldr	r3, [pc, #508]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a26:	e005      	b.n	8004a34 <HAL_RCC_OscConfig+0x88>
 8004a28:	4b7c      	ldr	r3, [pc, #496]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a2e:	091b      	lsrs	r3, r3, #4
 8004a30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d223      	bcs.n	8004a80 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f000 fd87 	bl	8005550 <RCC_SetFlashLatencyFromMSIRange>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e383      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a4c:	4b73      	ldr	r3, [pc, #460]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a72      	ldr	r2, [pc, #456]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a52:	f043 0308 	orr.w	r3, r3, #8
 8004a56:	6013      	str	r3, [r2, #0]
 8004a58:	4b70      	ldr	r3, [pc, #448]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	496d      	ldr	r1, [pc, #436]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a6a:	4b6c      	ldr	r3, [pc, #432]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	69db      	ldr	r3, [r3, #28]
 8004a76:	021b      	lsls	r3, r3, #8
 8004a78:	4968      	ldr	r1, [pc, #416]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	604b      	str	r3, [r1, #4]
 8004a7e:	e025      	b.n	8004acc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a80:	4b66      	ldr	r3, [pc, #408]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a65      	ldr	r2, [pc, #404]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a86:	f043 0308 	orr.w	r3, r3, #8
 8004a8a:	6013      	str	r3, [r2, #0]
 8004a8c:	4b63      	ldr	r3, [pc, #396]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	4960      	ldr	r1, [pc, #384]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a9e:	4b5f      	ldr	r3, [pc, #380]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	021b      	lsls	r3, r3, #8
 8004aac:	495b      	ldr	r1, [pc, #364]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d109      	bne.n	8004acc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f000 fd47 	bl	8005550 <RCC_SetFlashLatencyFromMSIRange>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e343      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004acc:	f000 fc4a 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	4b52      	ldr	r3, [pc, #328]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	091b      	lsrs	r3, r3, #4
 8004ad8:	f003 030f 	and.w	r3, r3, #15
 8004adc:	4950      	ldr	r1, [pc, #320]	; (8004c20 <HAL_RCC_OscConfig+0x274>)
 8004ade:	5ccb      	ldrb	r3, [r1, r3]
 8004ae0:	f003 031f 	and.w	r3, r3, #31
 8004ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ae8:	4a4e      	ldr	r2, [pc, #312]	; (8004c24 <HAL_RCC_OscConfig+0x278>)
 8004aea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004aec:	4b4e      	ldr	r3, [pc, #312]	; (8004c28 <HAL_RCC_OscConfig+0x27c>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4618      	mov	r0, r3
 8004af2:	f7fc ff2b 	bl	800194c <HAL_InitTick>
 8004af6:	4603      	mov	r3, r0
 8004af8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d052      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
 8004b02:	e327      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d032      	beq.n	8004b72 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b0c:	4b43      	ldr	r3, [pc, #268]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a42      	ldr	r2, [pc, #264]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b12:	f043 0301 	orr.w	r3, r3, #1
 8004b16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b18:	f7ff fbea 	bl	80042f0 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b20:	f7ff fbe6 	bl	80042f0 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e310      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b32:	4b3a      	ldr	r3, [pc, #232]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0f0      	beq.n	8004b20 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b3e:	4b37      	ldr	r3, [pc, #220]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a36      	ldr	r2, [pc, #216]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b44:	f043 0308 	orr.w	r3, r3, #8
 8004b48:	6013      	str	r3, [r2, #0]
 8004b4a:	4b34      	ldr	r3, [pc, #208]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	4931      	ldr	r1, [pc, #196]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b5c:	4b2f      	ldr	r3, [pc, #188]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	021b      	lsls	r3, r3, #8
 8004b6a:	492c      	ldr	r1, [pc, #176]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	604b      	str	r3, [r1, #4]
 8004b70:	e01a      	b.n	8004ba8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004b72:	4b2a      	ldr	r3, [pc, #168]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a29      	ldr	r2, [pc, #164]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b78:	f023 0301 	bic.w	r3, r3, #1
 8004b7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b7e:	f7ff fbb7 	bl	80042f0 <HAL_GetTick>
 8004b82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b84:	e008      	b.n	8004b98 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b86:	f7ff fbb3 	bl	80042f0 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e2dd      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b98:	4b20      	ldr	r3, [pc, #128]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1f0      	bne.n	8004b86 <HAL_RCC_OscConfig+0x1da>
 8004ba4:	e000      	b.n	8004ba8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ba6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0301 	and.w	r3, r3, #1
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d074      	beq.n	8004c9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	d005      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x21a>
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	2b0c      	cmp	r3, #12
 8004bbe:	d10e      	bne.n	8004bde <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	2b03      	cmp	r3, #3
 8004bc4:	d10b      	bne.n	8004bde <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bc6:	4b15      	ldr	r3, [pc, #84]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d064      	beq.n	8004c9c <HAL_RCC_OscConfig+0x2f0>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d160      	bne.n	8004c9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e2ba      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004be6:	d106      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x24a>
 8004be8:	4b0c      	ldr	r3, [pc, #48]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a0b      	ldr	r2, [pc, #44]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf2:	6013      	str	r3, [r2, #0]
 8004bf4:	e026      	b.n	8004c44 <HAL_RCC_OscConfig+0x298>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bfe:	d115      	bne.n	8004c2c <HAL_RCC_OscConfig+0x280>
 8004c00:	4b06      	ldr	r3, [pc, #24]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a05      	ldr	r2, [pc, #20]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004c06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	4b03      	ldr	r3, [pc, #12]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a02      	ldr	r2, [pc, #8]	; (8004c1c <HAL_RCC_OscConfig+0x270>)
 8004c12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c16:	6013      	str	r3, [r2, #0]
 8004c18:	e014      	b.n	8004c44 <HAL_RCC_OscConfig+0x298>
 8004c1a:	bf00      	nop
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	0800b9a8 	.word	0x0800b9a8
 8004c24:	2000001c 	.word	0x2000001c
 8004c28:	20000028 	.word	0x20000028
 8004c2c:	4ba0      	ldr	r3, [pc, #640]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a9f      	ldr	r2, [pc, #636]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c36:	6013      	str	r3, [r2, #0]
 8004c38:	4b9d      	ldr	r3, [pc, #628]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a9c      	ldr	r2, [pc, #624]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004c3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d013      	beq.n	8004c74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4c:	f7ff fb50 	bl	80042f0 <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c54:	f7ff fb4c 	bl	80042f0 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b64      	cmp	r3, #100	; 0x64
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e276      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c66:	4b92      	ldr	r3, [pc, #584]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d0f0      	beq.n	8004c54 <HAL_RCC_OscConfig+0x2a8>
 8004c72:	e014      	b.n	8004c9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c74:	f7ff fb3c 	bl	80042f0 <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c7c:	f7ff fb38 	bl	80042f0 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b64      	cmp	r3, #100	; 0x64
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e262      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c8e:	4b88      	ldr	r3, [pc, #544]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1f0      	bne.n	8004c7c <HAL_RCC_OscConfig+0x2d0>
 8004c9a:	e000      	b.n	8004c9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d060      	beq.n	8004d6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d005      	beq.n	8004cbc <HAL_RCC_OscConfig+0x310>
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	2b0c      	cmp	r3, #12
 8004cb4:	d119      	bne.n	8004cea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d116      	bne.n	8004cea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cbc:	4b7c      	ldr	r3, [pc, #496]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d005      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x328>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e23f      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cd4:	4b76      	ldr	r3, [pc, #472]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	061b      	lsls	r3, r3, #24
 8004ce2:	4973      	ldr	r1, [pc, #460]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ce8:	e040      	b.n	8004d6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d023      	beq.n	8004d3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cf2:	4b6f      	ldr	r3, [pc, #444]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a6e      	ldr	r2, [pc, #440]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfe:	f7ff faf7 	bl	80042f0 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d04:	e008      	b.n	8004d18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d06:	f7ff faf3 	bl	80042f0 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e21d      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d18:	4b65      	ldr	r3, [pc, #404]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0f0      	beq.n	8004d06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d24:	4b62      	ldr	r3, [pc, #392]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	061b      	lsls	r3, r3, #24
 8004d32:	495f      	ldr	r1, [pc, #380]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	604b      	str	r3, [r1, #4]
 8004d38:	e018      	b.n	8004d6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d3a:	4b5d      	ldr	r3, [pc, #372]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a5c      	ldr	r2, [pc, #368]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d46:	f7ff fad3 	bl	80042f0 <HAL_GetTick>
 8004d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d4e:	f7ff facf 	bl	80042f0 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e1f9      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d60:	4b53      	ldr	r3, [pc, #332]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d1f0      	bne.n	8004d4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0308 	and.w	r3, r3, #8
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d03c      	beq.n	8004df2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d01c      	beq.n	8004dba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d80:	4b4b      	ldr	r3, [pc, #300]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d86:	4a4a      	ldr	r2, [pc, #296]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004d88:	f043 0301 	orr.w	r3, r3, #1
 8004d8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d90:	f7ff faae 	bl	80042f0 <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d96:	e008      	b.n	8004daa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d98:	f7ff faaa 	bl	80042f0 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e1d4      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004daa:	4b41      	ldr	r3, [pc, #260]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0ef      	beq.n	8004d98 <HAL_RCC_OscConfig+0x3ec>
 8004db8:	e01b      	b.n	8004df2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dba:	4b3d      	ldr	r3, [pc, #244]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004dbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dc0:	4a3b      	ldr	r2, [pc, #236]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004dc2:	f023 0301 	bic.w	r3, r3, #1
 8004dc6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dca:	f7ff fa91 	bl	80042f0 <HAL_GetTick>
 8004dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dd0:	e008      	b.n	8004de4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dd2:	f7ff fa8d 	bl	80042f0 <HAL_GetTick>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d901      	bls.n	8004de4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e1b7      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004de4:	4b32      	ldr	r3, [pc, #200]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1ef      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0304 	and.w	r3, r3, #4
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 80a6 	beq.w	8004f4c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e00:	2300      	movs	r3, #0
 8004e02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e04:	4b2a      	ldr	r3, [pc, #168]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10d      	bne.n	8004e2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e10:	4b27      	ldr	r3, [pc, #156]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e14:	4a26      	ldr	r2, [pc, #152]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e1a:	6593      	str	r3, [r2, #88]	; 0x58
 8004e1c:	4b24      	ldr	r3, [pc, #144]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e24:	60bb      	str	r3, [r7, #8]
 8004e26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e2c:	4b21      	ldr	r3, [pc, #132]	; (8004eb4 <HAL_RCC_OscConfig+0x508>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d118      	bne.n	8004e6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e38:	4b1e      	ldr	r3, [pc, #120]	; (8004eb4 <HAL_RCC_OscConfig+0x508>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a1d      	ldr	r2, [pc, #116]	; (8004eb4 <HAL_RCC_OscConfig+0x508>)
 8004e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e44:	f7ff fa54 	bl	80042f0 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e4a:	e008      	b.n	8004e5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e4c:	f7ff fa50 	bl	80042f0 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e17a      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e5e:	4b15      	ldr	r3, [pc, #84]	; (8004eb4 <HAL_RCC_OscConfig+0x508>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d0f0      	beq.n	8004e4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d108      	bne.n	8004e84 <HAL_RCC_OscConfig+0x4d8>
 8004e72:	4b0f      	ldr	r3, [pc, #60]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	4a0d      	ldr	r2, [pc, #52]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e7a:	f043 0301 	orr.w	r3, r3, #1
 8004e7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e82:	e029      	b.n	8004ed8 <HAL_RCC_OscConfig+0x52c>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	2b05      	cmp	r3, #5
 8004e8a:	d115      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x50c>
 8004e8c:	4b08      	ldr	r3, [pc, #32]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e92:	4a07      	ldr	r2, [pc, #28]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e94:	f043 0304 	orr.w	r3, r3, #4
 8004e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e9c:	4b04      	ldr	r3, [pc, #16]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ea2:	4a03      	ldr	r2, [pc, #12]	; (8004eb0 <HAL_RCC_OscConfig+0x504>)
 8004ea4:	f043 0301 	orr.w	r3, r3, #1
 8004ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004eac:	e014      	b.n	8004ed8 <HAL_RCC_OscConfig+0x52c>
 8004eae:	bf00      	nop
 8004eb0:	40021000 	.word	0x40021000
 8004eb4:	40007000 	.word	0x40007000
 8004eb8:	4b9c      	ldr	r3, [pc, #624]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebe:	4a9b      	ldr	r2, [pc, #620]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004ec0:	f023 0301 	bic.w	r3, r3, #1
 8004ec4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ec8:	4b98      	ldr	r3, [pc, #608]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ece:	4a97      	ldr	r2, [pc, #604]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004ed0:	f023 0304 	bic.w	r3, r3, #4
 8004ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d016      	beq.n	8004f0e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee0:	f7ff fa06 	bl	80042f0 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ee6:	e00a      	b.n	8004efe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ee8:	f7ff fa02 	bl	80042f0 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e12a      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004efe:	4b8b      	ldr	r3, [pc, #556]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0ed      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x53c>
 8004f0c:	e015      	b.n	8004f3a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f0e:	f7ff f9ef 	bl	80042f0 <HAL_GetTick>
 8004f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f14:	e00a      	b.n	8004f2c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f16:	f7ff f9eb 	bl	80042f0 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e113      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f2c:	4b7f      	ldr	r3, [pc, #508]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1ed      	bne.n	8004f16 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f3a:	7ffb      	ldrb	r3, [r7, #31]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d105      	bne.n	8004f4c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f40:	4b7a      	ldr	r3, [pc, #488]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f44:	4a79      	ldr	r2, [pc, #484]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004f46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f4a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 80fe 	beq.w	8005152 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	f040 80d0 	bne.w	8005100 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004f60:	4b72      	ldr	r3, [pc, #456]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f003 0203 	and.w	r2, r3, #3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d130      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d127      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f90:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d11f      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fa0:	2a07      	cmp	r2, #7
 8004fa2:	bf14      	ite	ne
 8004fa4:	2201      	movne	r2, #1
 8004fa6:	2200      	moveq	r2, #0
 8004fa8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d113      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb8:	085b      	lsrs	r3, r3, #1
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d109      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fcc:	085b      	lsrs	r3, r3, #1
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d06e      	beq.n	80050b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	2b0c      	cmp	r3, #12
 8004fda:	d069      	beq.n	80050b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004fdc:	4b53      	ldr	r3, [pc, #332]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d105      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004fe8:	4b50      	ldr	r3, [pc, #320]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e0ad      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004ff8:	4b4c      	ldr	r3, [pc, #304]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a4b      	ldr	r2, [pc, #300]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8004ffe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005002:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005004:	f7ff f974 	bl	80042f0 <HAL_GetTick>
 8005008:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800500a:	e008      	b.n	800501e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800500c:	f7ff f970 	bl	80042f0 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b02      	cmp	r3, #2
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e09a      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800501e:	4b43      	ldr	r3, [pc, #268]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1f0      	bne.n	800500c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800502a:	4b40      	ldr	r3, [pc, #256]	; (800512c <HAL_RCC_OscConfig+0x780>)
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	4b40      	ldr	r3, [pc, #256]	; (8005130 <HAL_RCC_OscConfig+0x784>)
 8005030:	4013      	ands	r3, r2
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800503a:	3a01      	subs	r2, #1
 800503c:	0112      	lsls	r2, r2, #4
 800503e:	4311      	orrs	r1, r2
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005044:	0212      	lsls	r2, r2, #8
 8005046:	4311      	orrs	r1, r2
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800504c:	0852      	lsrs	r2, r2, #1
 800504e:	3a01      	subs	r2, #1
 8005050:	0552      	lsls	r2, r2, #21
 8005052:	4311      	orrs	r1, r2
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005058:	0852      	lsrs	r2, r2, #1
 800505a:	3a01      	subs	r2, #1
 800505c:	0652      	lsls	r2, r2, #25
 800505e:	4311      	orrs	r1, r2
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005064:	0912      	lsrs	r2, r2, #4
 8005066:	0452      	lsls	r2, r2, #17
 8005068:	430a      	orrs	r2, r1
 800506a:	4930      	ldr	r1, [pc, #192]	; (800512c <HAL_RCC_OscConfig+0x780>)
 800506c:	4313      	orrs	r3, r2
 800506e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005070:	4b2e      	ldr	r3, [pc, #184]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a2d      	ldr	r2, [pc, #180]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8005076:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800507a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800507c:	4b2b      	ldr	r3, [pc, #172]	; (800512c <HAL_RCC_OscConfig+0x780>)
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	4a2a      	ldr	r2, [pc, #168]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8005082:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005086:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005088:	f7ff f932 	bl	80042f0 <HAL_GetTick>
 800508c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800508e:	e008      	b.n	80050a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005090:	f7ff f92e 	bl	80042f0 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	2b02      	cmp	r3, #2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e058      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050a2:	4b22      	ldr	r3, [pc, #136]	; (800512c <HAL_RCC_OscConfig+0x780>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0f0      	beq.n	8005090 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050ae:	e050      	b.n	8005152 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e04f      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050b4:	4b1d      	ldr	r3, [pc, #116]	; (800512c <HAL_RCC_OscConfig+0x780>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d148      	bne.n	8005152 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80050c0:	4b1a      	ldr	r3, [pc, #104]	; (800512c <HAL_RCC_OscConfig+0x780>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a19      	ldr	r2, [pc, #100]	; (800512c <HAL_RCC_OscConfig+0x780>)
 80050c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050cc:	4b17      	ldr	r3, [pc, #92]	; (800512c <HAL_RCC_OscConfig+0x780>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	4a16      	ldr	r2, [pc, #88]	; (800512c <HAL_RCC_OscConfig+0x780>)
 80050d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80050d8:	f7ff f90a 	bl	80042f0 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e0:	f7ff f906 	bl	80042f0 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e030      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050f2:	4b0e      	ldr	r3, [pc, #56]	; (800512c <HAL_RCC_OscConfig+0x780>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d0f0      	beq.n	80050e0 <HAL_RCC_OscConfig+0x734>
 80050fe:	e028      	b.n	8005152 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	2b0c      	cmp	r3, #12
 8005104:	d023      	beq.n	800514e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005106:	4b09      	ldr	r3, [pc, #36]	; (800512c <HAL_RCC_OscConfig+0x780>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a08      	ldr	r2, [pc, #32]	; (800512c <HAL_RCC_OscConfig+0x780>)
 800510c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005110:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005112:	f7ff f8ed 	bl	80042f0 <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005118:	e00c      	b.n	8005134 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511a:	f7ff f8e9 	bl	80042f0 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d905      	bls.n	8005134 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e013      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
 800512c:	40021000 	.word	0x40021000
 8005130:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005134:	4b09      	ldr	r3, [pc, #36]	; (800515c <HAL_RCC_OscConfig+0x7b0>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1ec      	bne.n	800511a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005140:	4b06      	ldr	r3, [pc, #24]	; (800515c <HAL_RCC_OscConfig+0x7b0>)
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	4905      	ldr	r1, [pc, #20]	; (800515c <HAL_RCC_OscConfig+0x7b0>)
 8005146:	4b06      	ldr	r3, [pc, #24]	; (8005160 <HAL_RCC_OscConfig+0x7b4>)
 8005148:	4013      	ands	r3, r2
 800514a:	60cb      	str	r3, [r1, #12]
 800514c:	e001      	b.n	8005152 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3720      	adds	r7, #32
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	40021000 	.word	0x40021000
 8005160:	feeefffc 	.word	0xfeeefffc

08005164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d101      	bne.n	8005178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e0e7      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005178:	4b75      	ldr	r3, [pc, #468]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0307 	and.w	r3, r3, #7
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d910      	bls.n	80051a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005186:	4b72      	ldr	r3, [pc, #456]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f023 0207 	bic.w	r2, r3, #7
 800518e:	4970      	ldr	r1, [pc, #448]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	4313      	orrs	r3, r2
 8005194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005196:	4b6e      	ldr	r3, [pc, #440]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0307 	and.w	r3, r3, #7
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d001      	beq.n	80051a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e0cf      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0302 	and.w	r3, r3, #2
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d010      	beq.n	80051d6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689a      	ldr	r2, [r3, #8]
 80051b8:	4b66      	ldr	r3, [pc, #408]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d908      	bls.n	80051d6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051c4:	4b63      	ldr	r3, [pc, #396]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	4960      	ldr	r1, [pc, #384]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d04c      	beq.n	800527c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	2b03      	cmp	r3, #3
 80051e8:	d107      	bne.n	80051fa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ea:	4b5a      	ldr	r3, [pc, #360]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d121      	bne.n	800523a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e0a6      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d107      	bne.n	8005212 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005202:	4b54      	ldr	r3, [pc, #336]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d115      	bne.n	800523a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e09a      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d107      	bne.n	800522a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800521a:	4b4e      	ldr	r3, [pc, #312]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d109      	bne.n	800523a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e08e      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800522a:	4b4a      	ldr	r3, [pc, #296]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e086      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800523a:	4b46      	ldr	r3, [pc, #280]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f023 0203 	bic.w	r2, r3, #3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	4943      	ldr	r1, [pc, #268]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 8005248:	4313      	orrs	r3, r2
 800524a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800524c:	f7ff f850 	bl	80042f0 <HAL_GetTick>
 8005250:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005252:	e00a      	b.n	800526a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005254:	f7ff f84c 	bl	80042f0 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005262:	4293      	cmp	r3, r2
 8005264:	d901      	bls.n	800526a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	e06e      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526a:	4b3a      	ldr	r3, [pc, #232]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 020c 	and.w	r2, r3, #12
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	429a      	cmp	r2, r3
 800527a:	d1eb      	bne.n	8005254 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d010      	beq.n	80052aa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	4b31      	ldr	r3, [pc, #196]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005294:	429a      	cmp	r2, r3
 8005296:	d208      	bcs.n	80052aa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005298:	4b2e      	ldr	r3, [pc, #184]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	492b      	ldr	r1, [pc, #172]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052aa:	4b29      	ldr	r3, [pc, #164]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0307 	and.w	r3, r3, #7
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d210      	bcs.n	80052da <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052b8:	4b25      	ldr	r3, [pc, #148]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f023 0207 	bic.w	r2, r3, #7
 80052c0:	4923      	ldr	r1, [pc, #140]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c8:	4b21      	ldr	r3, [pc, #132]	; (8005350 <HAL_RCC_ClockConfig+0x1ec>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0307 	and.w	r3, r3, #7
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d001      	beq.n	80052da <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e036      	b.n	8005348 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d008      	beq.n	80052f8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e6:	4b1b      	ldr	r3, [pc, #108]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	4918      	ldr	r1, [pc, #96]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0308 	and.w	r3, r3, #8
 8005300:	2b00      	cmp	r3, #0
 8005302:	d009      	beq.n	8005318 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005304:	4b13      	ldr	r3, [pc, #76]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	00db      	lsls	r3, r3, #3
 8005312:	4910      	ldr	r1, [pc, #64]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 8005314:	4313      	orrs	r3, r2
 8005316:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005318:	f000 f824 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 800531c:	4602      	mov	r2, r0
 800531e:	4b0d      	ldr	r3, [pc, #52]	; (8005354 <HAL_RCC_ClockConfig+0x1f0>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	091b      	lsrs	r3, r3, #4
 8005324:	f003 030f 	and.w	r3, r3, #15
 8005328:	490b      	ldr	r1, [pc, #44]	; (8005358 <HAL_RCC_ClockConfig+0x1f4>)
 800532a:	5ccb      	ldrb	r3, [r1, r3]
 800532c:	f003 031f 	and.w	r3, r3, #31
 8005330:	fa22 f303 	lsr.w	r3, r2, r3
 8005334:	4a09      	ldr	r2, [pc, #36]	; (800535c <HAL_RCC_ClockConfig+0x1f8>)
 8005336:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005338:	4b09      	ldr	r3, [pc, #36]	; (8005360 <HAL_RCC_ClockConfig+0x1fc>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4618      	mov	r0, r3
 800533e:	f7fc fb05 	bl	800194c <HAL_InitTick>
 8005342:	4603      	mov	r3, r0
 8005344:	72fb      	strb	r3, [r7, #11]

  return status;
 8005346:	7afb      	ldrb	r3, [r7, #11]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	40022000 	.word	0x40022000
 8005354:	40021000 	.word	0x40021000
 8005358:	0800b9a8 	.word	0x0800b9a8
 800535c:	2000001c 	.word	0x2000001c
 8005360:	20000028 	.word	0x20000028

08005364 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005364:	b480      	push	{r7}
 8005366:	b089      	sub	sp, #36	; 0x24
 8005368:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800536a:	2300      	movs	r3, #0
 800536c:	61fb      	str	r3, [r7, #28]
 800536e:	2300      	movs	r3, #0
 8005370:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005372:	4b3e      	ldr	r3, [pc, #248]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 030c 	and.w	r3, r3, #12
 800537a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800537c:	4b3b      	ldr	r3, [pc, #236]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	f003 0303 	and.w	r3, r3, #3
 8005384:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d005      	beq.n	8005398 <HAL_RCC_GetSysClockFreq+0x34>
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	2b0c      	cmp	r3, #12
 8005390:	d121      	bne.n	80053d6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2b01      	cmp	r3, #1
 8005396:	d11e      	bne.n	80053d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005398:	4b34      	ldr	r3, [pc, #208]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0308 	and.w	r3, r3, #8
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d107      	bne.n	80053b4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80053a4:	4b31      	ldr	r3, [pc, #196]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 80053a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053aa:	0a1b      	lsrs	r3, r3, #8
 80053ac:	f003 030f 	and.w	r3, r3, #15
 80053b0:	61fb      	str	r3, [r7, #28]
 80053b2:	e005      	b.n	80053c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80053b4:	4b2d      	ldr	r3, [pc, #180]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	091b      	lsrs	r3, r3, #4
 80053ba:	f003 030f 	and.w	r3, r3, #15
 80053be:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80053c0:	4a2b      	ldr	r2, [pc, #172]	; (8005470 <HAL_RCC_GetSysClockFreq+0x10c>)
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053c8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d10d      	bne.n	80053ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053d4:	e00a      	b.n	80053ec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	2b04      	cmp	r3, #4
 80053da:	d102      	bne.n	80053e2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053dc:	4b25      	ldr	r3, [pc, #148]	; (8005474 <HAL_RCC_GetSysClockFreq+0x110>)
 80053de:	61bb      	str	r3, [r7, #24]
 80053e0:	e004      	b.n	80053ec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d101      	bne.n	80053ec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053e8:	4b23      	ldr	r3, [pc, #140]	; (8005478 <HAL_RCC_GetSysClockFreq+0x114>)
 80053ea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	2b0c      	cmp	r3, #12
 80053f0:	d134      	bne.n	800545c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053f2:	4b1e      	ldr	r3, [pc, #120]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	f003 0303 	and.w	r3, r3, #3
 80053fa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d003      	beq.n	800540a <HAL_RCC_GetSysClockFreq+0xa6>
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2b03      	cmp	r3, #3
 8005406:	d003      	beq.n	8005410 <HAL_RCC_GetSysClockFreq+0xac>
 8005408:	e005      	b.n	8005416 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800540a:	4b1a      	ldr	r3, [pc, #104]	; (8005474 <HAL_RCC_GetSysClockFreq+0x110>)
 800540c:	617b      	str	r3, [r7, #20]
      break;
 800540e:	e005      	b.n	800541c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005410:	4b19      	ldr	r3, [pc, #100]	; (8005478 <HAL_RCC_GetSysClockFreq+0x114>)
 8005412:	617b      	str	r3, [r7, #20]
      break;
 8005414:	e002      	b.n	800541c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	617b      	str	r3, [r7, #20]
      break;
 800541a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800541c:	4b13      	ldr	r3, [pc, #76]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	091b      	lsrs	r3, r3, #4
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	3301      	adds	r3, #1
 8005428:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800542a:	4b10      	ldr	r3, [pc, #64]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	0a1b      	lsrs	r3, r3, #8
 8005430:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	fb03 f202 	mul.w	r2, r3, r2
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005440:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005442:	4b0a      	ldr	r3, [pc, #40]	; (800546c <HAL_RCC_GetSysClockFreq+0x108>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	0e5b      	lsrs	r3, r3, #25
 8005448:	f003 0303 	and.w	r3, r3, #3
 800544c:	3301      	adds	r3, #1
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	fbb2 f3f3 	udiv	r3, r2, r3
 800545a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800545c:	69bb      	ldr	r3, [r7, #24]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3724      	adds	r7, #36	; 0x24
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	40021000 	.word	0x40021000
 8005470:	0800b9c0 	.word	0x0800b9c0
 8005474:	00f42400 	.word	0x00f42400
 8005478:	007a1200 	.word	0x007a1200

0800547c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800547c:	b480      	push	{r7}
 800547e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005480:	4b03      	ldr	r3, [pc, #12]	; (8005490 <HAL_RCC_GetHCLKFreq+0x14>)
 8005482:	681b      	ldr	r3, [r3, #0]
}
 8005484:	4618      	mov	r0, r3
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	2000001c 	.word	0x2000001c

08005494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005498:	f7ff fff0 	bl	800547c <HAL_RCC_GetHCLKFreq>
 800549c:	4602      	mov	r2, r0
 800549e:	4b06      	ldr	r3, [pc, #24]	; (80054b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	0a1b      	lsrs	r3, r3, #8
 80054a4:	f003 0307 	and.w	r3, r3, #7
 80054a8:	4904      	ldr	r1, [pc, #16]	; (80054bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80054aa:	5ccb      	ldrb	r3, [r1, r3]
 80054ac:	f003 031f 	and.w	r3, r3, #31
 80054b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40021000 	.word	0x40021000
 80054bc:	0800b9b8 	.word	0x0800b9b8

080054c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80054c4:	f7ff ffda 	bl	800547c <HAL_RCC_GetHCLKFreq>
 80054c8:	4602      	mov	r2, r0
 80054ca:	4b06      	ldr	r3, [pc, #24]	; (80054e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	0adb      	lsrs	r3, r3, #11
 80054d0:	f003 0307 	and.w	r3, r3, #7
 80054d4:	4904      	ldr	r1, [pc, #16]	; (80054e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80054d6:	5ccb      	ldrb	r3, [r1, r3]
 80054d8:	f003 031f 	and.w	r3, r3, #31
 80054dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	40021000 	.word	0x40021000
 80054e8:	0800b9b8 	.word	0x0800b9b8

080054ec <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	220f      	movs	r2, #15
 80054fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80054fc:	4b12      	ldr	r3, [pc, #72]	; (8005548 <HAL_RCC_GetClockConfig+0x5c>)
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f003 0203 	and.w	r2, r3, #3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005508:	4b0f      	ldr	r3, [pc, #60]	; (8005548 <HAL_RCC_GetClockConfig+0x5c>)
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005514:	4b0c      	ldr	r3, [pc, #48]	; (8005548 <HAL_RCC_GetClockConfig+0x5c>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005520:	4b09      	ldr	r3, [pc, #36]	; (8005548 <HAL_RCC_GetClockConfig+0x5c>)
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	08db      	lsrs	r3, r3, #3
 8005526:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800552e:	4b07      	ldr	r3, [pc, #28]	; (800554c <HAL_RCC_GetClockConfig+0x60>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0207 	and.w	r2, r3, #7
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	601a      	str	r2, [r3, #0]
}
 800553a:	bf00      	nop
 800553c:	370c      	adds	r7, #12
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40021000 	.word	0x40021000
 800554c:	40022000 	.word	0x40022000

08005550 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005558:	2300      	movs	r3, #0
 800555a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800555c:	4b2a      	ldr	r3, [pc, #168]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800555e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005568:	f7ff f9bc 	bl	80048e4 <HAL_PWREx_GetVoltageRange>
 800556c:	6178      	str	r0, [r7, #20]
 800556e:	e014      	b.n	800559a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005570:	4b25      	ldr	r3, [pc, #148]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005574:	4a24      	ldr	r2, [pc, #144]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800557a:	6593      	str	r3, [r2, #88]	; 0x58
 800557c:	4b22      	ldr	r3, [pc, #136]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800557e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005584:	60fb      	str	r3, [r7, #12]
 8005586:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005588:	f7ff f9ac 	bl	80048e4 <HAL_PWREx_GetVoltageRange>
 800558c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800558e:	4b1e      	ldr	r3, [pc, #120]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005592:	4a1d      	ldr	r2, [pc, #116]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005594:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005598:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055a0:	d10b      	bne.n	80055ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2b80      	cmp	r3, #128	; 0x80
 80055a6:	d919      	bls.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2ba0      	cmp	r3, #160	; 0xa0
 80055ac:	d902      	bls.n	80055b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055ae:	2302      	movs	r3, #2
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	e013      	b.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80055b4:	2301      	movs	r3, #1
 80055b6:	613b      	str	r3, [r7, #16]
 80055b8:	e010      	b.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b80      	cmp	r3, #128	; 0x80
 80055be:	d902      	bls.n	80055c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80055c0:	2303      	movs	r3, #3
 80055c2:	613b      	str	r3, [r7, #16]
 80055c4:	e00a      	b.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b80      	cmp	r3, #128	; 0x80
 80055ca:	d102      	bne.n	80055d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055cc:	2302      	movs	r3, #2
 80055ce:	613b      	str	r3, [r7, #16]
 80055d0:	e004      	b.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b70      	cmp	r3, #112	; 0x70
 80055d6:	d101      	bne.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80055d8:	2301      	movs	r3, #1
 80055da:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80055dc:	4b0b      	ldr	r3, [pc, #44]	; (800560c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f023 0207 	bic.w	r2, r3, #7
 80055e4:	4909      	ldr	r1, [pc, #36]	; (800560c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80055ec:	4b07      	ldr	r3, [pc, #28]	; (800560c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0307 	and.w	r3, r3, #7
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d001      	beq.n	80055fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e000      	b.n	8005600 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	40021000 	.word	0x40021000
 800560c:	40022000 	.word	0x40022000

08005610 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005618:	2300      	movs	r3, #0
 800561a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800561c:	2300      	movs	r3, #0
 800561e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005628:	2b00      	cmp	r3, #0
 800562a:	d041      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005630:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005634:	d02a      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005636:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800563a:	d824      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800563c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005640:	d008      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005642:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005646:	d81e      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00a      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800564c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005650:	d010      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005652:	e018      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005654:	4b86      	ldr	r3, [pc, #536]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	4a85      	ldr	r2, [pc, #532]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800565a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800565e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005660:	e015      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	3304      	adds	r3, #4
 8005666:	2100      	movs	r1, #0
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fabb 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 800566e:	4603      	mov	r3, r0
 8005670:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005672:	e00c      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	3320      	adds	r3, #32
 8005678:	2100      	movs	r1, #0
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fba6 	bl	8005dcc <RCCEx_PLLSAI2_Config>
 8005680:	4603      	mov	r3, r0
 8005682:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005684:	e003      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	74fb      	strb	r3, [r7, #19]
      break;
 800568a:	e000      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800568c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800568e:	7cfb      	ldrb	r3, [r7, #19]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10b      	bne.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005694:	4b76      	ldr	r3, [pc, #472]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056a2:	4973      	ldr	r1, [pc, #460]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80056aa:	e001      	b.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ac:	7cfb      	ldrb	r3, [r7, #19]
 80056ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d041      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80056c4:	d02a      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80056c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80056ca:	d824      	bhi.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80056cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056d0:	d008      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80056d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056d6:	d81e      	bhi.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d00a      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80056dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80056e0:	d010      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80056e2:	e018      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056e4:	4b62      	ldr	r3, [pc, #392]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	4a61      	ldr	r2, [pc, #388]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056f0:	e015      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	3304      	adds	r3, #4
 80056f6:	2100      	movs	r1, #0
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 fa73 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 80056fe:	4603      	mov	r3, r0
 8005700:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005702:	e00c      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	3320      	adds	r3, #32
 8005708:	2100      	movs	r1, #0
 800570a:	4618      	mov	r0, r3
 800570c:	f000 fb5e 	bl	8005dcc <RCCEx_PLLSAI2_Config>
 8005710:	4603      	mov	r3, r0
 8005712:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005714:	e003      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	74fb      	strb	r3, [r7, #19]
      break;
 800571a:	e000      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800571c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800571e:	7cfb      	ldrb	r3, [r7, #19]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10b      	bne.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005724:	4b52      	ldr	r3, [pc, #328]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800572a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005732:	494f      	ldr	r1, [pc, #316]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005734:	4313      	orrs	r3, r2
 8005736:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800573a:	e001      	b.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573c:	7cfb      	ldrb	r3, [r7, #19]
 800573e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 80a0 	beq.w	800588e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800574e:	2300      	movs	r3, #0
 8005750:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005752:	4b47      	ldr	r3, [pc, #284]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800575e:	2301      	movs	r3, #1
 8005760:	e000      	b.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005762:	2300      	movs	r3, #0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00d      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005768:	4b41      	ldr	r3, [pc, #260]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800576a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800576c:	4a40      	ldr	r2, [pc, #256]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800576e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005772:	6593      	str	r3, [r2, #88]	; 0x58
 8005774:	4b3e      	ldr	r3, [pc, #248]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577c:	60bb      	str	r3, [r7, #8]
 800577e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005780:	2301      	movs	r3, #1
 8005782:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005784:	4b3b      	ldr	r3, [pc, #236]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a3a      	ldr	r2, [pc, #232]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800578a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800578e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005790:	f7fe fdae 	bl	80042f0 <HAL_GetTick>
 8005794:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005796:	e009      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005798:	f7fe fdaa 	bl	80042f0 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d902      	bls.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	74fb      	strb	r3, [r7, #19]
        break;
 80057aa:	e005      	b.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057ac:	4b31      	ldr	r3, [pc, #196]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0ef      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80057b8:	7cfb      	ldrb	r3, [r7, #19]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d15c      	bne.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057be:	4b2c      	ldr	r3, [pc, #176]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d01f      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d019      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057dc:	4b24      	ldr	r3, [pc, #144]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057e8:	4b21      	ldr	r3, [pc, #132]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ee:	4a20      	ldr	r2, [pc, #128]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057f8:	4b1d      	ldr	r3, [pc, #116]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fe:	4a1c      	ldr	r2, [pc, #112]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005808:	4a19      	ldr	r2, [pc, #100]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b00      	cmp	r3, #0
 8005818:	d016      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800581a:	f7fe fd69 	bl	80042f0 <HAL_GetTick>
 800581e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005820:	e00b      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005822:	f7fe fd65 	bl	80042f0 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005830:	4293      	cmp	r3, r2
 8005832:	d902      	bls.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	74fb      	strb	r3, [r7, #19]
            break;
 8005838:	e006      	b.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800583a:	4b0d      	ldr	r3, [pc, #52]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800583c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d0ec      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005848:	7cfb      	ldrb	r3, [r7, #19]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10c      	bne.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800584e:	4b08      	ldr	r3, [pc, #32]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005854:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800585e:	4904      	ldr	r1, [pc, #16]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005860:	4313      	orrs	r3, r2
 8005862:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005866:	e009      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005868:	7cfb      	ldrb	r3, [r7, #19]
 800586a:	74bb      	strb	r3, [r7, #18]
 800586c:	e006      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800586e:	bf00      	nop
 8005870:	40021000 	.word	0x40021000
 8005874:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005878:	7cfb      	ldrb	r3, [r7, #19]
 800587a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800587c:	7c7b      	ldrb	r3, [r7, #17]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d105      	bne.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005882:	4b9e      	ldr	r3, [pc, #632]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005886:	4a9d      	ldr	r2, [pc, #628]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800588c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800589a:	4b98      	ldr	r3, [pc, #608]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800589c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058a0:	f023 0203 	bic.w	r2, r3, #3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a8:	4994      	ldr	r1, [pc, #592]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00a      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058bc:	4b8f      	ldr	r3, [pc, #572]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c2:	f023 020c 	bic.w	r2, r3, #12
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ca:	498c      	ldr	r1, [pc, #560]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058cc:	4313      	orrs	r3, r2
 80058ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0304 	and.w	r3, r3, #4
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00a      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058de:	4b87      	ldr	r3, [pc, #540]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ec:	4983      	ldr	r1, [pc, #524]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00a      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005900:	4b7e      	ldr	r3, [pc, #504]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005906:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800590e:	497b      	ldr	r1, [pc, #492]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005910:	4313      	orrs	r3, r2
 8005912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0310 	and.w	r3, r3, #16
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00a      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005922:	4b76      	ldr	r3, [pc, #472]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005928:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005930:	4972      	ldr	r1, [pc, #456]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005932:	4313      	orrs	r3, r2
 8005934:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0320 	and.w	r3, r3, #32
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00a      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005944:	4b6d      	ldr	r3, [pc, #436]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800594a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005952:	496a      	ldr	r1, [pc, #424]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005966:	4b65      	ldr	r3, [pc, #404]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800596c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005974:	4961      	ldr	r1, [pc, #388]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005976:	4313      	orrs	r3, r2
 8005978:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00a      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005988:	4b5c      	ldr	r3, [pc, #368]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800598a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005996:	4959      	ldr	r1, [pc, #356]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005998:	4313      	orrs	r3, r2
 800599a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059aa:	4b54      	ldr	r3, [pc, #336]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059b8:	4950      	ldr	r1, [pc, #320]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00a      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059cc:	4b4b      	ldr	r3, [pc, #300]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059da:	4948      	ldr	r1, [pc, #288]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059dc:	4313      	orrs	r3, r2
 80059de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00a      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059ee:	4b43      	ldr	r3, [pc, #268]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059fc:	493f      	ldr	r1, [pc, #252]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d028      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a10:	4b3a      	ldr	r3, [pc, #232]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a16:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a1e:	4937      	ldr	r1, [pc, #220]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a2e:	d106      	bne.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a30:	4b32      	ldr	r3, [pc, #200]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	4a31      	ldr	r2, [pc, #196]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a3a:	60d3      	str	r3, [r2, #12]
 8005a3c:	e011      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a46:	d10c      	bne.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 f8c8 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 8005a54:	4603      	mov	r3, r0
 8005a56:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a58:	7cfb      	ldrb	r3, [r7, #19]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d001      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005a5e:	7cfb      	ldrb	r3, [r7, #19]
 8005a60:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d028      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a6e:	4b23      	ldr	r3, [pc, #140]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a74:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a7c:	491f      	ldr	r1, [pc, #124]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a8c:	d106      	bne.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a8e:	4b1b      	ldr	r3, [pc, #108]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	4a1a      	ldr	r2, [pc, #104]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a98:	60d3      	str	r3, [r2, #12]
 8005a9a:	e011      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aa0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005aa4:	d10c      	bne.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	2101      	movs	r1, #1
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 f899 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ab6:	7cfb      	ldrb	r3, [r7, #19]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d001      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005abc:	7cfb      	ldrb	r3, [r7, #19]
 8005abe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d02b      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005acc:	4b0b      	ldr	r3, [pc, #44]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ada:	4908      	ldr	r1, [pc, #32]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ae6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005aea:	d109      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005aec:	4b03      	ldr	r3, [pc, #12]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	4a02      	ldr	r2, [pc, #8]	; (8005afc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005af2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005af6:	60d3      	str	r3, [r2, #12]
 8005af8:	e014      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005afa:	bf00      	nop
 8005afc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b08:	d10c      	bne.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	3304      	adds	r3, #4
 8005b0e:	2101      	movs	r1, #1
 8005b10:	4618      	mov	r0, r3
 8005b12:	f000 f867 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 8005b16:	4603      	mov	r3, r0
 8005b18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b1a:	7cfb      	ldrb	r3, [r7, #19]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005b20:	7cfb      	ldrb	r3, [r7, #19]
 8005b22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d02f      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b30:	4b2b      	ldr	r3, [pc, #172]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b36:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b3e:	4928      	ldr	r1, [pc, #160]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b4e:	d10d      	bne.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	3304      	adds	r3, #4
 8005b54:	2102      	movs	r1, #2
 8005b56:	4618      	mov	r0, r3
 8005b58:	f000 f844 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b60:	7cfb      	ldrb	r3, [r7, #19]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d014      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b66:	7cfb      	ldrb	r3, [r7, #19]
 8005b68:	74bb      	strb	r3, [r7, #18]
 8005b6a:	e011      	b.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b74:	d10c      	bne.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	3320      	adds	r3, #32
 8005b7a:	2102      	movs	r1, #2
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f000 f925 	bl	8005dcc <RCCEx_PLLSAI2_Config>
 8005b82:	4603      	mov	r3, r0
 8005b84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b86:	7cfb      	ldrb	r3, [r7, #19]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b8c:	7cfb      	ldrb	r3, [r7, #19]
 8005b8e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00a      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b9c:	4b10      	ldr	r3, [pc, #64]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005baa:	490d      	ldr	r1, [pc, #52]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00b      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bbe:	4b08      	ldr	r3, [pc, #32]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bce:	4904      	ldr	r1, [pc, #16]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005bd6:	7cbb      	ldrb	r3, [r7, #18]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	40021000 	.word	0x40021000

08005be4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005bf2:	4b75      	ldr	r3, [pc, #468]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	f003 0303 	and.w	r3, r3, #3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d018      	beq.n	8005c30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005bfe:	4b72      	ldr	r3, [pc, #456]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f003 0203 	and.w	r2, r3, #3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d10d      	bne.n	8005c2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
       ||
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d009      	beq.n	8005c2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c16:	4b6c      	ldr	r3, [pc, #432]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	091b      	lsrs	r3, r3, #4
 8005c1c:	f003 0307 	and.w	r3, r3, #7
 8005c20:	1c5a      	adds	r2, r3, #1
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
       ||
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d047      	beq.n	8005cba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	73fb      	strb	r3, [r7, #15]
 8005c2e:	e044      	b.n	8005cba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b03      	cmp	r3, #3
 8005c36:	d018      	beq.n	8005c6a <RCCEx_PLLSAI1_Config+0x86>
 8005c38:	2b03      	cmp	r3, #3
 8005c3a:	d825      	bhi.n	8005c88 <RCCEx_PLLSAI1_Config+0xa4>
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d002      	beq.n	8005c46 <RCCEx_PLLSAI1_Config+0x62>
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d009      	beq.n	8005c58 <RCCEx_PLLSAI1_Config+0x74>
 8005c44:	e020      	b.n	8005c88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c46:	4b60      	ldr	r3, [pc, #384]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d11d      	bne.n	8005c8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c56:	e01a      	b.n	8005c8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c58:	4b5b      	ldr	r3, [pc, #364]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d116      	bne.n	8005c92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c68:	e013      	b.n	8005c92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c6a:	4b57      	ldr	r3, [pc, #348]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10f      	bne.n	8005c96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c76:	4b54      	ldr	r3, [pc, #336]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d109      	bne.n	8005c96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c86:	e006      	b.n	8005c96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c8c:	e004      	b.n	8005c98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c8e:	bf00      	nop
 8005c90:	e002      	b.n	8005c98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c92:	bf00      	nop
 8005c94:	e000      	b.n	8005c98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c96:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c98:	7bfb      	ldrb	r3, [r7, #15]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10d      	bne.n	8005cba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c9e:	4b4a      	ldr	r3, [pc, #296]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6819      	ldr	r1, [r3, #0]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	011b      	lsls	r3, r3, #4
 8005cb2:	430b      	orrs	r3, r1
 8005cb4:	4944      	ldr	r1, [pc, #272]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005cba:	7bfb      	ldrb	r3, [r7, #15]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d17d      	bne.n	8005dbc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005cc0:	4b41      	ldr	r3, [pc, #260]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a40      	ldr	r2, [pc, #256]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cc6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005cca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ccc:	f7fe fb10 	bl	80042f0 <HAL_GetTick>
 8005cd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cd2:	e009      	b.n	8005ce8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cd4:	f7fe fb0c 	bl	80042f0 <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	2b02      	cmp	r3, #2
 8005ce0:	d902      	bls.n	8005ce8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	73fb      	strb	r3, [r7, #15]
        break;
 8005ce6:	e005      	b.n	8005cf4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ce8:	4b37      	ldr	r3, [pc, #220]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1ef      	bne.n	8005cd4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005cf4:	7bfb      	ldrb	r3, [r7, #15]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d160      	bne.n	8005dbc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d111      	bne.n	8005d24 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d00:	4b31      	ldr	r3, [pc, #196]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005d08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	6892      	ldr	r2, [r2, #8]
 8005d10:	0211      	lsls	r1, r2, #8
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	68d2      	ldr	r2, [r2, #12]
 8005d16:	0912      	lsrs	r2, r2, #4
 8005d18:	0452      	lsls	r2, r2, #17
 8005d1a:	430a      	orrs	r2, r1
 8005d1c:	492a      	ldr	r1, [pc, #168]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	610b      	str	r3, [r1, #16]
 8005d22:	e027      	b.n	8005d74 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d112      	bne.n	8005d50 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d2a:	4b27      	ldr	r3, [pc, #156]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005d32:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	6892      	ldr	r2, [r2, #8]
 8005d3a:	0211      	lsls	r1, r2, #8
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	6912      	ldr	r2, [r2, #16]
 8005d40:	0852      	lsrs	r2, r2, #1
 8005d42:	3a01      	subs	r2, #1
 8005d44:	0552      	lsls	r2, r2, #21
 8005d46:	430a      	orrs	r2, r1
 8005d48:	491f      	ldr	r1, [pc, #124]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	610b      	str	r3, [r1, #16]
 8005d4e:	e011      	b.n	8005d74 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d50:	4b1d      	ldr	r3, [pc, #116]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005d58:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005d5c:	687a      	ldr	r2, [r7, #4]
 8005d5e:	6892      	ldr	r2, [r2, #8]
 8005d60:	0211      	lsls	r1, r2, #8
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6952      	ldr	r2, [r2, #20]
 8005d66:	0852      	lsrs	r2, r2, #1
 8005d68:	3a01      	subs	r2, #1
 8005d6a:	0652      	lsls	r2, r2, #25
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	4916      	ldr	r1, [pc, #88]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d74:	4b14      	ldr	r3, [pc, #80]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a13      	ldr	r2, [pc, #76]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005d7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d80:	f7fe fab6 	bl	80042f0 <HAL_GetTick>
 8005d84:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d86:	e009      	b.n	8005d9c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d88:	f7fe fab2 	bl	80042f0 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d902      	bls.n	8005d9c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	73fb      	strb	r3, [r7, #15]
          break;
 8005d9a:	e005      	b.n	8005da8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d9c:	4b0a      	ldr	r3, [pc, #40]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d0ef      	beq.n	8005d88 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005da8:	7bfb      	ldrb	r3, [r7, #15]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d106      	bne.n	8005dbc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005dae:	4b06      	ldr	r3, [pc, #24]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005db0:	691a      	ldr	r2, [r3, #16]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	4904      	ldr	r1, [pc, #16]	; (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3710      	adds	r7, #16
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	40021000 	.word	0x40021000

08005dcc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005dda:	4b6a      	ldr	r3, [pc, #424]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	f003 0303 	and.w	r3, r3, #3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d018      	beq.n	8005e18 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005de6:	4b67      	ldr	r3, [pc, #412]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	f003 0203 	and.w	r2, r3, #3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d10d      	bne.n	8005e12 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
       ||
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d009      	beq.n	8005e12 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005dfe:	4b61      	ldr	r3, [pc, #388]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	091b      	lsrs	r3, r3, #4
 8005e04:	f003 0307 	and.w	r3, r3, #7
 8005e08:	1c5a      	adds	r2, r3, #1
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
       ||
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d047      	beq.n	8005ea2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	73fb      	strb	r3, [r7, #15]
 8005e16:	e044      	b.n	8005ea2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b03      	cmp	r3, #3
 8005e1e:	d018      	beq.n	8005e52 <RCCEx_PLLSAI2_Config+0x86>
 8005e20:	2b03      	cmp	r3, #3
 8005e22:	d825      	bhi.n	8005e70 <RCCEx_PLLSAI2_Config+0xa4>
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d002      	beq.n	8005e2e <RCCEx_PLLSAI2_Config+0x62>
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d009      	beq.n	8005e40 <RCCEx_PLLSAI2_Config+0x74>
 8005e2c:	e020      	b.n	8005e70 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e2e:	4b55      	ldr	r3, [pc, #340]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d11d      	bne.n	8005e76 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e3e:	e01a      	b.n	8005e76 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e40:	4b50      	ldr	r3, [pc, #320]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d116      	bne.n	8005e7a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e50:	e013      	b.n	8005e7a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e52:	4b4c      	ldr	r3, [pc, #304]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10f      	bne.n	8005e7e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e5e:	4b49      	ldr	r3, [pc, #292]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d109      	bne.n	8005e7e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e6e:	e006      	b.n	8005e7e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	73fb      	strb	r3, [r7, #15]
      break;
 8005e74:	e004      	b.n	8005e80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e76:	bf00      	nop
 8005e78:	e002      	b.n	8005e80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e7a:	bf00      	nop
 8005e7c:	e000      	b.n	8005e80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e80:	7bfb      	ldrb	r3, [r7, #15]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d10d      	bne.n	8005ea2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005e86:	4b3f      	ldr	r3, [pc, #252]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6819      	ldr	r1, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	3b01      	subs	r3, #1
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	430b      	orrs	r3, r1
 8005e9c:	4939      	ldr	r1, [pc, #228]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ea2:	7bfb      	ldrb	r3, [r7, #15]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d167      	bne.n	8005f78 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ea8:	4b36      	ldr	r3, [pc, #216]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a35      	ldr	r2, [pc, #212]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005eb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eb4:	f7fe fa1c 	bl	80042f0 <HAL_GetTick>
 8005eb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eba:	e009      	b.n	8005ed0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ebc:	f7fe fa18 	bl	80042f0 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d902      	bls.n	8005ed0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	73fb      	strb	r3, [r7, #15]
        break;
 8005ece:	e005      	b.n	8005edc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ed0:	4b2c      	ldr	r3, [pc, #176]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d1ef      	bne.n	8005ebc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005edc:	7bfb      	ldrb	r3, [r7, #15]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d14a      	bne.n	8005f78 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d111      	bne.n	8005f0c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ee8:	4b26      	ldr	r3, [pc, #152]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	6892      	ldr	r2, [r2, #8]
 8005ef8:	0211      	lsls	r1, r2, #8
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	68d2      	ldr	r2, [r2, #12]
 8005efe:	0912      	lsrs	r2, r2, #4
 8005f00:	0452      	lsls	r2, r2, #17
 8005f02:	430a      	orrs	r2, r1
 8005f04:	491f      	ldr	r1, [pc, #124]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	614b      	str	r3, [r1, #20]
 8005f0a:	e011      	b.n	8005f30 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f0c:	4b1d      	ldr	r3, [pc, #116]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005f14:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	6892      	ldr	r2, [r2, #8]
 8005f1c:	0211      	lsls	r1, r2, #8
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6912      	ldr	r2, [r2, #16]
 8005f22:	0852      	lsrs	r2, r2, #1
 8005f24:	3a01      	subs	r2, #1
 8005f26:	0652      	lsls	r2, r2, #25
 8005f28:	430a      	orrs	r2, r1
 8005f2a:	4916      	ldr	r1, [pc, #88]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f30:	4b14      	ldr	r3, [pc, #80]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a13      	ldr	r2, [pc, #76]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f3a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f3c:	f7fe f9d8 	bl	80042f0 <HAL_GetTick>
 8005f40:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f42:	e009      	b.n	8005f58 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f44:	f7fe f9d4 	bl	80042f0 <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d902      	bls.n	8005f58 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	73fb      	strb	r3, [r7, #15]
          break;
 8005f56:	e005      	b.n	8005f64 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f58:	4b0a      	ldr	r3, [pc, #40]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0ef      	beq.n	8005f44 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d106      	bne.n	8005f78 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005f6a:	4b06      	ldr	r3, [pc, #24]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f6c:	695a      	ldr	r2, [r3, #20]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	4904      	ldr	r1, [pc, #16]	; (8005f84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	40021000 	.word	0x40021000

08005f88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d101      	bne.n	8005f9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e095      	b.n	80060c6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d108      	bne.n	8005fb4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005faa:	d009      	beq.n	8005fc0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	61da      	str	r2, [r3, #28]
 8005fb2:	e005      	b.n	8005fc0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d106      	bne.n	8005fe0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7fb fb38 	bl	8001650 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ff6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006000:	d902      	bls.n	8006008 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006002:	2300      	movs	r3, #0
 8006004:	60fb      	str	r3, [r7, #12]
 8006006:	e002      	b.n	800600e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800600c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006016:	d007      	beq.n	8006028 <HAL_SPI_Init+0xa0>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006020:	d002      	beq.n	8006028 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006038:	431a      	orrs	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	f003 0302 	and.w	r3, r3, #2
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	f003 0301 	and.w	r3, r3, #1
 800604c:	431a      	orrs	r2, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006056:	431a      	orrs	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006060:	431a      	orrs	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a1b      	ldr	r3, [r3, #32]
 8006066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800606a:	ea42 0103 	orr.w	r1, r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006072:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	0c1b      	lsrs	r3, r3, #16
 8006084:	f003 0204 	and.w	r2, r3, #4
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608c:	f003 0310 	and.w	r3, r3, #16
 8006090:	431a      	orrs	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006096:	f003 0308 	and.w	r3, r3, #8
 800609a:	431a      	orrs	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80060a4:	ea42 0103 	orr.w	r1, r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b088      	sub	sp, #32
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	60f8      	str	r0, [r7, #12]
 80060d6:	60b9      	str	r1, [r7, #8]
 80060d8:	603b      	str	r3, [r7, #0]
 80060da:	4613      	mov	r3, r2
 80060dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060de:	2300      	movs	r3, #0
 80060e0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_SPI_Transmit+0x22>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e15f      	b.n	80063b0 <HAL_SPI_Transmit+0x2e2>
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060f8:	f7fe f8fa 	bl	80042f0 <HAL_GetTick>
 80060fc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80060fe:	88fb      	ldrh	r3, [r7, #6]
 8006100:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006108:	b2db      	uxtb	r3, r3
 800610a:	2b01      	cmp	r3, #1
 800610c:	d002      	beq.n	8006114 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800610e:	2302      	movs	r3, #2
 8006110:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006112:	e148      	b.n	80063a6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d002      	beq.n	8006120 <HAL_SPI_Transmit+0x52>
 800611a:	88fb      	ldrh	r3, [r7, #6]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d102      	bne.n	8006126 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006124:	e13f      	b.n	80063a6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2203      	movs	r2, #3
 800612a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2200      	movs	r2, #0
 8006132:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	88fa      	ldrh	r2, [r7, #6]
 800613e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	88fa      	ldrh	r2, [r7, #6]
 8006144:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2200      	movs	r2, #0
 800614a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006170:	d10f      	bne.n	8006192 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006180:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006190:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800619c:	2b40      	cmp	r3, #64	; 0x40
 800619e:	d007      	beq.n	80061b0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061b8:	d94f      	bls.n	800625a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d002      	beq.n	80061c8 <HAL_SPI_Transmit+0xfa>
 80061c2:	8afb      	ldrh	r3, [r7, #22]
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d142      	bne.n	800624e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061cc:	881a      	ldrh	r2, [r3, #0]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d8:	1c9a      	adds	r2, r3, #2
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	3b01      	subs	r3, #1
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061ec:	e02f      	b.n	800624e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f003 0302 	and.w	r3, r3, #2
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d112      	bne.n	8006222 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006200:	881a      	ldrh	r2, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620c:	1c9a      	adds	r2, r3, #2
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006216:	b29b      	uxth	r3, r3
 8006218:	3b01      	subs	r3, #1
 800621a:	b29a      	uxth	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006220:	e015      	b.n	800624e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006222:	f7fe f865 	bl	80042f0 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	429a      	cmp	r2, r3
 8006230:	d803      	bhi.n	800623a <HAL_SPI_Transmit+0x16c>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006238:	d102      	bne.n	8006240 <HAL_SPI_Transmit+0x172>
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d106      	bne.n	800624e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006240:	2303      	movs	r3, #3
 8006242:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800624c:	e0ab      	b.n	80063a6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006252:	b29b      	uxth	r3, r3
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1ca      	bne.n	80061ee <HAL_SPI_Transmit+0x120>
 8006258:	e080      	b.n	800635c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d002      	beq.n	8006268 <HAL_SPI_Transmit+0x19a>
 8006262:	8afb      	ldrh	r3, [r7, #22]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d174      	bne.n	8006352 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800626c:	b29b      	uxth	r3, r3
 800626e:	2b01      	cmp	r3, #1
 8006270:	d912      	bls.n	8006298 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006276:	881a      	ldrh	r2, [r3, #0]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006282:	1c9a      	adds	r2, r3, #2
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800628c:	b29b      	uxth	r3, r3
 800628e:	3b02      	subs	r3, #2
 8006290:	b29a      	uxth	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006296:	e05c      	b.n	8006352 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	330c      	adds	r3, #12
 80062a2:	7812      	ldrb	r2, [r2, #0]
 80062a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062aa:	1c5a      	adds	r2, r3, #1
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	3b01      	subs	r3, #1
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80062be:	e048      	b.n	8006352 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d12b      	bne.n	8006326 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d912      	bls.n	80062fe <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062dc:	881a      	ldrh	r2, [r3, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e8:	1c9a      	adds	r2, r3, #2
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	3b02      	subs	r3, #2
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062fc:	e029      	b.n	8006352 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	330c      	adds	r3, #12
 8006308:	7812      	ldrb	r2, [r2, #0]
 800630a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006310:	1c5a      	adds	r2, r3, #1
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800631a:	b29b      	uxth	r3, r3
 800631c:	3b01      	subs	r3, #1
 800631e:	b29a      	uxth	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006324:	e015      	b.n	8006352 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006326:	f7fd ffe3 	bl	80042f0 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	429a      	cmp	r2, r3
 8006334:	d803      	bhi.n	800633e <HAL_SPI_Transmit+0x270>
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633c:	d102      	bne.n	8006344 <HAL_SPI_Transmit+0x276>
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d106      	bne.n	8006352 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006350:	e029      	b.n	80063a6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006356:	b29b      	uxth	r3, r3
 8006358:	2b00      	cmp	r3, #0
 800635a:	d1b1      	bne.n	80062c0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800635c:	69ba      	ldr	r2, [r7, #24]
 800635e:	6839      	ldr	r1, [r7, #0]
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f000 fcf9 	bl	8006d58 <SPI_EndRxTxTransaction>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2220      	movs	r2, #32
 8006370:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10a      	bne.n	8006390 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800637a:	2300      	movs	r3, #0
 800637c:	613b      	str	r3, [r7, #16]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	613b      	str	r3, [r7, #16]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	613b      	str	r3, [r7, #16]
 800638e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006394:	2b00      	cmp	r3, #0
 8006396:	d002      	beq.n	800639e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	77fb      	strb	r3, [r7, #31]
 800639c:	e003      	b.n	80063a6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80063ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3720      	adds	r7, #32
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b088      	sub	sp, #32
 80063bc:	af02      	add	r7, sp, #8
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	603b      	str	r3, [r7, #0]
 80063c4:	4613      	mov	r3, r2
 80063c6:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063c8:	2300      	movs	r3, #0
 80063ca:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d002      	beq.n	80063de <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80063d8:	2302      	movs	r3, #2
 80063da:	75fb      	strb	r3, [r7, #23]
    goto error;
 80063dc:	e11a      	b.n	8006614 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063e6:	d112      	bne.n	800640e <HAL_SPI_Receive+0x56>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d10e      	bne.n	800640e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2204      	movs	r2, #4
 80063f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80063f8:	88fa      	ldrh	r2, [r7, #6]
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	4613      	mov	r3, r2
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	68b9      	ldr	r1, [r7, #8]
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f000 f90e 	bl	8006626 <HAL_SPI_TransmitReceive>
 800640a:	4603      	mov	r3, r0
 800640c:	e107      	b.n	800661e <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_SPI_Receive+0x64>
 8006418:	2302      	movs	r3, #2
 800641a:	e100      	b.n	800661e <HAL_SPI_Receive+0x266>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006424:	f7fd ff64 	bl	80042f0 <HAL_GetTick>
 8006428:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d002      	beq.n	8006436 <HAL_SPI_Receive+0x7e>
 8006430:	88fb      	ldrh	r3, [r7, #6]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d102      	bne.n	800643c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	75fb      	strb	r3, [r7, #23]
    goto error;
 800643a:	e0eb      	b.n	8006614 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2204      	movs	r2, #4
 8006440:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	68ba      	ldr	r2, [r7, #8]
 800644e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	88fa      	ldrh	r2, [r7, #6]
 8006454:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	88fa      	ldrh	r2, [r7, #6]
 800645c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2200      	movs	r2, #0
 800646a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006486:	d908      	bls.n	800649a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006496:	605a      	str	r2, [r3, #4]
 8006498:	e007      	b.n	80064aa <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	685a      	ldr	r2, [r3, #4]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80064a8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064b2:	d10f      	bne.n	80064d4 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80064d2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064de:	2b40      	cmp	r3, #64	; 0x40
 80064e0:	d007      	beq.n	80064f2 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064f0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064fa:	d86f      	bhi.n	80065dc <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80064fc:	e034      	b.n	8006568 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b01      	cmp	r3, #1
 800650a:	d117      	bne.n	800653c <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f103 020c 	add.w	r2, r3, #12
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006518:	7812      	ldrb	r2, [r2, #0]
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006522:	1c5a      	adds	r2, r3, #1
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800652e:	b29b      	uxth	r3, r3
 8006530:	3b01      	subs	r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800653a:	e015      	b.n	8006568 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800653c:	f7fd fed8 	bl	80042f0 <HAL_GetTick>
 8006540:	4602      	mov	r2, r0
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	429a      	cmp	r2, r3
 800654a:	d803      	bhi.n	8006554 <HAL_SPI_Receive+0x19c>
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006552:	d102      	bne.n	800655a <HAL_SPI_Receive+0x1a2>
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d106      	bne.n	8006568 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006566:	e055      	b.n	8006614 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800656e:	b29b      	uxth	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1c4      	bne.n	80064fe <HAL_SPI_Receive+0x146>
 8006574:	e038      	b.n	80065e8 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f003 0301 	and.w	r3, r3, #1
 8006580:	2b01      	cmp	r3, #1
 8006582:	d115      	bne.n	80065b0 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68da      	ldr	r2, [r3, #12]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	b292      	uxth	r2, r2
 8006590:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006596:	1c9a      	adds	r2, r3, #2
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	3b01      	subs	r3, #1
 80065a6:	b29a      	uxth	r2, r3
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80065ae:	e015      	b.n	80065dc <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065b0:	f7fd fe9e 	bl	80042f0 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d803      	bhi.n	80065c8 <HAL_SPI_Receive+0x210>
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c6:	d102      	bne.n	80065ce <HAL_SPI_Receive+0x216>
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d106      	bne.n	80065dc <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80065da:	e01b      	b.n	8006614 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1c6      	bne.n	8006576 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	6839      	ldr	r1, [r7, #0]
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f000 fb5b 	bl	8006ca8 <SPI_EndRxTransaction>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d002      	beq.n	80065fe <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2220      	movs	r2, #32
 80065fc:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006602:	2b00      	cmp	r3, #0
 8006604:	d002      	beq.n	800660c <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	75fb      	strb	r3, [r7, #23]
 800660a:	e003      	b.n	8006614 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800661c:	7dfb      	ldrb	r3, [r7, #23]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3718      	adds	r7, #24
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b08a      	sub	sp, #40	; 0x28
 800662a:	af00      	add	r7, sp, #0
 800662c:	60f8      	str	r0, [r7, #12]
 800662e:	60b9      	str	r1, [r7, #8]
 8006630:	607a      	str	r2, [r7, #4]
 8006632:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006634:	2301      	movs	r3, #1
 8006636:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006638:	2300      	movs	r3, #0
 800663a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006644:	2b01      	cmp	r3, #1
 8006646:	d101      	bne.n	800664c <HAL_SPI_TransmitReceive+0x26>
 8006648:	2302      	movs	r3, #2
 800664a:	e20a      	b.n	8006a62 <HAL_SPI_TransmitReceive+0x43c>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006654:	f7fd fe4c 	bl	80042f0 <HAL_GetTick>
 8006658:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006660:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006668:	887b      	ldrh	r3, [r7, #2]
 800666a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800666c:	887b      	ldrh	r3, [r7, #2]
 800666e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006670:	7efb      	ldrb	r3, [r7, #27]
 8006672:	2b01      	cmp	r3, #1
 8006674:	d00e      	beq.n	8006694 <HAL_SPI_TransmitReceive+0x6e>
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800667c:	d106      	bne.n	800668c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d102      	bne.n	800668c <HAL_SPI_TransmitReceive+0x66>
 8006686:	7efb      	ldrb	r3, [r7, #27]
 8006688:	2b04      	cmp	r3, #4
 800668a:	d003      	beq.n	8006694 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800668c:	2302      	movs	r3, #2
 800668e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006692:	e1e0      	b.n	8006a56 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d005      	beq.n	80066a6 <HAL_SPI_TransmitReceive+0x80>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d002      	beq.n	80066a6 <HAL_SPI_TransmitReceive+0x80>
 80066a0:	887b      	ldrh	r3, [r7, #2]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d103      	bne.n	80066ae <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80066ac:	e1d3      	b.n	8006a56 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	d003      	beq.n	80066c2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2205      	movs	r2, #5
 80066be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	887a      	ldrh	r2, [r7, #2]
 80066d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	887a      	ldrh	r2, [r7, #2]
 80066da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	887a      	ldrh	r2, [r7, #2]
 80066e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	887a      	ldrh	r2, [r7, #2]
 80066ee:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006704:	d802      	bhi.n	800670c <HAL_SPI_TransmitReceive+0xe6>
 8006706:	8a3b      	ldrh	r3, [r7, #16]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d908      	bls.n	800671e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	685a      	ldr	r2, [r3, #4]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800671a:	605a      	str	r2, [r3, #4]
 800671c:	e007      	b.n	800672e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800672c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006738:	2b40      	cmp	r3, #64	; 0x40
 800673a:	d007      	beq.n	800674c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800674a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006754:	f240 8081 	bls.w	800685a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <HAL_SPI_TransmitReceive+0x140>
 8006760:	8a7b      	ldrh	r3, [r7, #18]
 8006762:	2b01      	cmp	r3, #1
 8006764:	d16d      	bne.n	8006842 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676a:	881a      	ldrh	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006776:	1c9a      	adds	r2, r3, #2
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006780:	b29b      	uxth	r3, r3
 8006782:	3b01      	subs	r3, #1
 8006784:	b29a      	uxth	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800678a:	e05a      	b.n	8006842 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b02      	cmp	r3, #2
 8006798:	d11b      	bne.n	80067d2 <HAL_SPI_TransmitReceive+0x1ac>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800679e:	b29b      	uxth	r3, r3
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d016      	beq.n	80067d2 <HAL_SPI_TransmitReceive+0x1ac>
 80067a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d113      	bne.n	80067d2 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ae:	881a      	ldrh	r2, [r3, #0]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ba:	1c9a      	adds	r2, r3, #2
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	3b01      	subs	r3, #1
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067ce:	2300      	movs	r3, #0
 80067d0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f003 0301 	and.w	r3, r3, #1
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d11c      	bne.n	800681a <HAL_SPI_TransmitReceive+0x1f4>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d016      	beq.n	800681a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68da      	ldr	r2, [r3, #12]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f6:	b292      	uxth	r2, r2
 80067f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fe:	1c9a      	adds	r2, r3, #2
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800680a:	b29b      	uxth	r3, r3
 800680c:	3b01      	subs	r3, #1
 800680e:	b29a      	uxth	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006816:	2301      	movs	r3, #1
 8006818:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800681a:	f7fd fd69 	bl	80042f0 <HAL_GetTick>
 800681e:	4602      	mov	r2, r0
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006826:	429a      	cmp	r2, r3
 8006828:	d80b      	bhi.n	8006842 <HAL_SPI_TransmitReceive+0x21c>
 800682a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006830:	d007      	beq.n	8006842 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006840:	e109      	b.n	8006a56 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006846:	b29b      	uxth	r3, r3
 8006848:	2b00      	cmp	r3, #0
 800684a:	d19f      	bne.n	800678c <HAL_SPI_TransmitReceive+0x166>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006852:	b29b      	uxth	r3, r3
 8006854:	2b00      	cmp	r3, #0
 8006856:	d199      	bne.n	800678c <HAL_SPI_TransmitReceive+0x166>
 8006858:	e0e3      	b.n	8006a22 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d003      	beq.n	800686a <HAL_SPI_TransmitReceive+0x244>
 8006862:	8a7b      	ldrh	r3, [r7, #18]
 8006864:	2b01      	cmp	r3, #1
 8006866:	f040 80cf 	bne.w	8006a08 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800686e:	b29b      	uxth	r3, r3
 8006870:	2b01      	cmp	r3, #1
 8006872:	d912      	bls.n	800689a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	881a      	ldrh	r2, [r3, #0]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006884:	1c9a      	adds	r2, r3, #2
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800688e:	b29b      	uxth	r3, r3
 8006890:	3b02      	subs	r3, #2
 8006892:	b29a      	uxth	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006898:	e0b6      	b.n	8006a08 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	330c      	adds	r3, #12
 80068a4:	7812      	ldrb	r2, [r2, #0]
 80068a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ac:	1c5a      	adds	r2, r3, #1
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29a      	uxth	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068c0:	e0a2      	b.n	8006a08 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d134      	bne.n	800693a <HAL_SPI_TransmitReceive+0x314>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d02f      	beq.n	800693a <HAL_SPI_TransmitReceive+0x314>
 80068da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d12c      	bne.n	800693a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d912      	bls.n	8006910 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ee:	881a      	ldrh	r2, [r3, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fa:	1c9a      	adds	r2, r3, #2
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006904:	b29b      	uxth	r3, r3
 8006906:	3b02      	subs	r3, #2
 8006908:	b29a      	uxth	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800690e:	e012      	b.n	8006936 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	330c      	adds	r3, #12
 800691a:	7812      	ldrb	r2, [r2, #0]
 800691c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006922:	1c5a      	adds	r2, r3, #1
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800692c:	b29b      	uxth	r3, r3
 800692e:	3b01      	subs	r3, #1
 8006930:	b29a      	uxth	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006936:	2300      	movs	r3, #0
 8006938:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f003 0301 	and.w	r3, r3, #1
 8006944:	2b01      	cmp	r3, #1
 8006946:	d148      	bne.n	80069da <HAL_SPI_TransmitReceive+0x3b4>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800694e:	b29b      	uxth	r3, r3
 8006950:	2b00      	cmp	r3, #0
 8006952:	d042      	beq.n	80069da <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800695a:	b29b      	uxth	r3, r3
 800695c:	2b01      	cmp	r3, #1
 800695e:	d923      	bls.n	80069a8 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68da      	ldr	r2, [r3, #12]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696a:	b292      	uxth	r2, r2
 800696c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006972:	1c9a      	adds	r2, r3, #2
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800697e:	b29b      	uxth	r3, r3
 8006980:	3b02      	subs	r3, #2
 8006982:	b29a      	uxth	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006990:	b29b      	uxth	r3, r3
 8006992:	2b01      	cmp	r3, #1
 8006994:	d81f      	bhi.n	80069d6 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069a4:	605a      	str	r2, [r3, #4]
 80069a6:	e016      	b.n	80069d6 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f103 020c 	add.w	r2, r3, #12
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b4:	7812      	ldrb	r2, [r2, #0]
 80069b6:	b2d2      	uxtb	r2, r2
 80069b8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069be:	1c5a      	adds	r2, r3, #1
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069d6:	2301      	movs	r3, #1
 80069d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80069da:	f7fd fc89 	bl	80042f0 <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d803      	bhi.n	80069f2 <HAL_SPI_TransmitReceive+0x3cc>
 80069ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f0:	d102      	bne.n	80069f8 <HAL_SPI_TransmitReceive+0x3d2>
 80069f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d107      	bne.n	8006a08 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2201      	movs	r2, #1
 8006a02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006a06:	e026      	b.n	8006a56 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f47f af57 	bne.w	80068c2 <HAL_SPI_TransmitReceive+0x29c>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	f47f af50 	bne.w	80068c2 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a22:	69fa      	ldr	r2, [r7, #28]
 8006a24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f000 f996 	bl	8006d58 <SPI_EndRxTxTransaction>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d005      	beq.n	8006a3e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a4c:	e003      	b.n	8006a56 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006a5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3728      	adds	r7, #40	; 0x28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
	...

08006a6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b088      	sub	sp, #32
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	603b      	str	r3, [r7, #0]
 8006a78:	4613      	mov	r3, r2
 8006a7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a7c:	f7fd fc38 	bl	80042f0 <HAL_GetTick>
 8006a80:	4602      	mov	r2, r0
 8006a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a84:	1a9b      	subs	r3, r3, r2
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	4413      	add	r3, r2
 8006a8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a8c:	f7fd fc30 	bl	80042f0 <HAL_GetTick>
 8006a90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a92:	4b39      	ldr	r3, [pc, #228]	; (8006b78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	015b      	lsls	r3, r3, #5
 8006a98:	0d1b      	lsrs	r3, r3, #20
 8006a9a:	69fa      	ldr	r2, [r7, #28]
 8006a9c:	fb02 f303 	mul.w	r3, r2, r3
 8006aa0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006aa2:	e054      	b.n	8006b4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aaa:	d050      	beq.n	8006b4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006aac:	f7fd fc20 	bl	80042f0 <HAL_GetTick>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	69fa      	ldr	r2, [r7, #28]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d902      	bls.n	8006ac2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006abc:	69fb      	ldr	r3, [r7, #28]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d13d      	bne.n	8006b3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ad0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ada:	d111      	bne.n	8006b00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ae4:	d004      	beq.n	8006af0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aee:	d107      	bne.n	8006b00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006afe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b08:	d10f      	bne.n	8006b2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e017      	b.n	8006b6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d101      	bne.n	8006b48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	3b01      	subs	r3, #1
 8006b4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689a      	ldr	r2, [r3, #8]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	4013      	ands	r3, r2
 8006b58:	68ba      	ldr	r2, [r7, #8]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	bf0c      	ite	eq
 8006b5e:	2301      	moveq	r3, #1
 8006b60:	2300      	movne	r3, #0
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	461a      	mov	r2, r3
 8006b66:	79fb      	ldrb	r3, [r7, #7]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d19b      	bne.n	8006aa4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3720      	adds	r7, #32
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	2000001c 	.word	0x2000001c

08006b7c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b08a      	sub	sp, #40	; 0x28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	607a      	str	r2, [r7, #4]
 8006b88:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006b8e:	f7fd fbaf 	bl	80042f0 <HAL_GetTick>
 8006b92:	4602      	mov	r2, r0
 8006b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b96:	1a9b      	subs	r3, r3, r2
 8006b98:	683a      	ldr	r2, [r7, #0]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006b9e:	f7fd fba7 	bl	80042f0 <HAL_GetTick>
 8006ba2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	330c      	adds	r3, #12
 8006baa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006bac:	4b3d      	ldr	r3, [pc, #244]	; (8006ca4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	4413      	add	r3, r2
 8006bb6:	00da      	lsls	r2, r3, #3
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	0d1b      	lsrs	r3, r3, #20
 8006bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bbe:	fb02 f303 	mul.w	r3, r2, r3
 8006bc2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006bc4:	e060      	b.n	8006c88 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006bcc:	d107      	bne.n	8006bde <SPI_WaitFifoStateUntilTimeout+0x62>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d104      	bne.n	8006bde <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006bdc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be4:	d050      	beq.n	8006c88 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006be6:	f7fd fb83 	bl	80042f0 <HAL_GetTick>
 8006bea:	4602      	mov	r2, r0
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d902      	bls.n	8006bfc <SPI_WaitFifoStateUntilTimeout+0x80>
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d13d      	bne.n	8006c78 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c0a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c14:	d111      	bne.n	8006c3a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c1e:	d004      	beq.n	8006c2a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c28:	d107      	bne.n	8006c3a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c38:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c42:	d10f      	bne.n	8006c64 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c52:	601a      	str	r2, [r3, #0]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c62:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e010      	b.n	8006c9a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	3b01      	subs	r3, #1
 8006c86:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	689a      	ldr	r2, [r3, #8]
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	4013      	ands	r3, r2
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d196      	bne.n	8006bc6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3728      	adds	r7, #40	; 0x28
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	2000001c 	.word	0x2000001c

08006ca8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b086      	sub	sp, #24
 8006cac:	af02      	add	r7, sp, #8
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cbc:	d111      	bne.n	8006ce2 <SPI_EndRxTransaction+0x3a>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cc6:	d004      	beq.n	8006cd2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cd0:	d107      	bne.n	8006ce2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ce0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	2180      	movs	r1, #128	; 0x80
 8006cec:	68f8      	ldr	r0, [r7, #12]
 8006cee:	f7ff febd 	bl	8006a6c <SPI_WaitFlagStateUntilTimeout>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d007      	beq.n	8006d08 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cfc:	f043 0220 	orr.w	r2, r3, #32
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e023      	b.n	8006d50 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d10:	d11d      	bne.n	8006d4e <SPI_EndRxTransaction+0xa6>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d1a:	d004      	beq.n	8006d26 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d24:	d113      	bne.n	8006d4e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	9300      	str	r3, [sp, #0]
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f7ff ff22 	bl	8006b7c <SPI_WaitFifoStateUntilTimeout>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d007      	beq.n	8006d4e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d42:	f043 0220 	orr.w	r2, r3, #32
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e000      	b.n	8006d50 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3710      	adds	r7, #16
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af02      	add	r7, sp, #8
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	9300      	str	r3, [sp, #0]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f7ff ff03 	bl	8006b7c <SPI_WaitFifoStateUntilTimeout>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d007      	beq.n	8006d8c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d80:	f043 0220 	orr.w	r2, r3, #32
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e027      	b.n	8006ddc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	2200      	movs	r2, #0
 8006d94:	2180      	movs	r1, #128	; 0x80
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff fe68 	bl	8006a6c <SPI_WaitFlagStateUntilTimeout>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d007      	beq.n	8006db2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006da6:	f043 0220 	orr.w	r2, r3, #32
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e014      	b.n	8006ddc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f7ff fedc 	bl	8006b7c <SPI_WaitFifoStateUntilTimeout>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d007      	beq.n	8006dda <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dce:	f043 0220 	orr.w	r2, r3, #32
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	e000      	b.n	8006ddc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3710      	adds	r7, #16
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b082      	sub	sp, #8
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e049      	b.n	8006e8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d106      	bne.n	8006e10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 f841 	bl	8006e92 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2202      	movs	r2, #2
 8006e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	3304      	adds	r3, #4
 8006e20:	4619      	mov	r1, r3
 8006e22:	4610      	mov	r0, r2
 8006e24:	f000 f9da 	bl	80071dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3708      	adds	r7, #8
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b083      	sub	sp, #12
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006e9a:	bf00      	nop
 8006e9c:	370c      	adds	r7, #12
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr
	...

08006ea8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d001      	beq.n	8006ec0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e04f      	b.n	8006f60 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68da      	ldr	r2, [r3, #12]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f042 0201 	orr.w	r2, r2, #1
 8006ed6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a23      	ldr	r2, [pc, #140]	; (8006f6c <HAL_TIM_Base_Start_IT+0xc4>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d01d      	beq.n	8006f1e <HAL_TIM_Base_Start_IT+0x76>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eea:	d018      	beq.n	8006f1e <HAL_TIM_Base_Start_IT+0x76>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a1f      	ldr	r2, [pc, #124]	; (8006f70 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d013      	beq.n	8006f1e <HAL_TIM_Base_Start_IT+0x76>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a1e      	ldr	r2, [pc, #120]	; (8006f74 <HAL_TIM_Base_Start_IT+0xcc>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d00e      	beq.n	8006f1e <HAL_TIM_Base_Start_IT+0x76>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a1c      	ldr	r2, [pc, #112]	; (8006f78 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d009      	beq.n	8006f1e <HAL_TIM_Base_Start_IT+0x76>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a1b      	ldr	r2, [pc, #108]	; (8006f7c <HAL_TIM_Base_Start_IT+0xd4>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d004      	beq.n	8006f1e <HAL_TIM_Base_Start_IT+0x76>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a19      	ldr	r2, [pc, #100]	; (8006f80 <HAL_TIM_Base_Start_IT+0xd8>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d115      	bne.n	8006f4a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	689a      	ldr	r2, [r3, #8]
 8006f24:	4b17      	ldr	r3, [pc, #92]	; (8006f84 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f26:	4013      	ands	r3, r2
 8006f28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2b06      	cmp	r3, #6
 8006f2e:	d015      	beq.n	8006f5c <HAL_TIM_Base_Start_IT+0xb4>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f36:	d011      	beq.n	8006f5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f042 0201 	orr.w	r2, r2, #1
 8006f46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f48:	e008      	b.n	8006f5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f042 0201 	orr.w	r2, r2, #1
 8006f58:	601a      	str	r2, [r3, #0]
 8006f5a:	e000      	b.n	8006f5e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3714      	adds	r7, #20
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	40012c00 	.word	0x40012c00
 8006f70:	40000400 	.word	0x40000400
 8006f74:	40000800 	.word	0x40000800
 8006f78:	40000c00 	.word	0x40000c00
 8006f7c:	40013400 	.word	0x40013400
 8006f80:	40014000 	.word	0x40014000
 8006f84:	00010007 	.word	0x00010007

08006f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b084      	sub	sp, #16
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	691b      	ldr	r3, [r3, #16]
 8006f9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d020      	beq.n	8006fec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f003 0302 	and.w	r3, r3, #2
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d01b      	beq.n	8006fec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f06f 0202 	mvn.w	r2, #2
 8006fbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	f003 0303 	and.w	r3, r3, #3
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f8e4 	bl	80071a0 <HAL_TIM_IC_CaptureCallback>
 8006fd8:	e005      	b.n	8006fe6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f8d6 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 f8e7 	bl	80071b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	f003 0304 	and.w	r3, r3, #4
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d020      	beq.n	8007038 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f003 0304 	and.w	r3, r3, #4
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d01b      	beq.n	8007038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f06f 0204 	mvn.w	r2, #4
 8007008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2202      	movs	r2, #2
 800700e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	699b      	ldr	r3, [r3, #24]
 8007016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800701a:	2b00      	cmp	r3, #0
 800701c:	d003      	beq.n	8007026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f8be 	bl	80071a0 <HAL_TIM_IC_CaptureCallback>
 8007024:	e005      	b.n	8007032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 f8b0 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 f8c1 	bl	80071b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	f003 0308 	and.w	r3, r3, #8
 800703e:	2b00      	cmp	r3, #0
 8007040:	d020      	beq.n	8007084 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f003 0308 	and.w	r3, r3, #8
 8007048:	2b00      	cmp	r3, #0
 800704a:	d01b      	beq.n	8007084 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f06f 0208 	mvn.w	r2, #8
 8007054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2204      	movs	r2, #4
 800705a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	f003 0303 	and.w	r3, r3, #3
 8007066:	2b00      	cmp	r3, #0
 8007068:	d003      	beq.n	8007072 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 f898 	bl	80071a0 <HAL_TIM_IC_CaptureCallback>
 8007070:	e005      	b.n	800707e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f88a 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f000 f89b 	bl	80071b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	f003 0310 	and.w	r3, r3, #16
 800708a:	2b00      	cmp	r3, #0
 800708c:	d020      	beq.n	80070d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f003 0310 	and.w	r3, r3, #16
 8007094:	2b00      	cmp	r3, #0
 8007096:	d01b      	beq.n	80070d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f06f 0210 	mvn.w	r2, #16
 80070a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2208      	movs	r2, #8
 80070a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	69db      	ldr	r3, [r3, #28]
 80070ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d003      	beq.n	80070be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f872 	bl	80071a0 <HAL_TIM_IC_CaptureCallback>
 80070bc:	e005      	b.n	80070ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 f864 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f000 f875 	bl	80071b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00c      	beq.n	80070f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f003 0301 	and.w	r3, r3, #1
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d007      	beq.n	80070f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f06f 0201 	mvn.w	r2, #1
 80070ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f7fa fa58 	bl	80015a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d00c      	beq.n	8007118 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007104:	2b00      	cmp	r3, #0
 8007106:	d007      	beq.n	8007118 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f906 	bl	8007324 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00c      	beq.n	800713c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007128:	2b00      	cmp	r3, #0
 800712a:	d007      	beq.n	800713c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f8fe 	bl	8007338 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00c      	beq.n	8007160 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800714c:	2b00      	cmp	r3, #0
 800714e:	d007      	beq.n	8007160 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 f834 	bl	80071c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	f003 0320 	and.w	r3, r3, #32
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00c      	beq.n	8007184 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f003 0320 	and.w	r3, r3, #32
 8007170:	2b00      	cmp	r3, #0
 8007172:	d007      	beq.n	8007184 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f06f 0220 	mvn.w	r2, #32
 800717c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f8c6 	bl	8007310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007184:	bf00      	nop
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071d0:	bf00      	nop
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a40      	ldr	r2, [pc, #256]	; (80072f0 <TIM_Base_SetConfig+0x114>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d013      	beq.n	800721c <TIM_Base_SetConfig+0x40>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071fa:	d00f      	beq.n	800721c <TIM_Base_SetConfig+0x40>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a3d      	ldr	r2, [pc, #244]	; (80072f4 <TIM_Base_SetConfig+0x118>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d00b      	beq.n	800721c <TIM_Base_SetConfig+0x40>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a3c      	ldr	r2, [pc, #240]	; (80072f8 <TIM_Base_SetConfig+0x11c>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d007      	beq.n	800721c <TIM_Base_SetConfig+0x40>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a3b      	ldr	r2, [pc, #236]	; (80072fc <TIM_Base_SetConfig+0x120>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d003      	beq.n	800721c <TIM_Base_SetConfig+0x40>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	4a3a      	ldr	r2, [pc, #232]	; (8007300 <TIM_Base_SetConfig+0x124>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d108      	bne.n	800722e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	4313      	orrs	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a2f      	ldr	r2, [pc, #188]	; (80072f0 <TIM_Base_SetConfig+0x114>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d01f      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800723c:	d01b      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a2c      	ldr	r2, [pc, #176]	; (80072f4 <TIM_Base_SetConfig+0x118>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d017      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a2b      	ldr	r2, [pc, #172]	; (80072f8 <TIM_Base_SetConfig+0x11c>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d013      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a2a      	ldr	r2, [pc, #168]	; (80072fc <TIM_Base_SetConfig+0x120>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d00f      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a29      	ldr	r2, [pc, #164]	; (8007300 <TIM_Base_SetConfig+0x124>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d00b      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a28      	ldr	r2, [pc, #160]	; (8007304 <TIM_Base_SetConfig+0x128>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d007      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a27      	ldr	r2, [pc, #156]	; (8007308 <TIM_Base_SetConfig+0x12c>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d003      	beq.n	8007276 <TIM_Base_SetConfig+0x9a>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a26      	ldr	r2, [pc, #152]	; (800730c <TIM_Base_SetConfig+0x130>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d108      	bne.n	8007288 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800727c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	4313      	orrs	r3, r2
 8007286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	695b      	ldr	r3, [r3, #20]
 8007292:	4313      	orrs	r3, r2
 8007294:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	689a      	ldr	r2, [r3, #8]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a10      	ldr	r2, [pc, #64]	; (80072f0 <TIM_Base_SetConfig+0x114>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d00f      	beq.n	80072d4 <TIM_Base_SetConfig+0xf8>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a12      	ldr	r2, [pc, #72]	; (8007300 <TIM_Base_SetConfig+0x124>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d00b      	beq.n	80072d4 <TIM_Base_SetConfig+0xf8>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a11      	ldr	r2, [pc, #68]	; (8007304 <TIM_Base_SetConfig+0x128>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d007      	beq.n	80072d4 <TIM_Base_SetConfig+0xf8>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a10      	ldr	r2, [pc, #64]	; (8007308 <TIM_Base_SetConfig+0x12c>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d003      	beq.n	80072d4 <TIM_Base_SetConfig+0xf8>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a0f      	ldr	r2, [pc, #60]	; (800730c <TIM_Base_SetConfig+0x130>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d103      	bne.n	80072dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	691a      	ldr	r2, [r3, #16]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	615a      	str	r2, [r3, #20]
}
 80072e2:	bf00      	nop
 80072e4:	3714      	adds	r7, #20
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	40012c00 	.word	0x40012c00
 80072f4:	40000400 	.word	0x40000400
 80072f8:	40000800 	.word	0x40000800
 80072fc:	40000c00 	.word	0x40000c00
 8007300:	40013400 	.word	0x40013400
 8007304:	40014000 	.word	0x40014000
 8007308:	40014400 	.word	0x40014400
 800730c:	40014800 	.word	0x40014800

08007310 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007340:	bf00      	nop
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d101      	bne.n	800735e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e040      	b.n	80073e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007362:	2b00      	cmp	r3, #0
 8007364:	d106      	bne.n	8007374 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7fa fc02 	bl	8001b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2224      	movs	r2, #36	; 0x24
 8007378:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 0201 	bic.w	r2, r2, #1
 8007388:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738e:	2b00      	cmp	r3, #0
 8007390:	d002      	beq.n	8007398 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 fb6a 	bl	8007a6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f8af 	bl	80074fc <UART_SetConfig>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d101      	bne.n	80073a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e01b      	b.n	80073e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	685a      	ldr	r2, [r3, #4]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689a      	ldr	r2, [r3, #8]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f042 0201 	orr.w	r2, r2, #1
 80073d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 fbe9 	bl	8007bb0 <UART_CheckIdleState>
 80073de:	4603      	mov	r3, r0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b08a      	sub	sp, #40	; 0x28
 80073ec:	af02      	add	r7, sp, #8
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	603b      	str	r3, [r7, #0]
 80073f4:	4613      	mov	r3, r2
 80073f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073fc:	2b20      	cmp	r3, #32
 80073fe:	d178      	bne.n	80074f2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d002      	beq.n	800740c <HAL_UART_Transmit+0x24>
 8007406:	88fb      	ldrh	r3, [r7, #6]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e071      	b.n	80074f4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2221      	movs	r2, #33	; 0x21
 800741c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800741e:	f7fc ff67 	bl	80042f0 <HAL_GetTick>
 8007422:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	88fa      	ldrh	r2, [r7, #6]
 8007428:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	88fa      	ldrh	r2, [r7, #6]
 8007430:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800743c:	d108      	bne.n	8007450 <HAL_UART_Transmit+0x68>
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d104      	bne.n	8007450 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007446:	2300      	movs	r3, #0
 8007448:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	61bb      	str	r3, [r7, #24]
 800744e:	e003      	b.n	8007458 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007454:	2300      	movs	r3, #0
 8007456:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007458:	e030      	b.n	80074bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	2200      	movs	r2, #0
 8007462:	2180      	movs	r1, #128	; 0x80
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f000 fc4b 	bl	8007d00 <UART_WaitOnFlagUntilTimeout>
 800746a:	4603      	mov	r3, r0
 800746c:	2b00      	cmp	r3, #0
 800746e:	d004      	beq.n	800747a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e03c      	b.n	80074f4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d10b      	bne.n	8007498 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	881a      	ldrh	r2, [r3, #0]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800748c:	b292      	uxth	r2, r2
 800748e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	3302      	adds	r3, #2
 8007494:	61bb      	str	r3, [r7, #24]
 8007496:	e008      	b.n	80074aa <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	781a      	ldrb	r2, [r3, #0]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	b292      	uxth	r2, r2
 80074a2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	3301      	adds	r3, #1
 80074a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	3b01      	subs	r3, #1
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1c8      	bne.n	800745a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	9300      	str	r3, [sp, #0]
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	2200      	movs	r2, #0
 80074d0:	2140      	movs	r1, #64	; 0x40
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 fc14 	bl	8007d00 <UART_WaitOnFlagUntilTimeout>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d004      	beq.n	80074e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2220      	movs	r2, #32
 80074e2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80074e4:	2303      	movs	r3, #3
 80074e6:	e005      	b.n	80074f4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2220      	movs	r2, #32
 80074ec:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80074ee:	2300      	movs	r3, #0
 80074f0:	e000      	b.n	80074f4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80074f2:	2302      	movs	r3, #2
  }
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3720      	adds	r7, #32
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007500:	b08a      	sub	sp, #40	; 0x28
 8007502:	af00      	add	r7, sp, #0
 8007504:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007506:	2300      	movs	r3, #0
 8007508:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	689a      	ldr	r2, [r3, #8]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	691b      	ldr	r3, [r3, #16]
 8007514:	431a      	orrs	r2, r3
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	431a      	orrs	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	69db      	ldr	r3, [r3, #28]
 8007520:	4313      	orrs	r3, r2
 8007522:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	4ba4      	ldr	r3, [pc, #656]	; (80077bc <UART_SetConfig+0x2c0>)
 800752c:	4013      	ands	r3, r2
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	6812      	ldr	r2, [r2, #0]
 8007532:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007534:	430b      	orrs	r3, r1
 8007536:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	68da      	ldr	r2, [r3, #12]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a99      	ldr	r2, [pc, #612]	; (80077c0 <UART_SetConfig+0x2c4>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d004      	beq.n	8007568 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007564:	4313      	orrs	r3, r2
 8007566:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007578:	430a      	orrs	r2, r1
 800757a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a90      	ldr	r2, [pc, #576]	; (80077c4 <UART_SetConfig+0x2c8>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d126      	bne.n	80075d4 <UART_SetConfig+0xd8>
 8007586:	4b90      	ldr	r3, [pc, #576]	; (80077c8 <UART_SetConfig+0x2cc>)
 8007588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800758c:	f003 0303 	and.w	r3, r3, #3
 8007590:	2b03      	cmp	r3, #3
 8007592:	d81b      	bhi.n	80075cc <UART_SetConfig+0xd0>
 8007594:	a201      	add	r2, pc, #4	; (adr r2, 800759c <UART_SetConfig+0xa0>)
 8007596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800759a:	bf00      	nop
 800759c:	080075ad 	.word	0x080075ad
 80075a0:	080075bd 	.word	0x080075bd
 80075a4:	080075b5 	.word	0x080075b5
 80075a8:	080075c5 	.word	0x080075c5
 80075ac:	2301      	movs	r3, #1
 80075ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075b2:	e116      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80075b4:	2302      	movs	r3, #2
 80075b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075ba:	e112      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80075bc:	2304      	movs	r3, #4
 80075be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075c2:	e10e      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80075c4:	2308      	movs	r3, #8
 80075c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075ca:	e10a      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80075cc:	2310      	movs	r3, #16
 80075ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075d2:	e106      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a7c      	ldr	r2, [pc, #496]	; (80077cc <UART_SetConfig+0x2d0>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d138      	bne.n	8007650 <UART_SetConfig+0x154>
 80075de:	4b7a      	ldr	r3, [pc, #488]	; (80077c8 <UART_SetConfig+0x2cc>)
 80075e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075e4:	f003 030c 	and.w	r3, r3, #12
 80075e8:	2b0c      	cmp	r3, #12
 80075ea:	d82d      	bhi.n	8007648 <UART_SetConfig+0x14c>
 80075ec:	a201      	add	r2, pc, #4	; (adr r2, 80075f4 <UART_SetConfig+0xf8>)
 80075ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f2:	bf00      	nop
 80075f4:	08007629 	.word	0x08007629
 80075f8:	08007649 	.word	0x08007649
 80075fc:	08007649 	.word	0x08007649
 8007600:	08007649 	.word	0x08007649
 8007604:	08007639 	.word	0x08007639
 8007608:	08007649 	.word	0x08007649
 800760c:	08007649 	.word	0x08007649
 8007610:	08007649 	.word	0x08007649
 8007614:	08007631 	.word	0x08007631
 8007618:	08007649 	.word	0x08007649
 800761c:	08007649 	.word	0x08007649
 8007620:	08007649 	.word	0x08007649
 8007624:	08007641 	.word	0x08007641
 8007628:	2300      	movs	r3, #0
 800762a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800762e:	e0d8      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007630:	2302      	movs	r3, #2
 8007632:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007636:	e0d4      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007638:	2304      	movs	r3, #4
 800763a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800763e:	e0d0      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007640:	2308      	movs	r3, #8
 8007642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007646:	e0cc      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007648:	2310      	movs	r3, #16
 800764a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800764e:	e0c8      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a5e      	ldr	r2, [pc, #376]	; (80077d0 <UART_SetConfig+0x2d4>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d125      	bne.n	80076a6 <UART_SetConfig+0x1aa>
 800765a:	4b5b      	ldr	r3, [pc, #364]	; (80077c8 <UART_SetConfig+0x2cc>)
 800765c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007660:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007664:	2b30      	cmp	r3, #48	; 0x30
 8007666:	d016      	beq.n	8007696 <UART_SetConfig+0x19a>
 8007668:	2b30      	cmp	r3, #48	; 0x30
 800766a:	d818      	bhi.n	800769e <UART_SetConfig+0x1a2>
 800766c:	2b20      	cmp	r3, #32
 800766e:	d00a      	beq.n	8007686 <UART_SetConfig+0x18a>
 8007670:	2b20      	cmp	r3, #32
 8007672:	d814      	bhi.n	800769e <UART_SetConfig+0x1a2>
 8007674:	2b00      	cmp	r3, #0
 8007676:	d002      	beq.n	800767e <UART_SetConfig+0x182>
 8007678:	2b10      	cmp	r3, #16
 800767a:	d008      	beq.n	800768e <UART_SetConfig+0x192>
 800767c:	e00f      	b.n	800769e <UART_SetConfig+0x1a2>
 800767e:	2300      	movs	r3, #0
 8007680:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007684:	e0ad      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007686:	2302      	movs	r3, #2
 8007688:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800768c:	e0a9      	b.n	80077e2 <UART_SetConfig+0x2e6>
 800768e:	2304      	movs	r3, #4
 8007690:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007694:	e0a5      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007696:	2308      	movs	r3, #8
 8007698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800769c:	e0a1      	b.n	80077e2 <UART_SetConfig+0x2e6>
 800769e:	2310      	movs	r3, #16
 80076a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076a4:	e09d      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a4a      	ldr	r2, [pc, #296]	; (80077d4 <UART_SetConfig+0x2d8>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d125      	bne.n	80076fc <UART_SetConfig+0x200>
 80076b0:	4b45      	ldr	r3, [pc, #276]	; (80077c8 <UART_SetConfig+0x2cc>)
 80076b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80076ba:	2bc0      	cmp	r3, #192	; 0xc0
 80076bc:	d016      	beq.n	80076ec <UART_SetConfig+0x1f0>
 80076be:	2bc0      	cmp	r3, #192	; 0xc0
 80076c0:	d818      	bhi.n	80076f4 <UART_SetConfig+0x1f8>
 80076c2:	2b80      	cmp	r3, #128	; 0x80
 80076c4:	d00a      	beq.n	80076dc <UART_SetConfig+0x1e0>
 80076c6:	2b80      	cmp	r3, #128	; 0x80
 80076c8:	d814      	bhi.n	80076f4 <UART_SetConfig+0x1f8>
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d002      	beq.n	80076d4 <UART_SetConfig+0x1d8>
 80076ce:	2b40      	cmp	r3, #64	; 0x40
 80076d0:	d008      	beq.n	80076e4 <UART_SetConfig+0x1e8>
 80076d2:	e00f      	b.n	80076f4 <UART_SetConfig+0x1f8>
 80076d4:	2300      	movs	r3, #0
 80076d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076da:	e082      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80076dc:	2302      	movs	r3, #2
 80076de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076e2:	e07e      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80076e4:	2304      	movs	r3, #4
 80076e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076ea:	e07a      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80076ec:	2308      	movs	r3, #8
 80076ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076f2:	e076      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80076f4:	2310      	movs	r3, #16
 80076f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076fa:	e072      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a35      	ldr	r2, [pc, #212]	; (80077d8 <UART_SetConfig+0x2dc>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d12a      	bne.n	800775c <UART_SetConfig+0x260>
 8007706:	4b30      	ldr	r3, [pc, #192]	; (80077c8 <UART_SetConfig+0x2cc>)
 8007708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800770c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007710:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007714:	d01a      	beq.n	800774c <UART_SetConfig+0x250>
 8007716:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800771a:	d81b      	bhi.n	8007754 <UART_SetConfig+0x258>
 800771c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007720:	d00c      	beq.n	800773c <UART_SetConfig+0x240>
 8007722:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007726:	d815      	bhi.n	8007754 <UART_SetConfig+0x258>
 8007728:	2b00      	cmp	r3, #0
 800772a:	d003      	beq.n	8007734 <UART_SetConfig+0x238>
 800772c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007730:	d008      	beq.n	8007744 <UART_SetConfig+0x248>
 8007732:	e00f      	b.n	8007754 <UART_SetConfig+0x258>
 8007734:	2300      	movs	r3, #0
 8007736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800773a:	e052      	b.n	80077e2 <UART_SetConfig+0x2e6>
 800773c:	2302      	movs	r3, #2
 800773e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007742:	e04e      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007744:	2304      	movs	r3, #4
 8007746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800774a:	e04a      	b.n	80077e2 <UART_SetConfig+0x2e6>
 800774c:	2308      	movs	r3, #8
 800774e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007752:	e046      	b.n	80077e2 <UART_SetConfig+0x2e6>
 8007754:	2310      	movs	r3, #16
 8007756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800775a:	e042      	b.n	80077e2 <UART_SetConfig+0x2e6>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a17      	ldr	r2, [pc, #92]	; (80077c0 <UART_SetConfig+0x2c4>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d13a      	bne.n	80077dc <UART_SetConfig+0x2e0>
 8007766:	4b18      	ldr	r3, [pc, #96]	; (80077c8 <UART_SetConfig+0x2cc>)
 8007768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800776c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007770:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007774:	d01a      	beq.n	80077ac <UART_SetConfig+0x2b0>
 8007776:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800777a:	d81b      	bhi.n	80077b4 <UART_SetConfig+0x2b8>
 800777c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007780:	d00c      	beq.n	800779c <UART_SetConfig+0x2a0>
 8007782:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007786:	d815      	bhi.n	80077b4 <UART_SetConfig+0x2b8>
 8007788:	2b00      	cmp	r3, #0
 800778a:	d003      	beq.n	8007794 <UART_SetConfig+0x298>
 800778c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007790:	d008      	beq.n	80077a4 <UART_SetConfig+0x2a8>
 8007792:	e00f      	b.n	80077b4 <UART_SetConfig+0x2b8>
 8007794:	2300      	movs	r3, #0
 8007796:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800779a:	e022      	b.n	80077e2 <UART_SetConfig+0x2e6>
 800779c:	2302      	movs	r3, #2
 800779e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077a2:	e01e      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80077a4:	2304      	movs	r3, #4
 80077a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077aa:	e01a      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80077ac:	2308      	movs	r3, #8
 80077ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077b2:	e016      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80077b4:	2310      	movs	r3, #16
 80077b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077ba:	e012      	b.n	80077e2 <UART_SetConfig+0x2e6>
 80077bc:	efff69f3 	.word	0xefff69f3
 80077c0:	40008000 	.word	0x40008000
 80077c4:	40013800 	.word	0x40013800
 80077c8:	40021000 	.word	0x40021000
 80077cc:	40004400 	.word	0x40004400
 80077d0:	40004800 	.word	0x40004800
 80077d4:	40004c00 	.word	0x40004c00
 80077d8:	40005000 	.word	0x40005000
 80077dc:	2310      	movs	r3, #16
 80077de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a9f      	ldr	r2, [pc, #636]	; (8007a64 <UART_SetConfig+0x568>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d17a      	bne.n	80078e2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80077ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077f0:	2b08      	cmp	r3, #8
 80077f2:	d824      	bhi.n	800783e <UART_SetConfig+0x342>
 80077f4:	a201      	add	r2, pc, #4	; (adr r2, 80077fc <UART_SetConfig+0x300>)
 80077f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fa:	bf00      	nop
 80077fc:	08007821 	.word	0x08007821
 8007800:	0800783f 	.word	0x0800783f
 8007804:	08007829 	.word	0x08007829
 8007808:	0800783f 	.word	0x0800783f
 800780c:	0800782f 	.word	0x0800782f
 8007810:	0800783f 	.word	0x0800783f
 8007814:	0800783f 	.word	0x0800783f
 8007818:	0800783f 	.word	0x0800783f
 800781c:	08007837 	.word	0x08007837
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007820:	f7fd fe38 	bl	8005494 <HAL_RCC_GetPCLK1Freq>
 8007824:	61f8      	str	r0, [r7, #28]
        break;
 8007826:	e010      	b.n	800784a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007828:	4b8f      	ldr	r3, [pc, #572]	; (8007a68 <UART_SetConfig+0x56c>)
 800782a:	61fb      	str	r3, [r7, #28]
        break;
 800782c:	e00d      	b.n	800784a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800782e:	f7fd fd99 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 8007832:	61f8      	str	r0, [r7, #28]
        break;
 8007834:	e009      	b.n	800784a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800783a:	61fb      	str	r3, [r7, #28]
        break;
 800783c:	e005      	b.n	800784a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800783e:	2300      	movs	r3, #0
 8007840:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007848:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	2b00      	cmp	r3, #0
 800784e:	f000 80fb 	beq.w	8007a48 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	685a      	ldr	r2, [r3, #4]
 8007856:	4613      	mov	r3, r2
 8007858:	005b      	lsls	r3, r3, #1
 800785a:	4413      	add	r3, r2
 800785c:	69fa      	ldr	r2, [r7, #28]
 800785e:	429a      	cmp	r2, r3
 8007860:	d305      	bcc.n	800786e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007868:	69fa      	ldr	r2, [r7, #28]
 800786a:	429a      	cmp	r2, r3
 800786c:	d903      	bls.n	8007876 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007874:	e0e8      	b.n	8007a48 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	2200      	movs	r2, #0
 800787a:	461c      	mov	r4, r3
 800787c:	4615      	mov	r5, r2
 800787e:	f04f 0200 	mov.w	r2, #0
 8007882:	f04f 0300 	mov.w	r3, #0
 8007886:	022b      	lsls	r3, r5, #8
 8007888:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800788c:	0222      	lsls	r2, r4, #8
 800788e:	68f9      	ldr	r1, [r7, #12]
 8007890:	6849      	ldr	r1, [r1, #4]
 8007892:	0849      	lsrs	r1, r1, #1
 8007894:	2000      	movs	r0, #0
 8007896:	4688      	mov	r8, r1
 8007898:	4681      	mov	r9, r0
 800789a:	eb12 0a08 	adds.w	sl, r2, r8
 800789e:	eb43 0b09 	adc.w	fp, r3, r9
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	603b      	str	r3, [r7, #0]
 80078aa:	607a      	str	r2, [r7, #4]
 80078ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078b0:	4650      	mov	r0, sl
 80078b2:	4659      	mov	r1, fp
 80078b4:	f7f9 f8d2 	bl	8000a5c <__aeabi_uldivmod>
 80078b8:	4602      	mov	r2, r0
 80078ba:	460b      	mov	r3, r1
 80078bc:	4613      	mov	r3, r2
 80078be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078c6:	d308      	bcc.n	80078da <UART_SetConfig+0x3de>
 80078c8:	69bb      	ldr	r3, [r7, #24]
 80078ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078ce:	d204      	bcs.n	80078da <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	69ba      	ldr	r2, [r7, #24]
 80078d6:	60da      	str	r2, [r3, #12]
 80078d8:	e0b6      	b.n	8007a48 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80078e0:	e0b2      	b.n	8007a48 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	69db      	ldr	r3, [r3, #28]
 80078e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078ea:	d15e      	bne.n	80079aa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80078ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80078f0:	2b08      	cmp	r3, #8
 80078f2:	d828      	bhi.n	8007946 <UART_SetConfig+0x44a>
 80078f4:	a201      	add	r2, pc, #4	; (adr r2, 80078fc <UART_SetConfig+0x400>)
 80078f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078fa:	bf00      	nop
 80078fc:	08007921 	.word	0x08007921
 8007900:	08007929 	.word	0x08007929
 8007904:	08007931 	.word	0x08007931
 8007908:	08007947 	.word	0x08007947
 800790c:	08007937 	.word	0x08007937
 8007910:	08007947 	.word	0x08007947
 8007914:	08007947 	.word	0x08007947
 8007918:	08007947 	.word	0x08007947
 800791c:	0800793f 	.word	0x0800793f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007920:	f7fd fdb8 	bl	8005494 <HAL_RCC_GetPCLK1Freq>
 8007924:	61f8      	str	r0, [r7, #28]
        break;
 8007926:	e014      	b.n	8007952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007928:	f7fd fdca 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 800792c:	61f8      	str	r0, [r7, #28]
        break;
 800792e:	e010      	b.n	8007952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007930:	4b4d      	ldr	r3, [pc, #308]	; (8007a68 <UART_SetConfig+0x56c>)
 8007932:	61fb      	str	r3, [r7, #28]
        break;
 8007934:	e00d      	b.n	8007952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007936:	f7fd fd15 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 800793a:	61f8      	str	r0, [r7, #28]
        break;
 800793c:	e009      	b.n	8007952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800793e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007942:	61fb      	str	r3, [r7, #28]
        break;
 8007944:	e005      	b.n	8007952 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007946:	2300      	movs	r3, #0
 8007948:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007950:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d077      	beq.n	8007a48 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	005a      	lsls	r2, r3, #1
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	085b      	lsrs	r3, r3, #1
 8007962:	441a      	add	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	fbb2 f3f3 	udiv	r3, r2, r3
 800796c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800796e:	69bb      	ldr	r3, [r7, #24]
 8007970:	2b0f      	cmp	r3, #15
 8007972:	d916      	bls.n	80079a2 <UART_SetConfig+0x4a6>
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800797a:	d212      	bcs.n	80079a2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	b29b      	uxth	r3, r3
 8007980:	f023 030f 	bic.w	r3, r3, #15
 8007984:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	085b      	lsrs	r3, r3, #1
 800798a:	b29b      	uxth	r3, r3
 800798c:	f003 0307 	and.w	r3, r3, #7
 8007990:	b29a      	uxth	r2, r3
 8007992:	8afb      	ldrh	r3, [r7, #22]
 8007994:	4313      	orrs	r3, r2
 8007996:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	8afa      	ldrh	r2, [r7, #22]
 800799e:	60da      	str	r2, [r3, #12]
 80079a0:	e052      	b.n	8007a48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80079a8:	e04e      	b.n	8007a48 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ae:	2b08      	cmp	r3, #8
 80079b0:	d827      	bhi.n	8007a02 <UART_SetConfig+0x506>
 80079b2:	a201      	add	r2, pc, #4	; (adr r2, 80079b8 <UART_SetConfig+0x4bc>)
 80079b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b8:	080079dd 	.word	0x080079dd
 80079bc:	080079e5 	.word	0x080079e5
 80079c0:	080079ed 	.word	0x080079ed
 80079c4:	08007a03 	.word	0x08007a03
 80079c8:	080079f3 	.word	0x080079f3
 80079cc:	08007a03 	.word	0x08007a03
 80079d0:	08007a03 	.word	0x08007a03
 80079d4:	08007a03 	.word	0x08007a03
 80079d8:	080079fb 	.word	0x080079fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079dc:	f7fd fd5a 	bl	8005494 <HAL_RCC_GetPCLK1Freq>
 80079e0:	61f8      	str	r0, [r7, #28]
        break;
 80079e2:	e014      	b.n	8007a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079e4:	f7fd fd6c 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 80079e8:	61f8      	str	r0, [r7, #28]
        break;
 80079ea:	e010      	b.n	8007a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079ec:	4b1e      	ldr	r3, [pc, #120]	; (8007a68 <UART_SetConfig+0x56c>)
 80079ee:	61fb      	str	r3, [r7, #28]
        break;
 80079f0:	e00d      	b.n	8007a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079f2:	f7fd fcb7 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 80079f6:	61f8      	str	r0, [r7, #28]
        break;
 80079f8:	e009      	b.n	8007a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079fe:	61fb      	str	r3, [r7, #28]
        break;
 8007a00:	e005      	b.n	8007a0e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007a02:	2300      	movs	r3, #0
 8007a04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007a0c:	bf00      	nop
    }

    if (pclk != 0U)
 8007a0e:	69fb      	ldr	r3, [r7, #28]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d019      	beq.n	8007a48 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	085a      	lsrs	r2, r3, #1
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	441a      	add	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a26:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	2b0f      	cmp	r3, #15
 8007a2c:	d909      	bls.n	8007a42 <UART_SetConfig+0x546>
 8007a2e:	69bb      	ldr	r3, [r7, #24]
 8007a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a34:	d205      	bcs.n	8007a42 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	b29a      	uxth	r2, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	60da      	str	r2, [r3, #12]
 8007a40:	e002      	b.n	8007a48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007a54:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3728      	adds	r7, #40	; 0x28
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a62:	bf00      	nop
 8007a64:	40008000 	.word	0x40008000
 8007a68:	00f42400 	.word	0x00f42400

08007a6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00a      	beq.n	8007a96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	430a      	orrs	r2, r1
 8007a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00a      	beq.n	8007ab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007abc:	f003 0302 	and.w	r3, r3, #2
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00a      	beq.n	8007ada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	430a      	orrs	r2, r1
 8007ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ade:	f003 0304 	and.w	r3, r3, #4
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d00a      	beq.n	8007afc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	430a      	orrs	r2, r1
 8007afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b00:	f003 0310 	and.w	r3, r3, #16
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00a      	beq.n	8007b1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b22:	f003 0320 	and.w	r3, r3, #32
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00a      	beq.n	8007b40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	430a      	orrs	r2, r1
 8007b3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d01a      	beq.n	8007b82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b6a:	d10a      	bne.n	8007b82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d00a      	beq.n	8007ba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	430a      	orrs	r2, r1
 8007ba2:	605a      	str	r2, [r3, #4]
  }
}
 8007ba4:	bf00      	nop
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b098      	sub	sp, #96	; 0x60
 8007bb4:	af02      	add	r7, sp, #8
 8007bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bc0:	f7fc fb96 	bl	80042f0 <HAL_GetTick>
 8007bc4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 0308 	and.w	r3, r3, #8
 8007bd0:	2b08      	cmp	r3, #8
 8007bd2:	d12e      	bne.n	8007c32 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bd8:	9300      	str	r3, [sp, #0]
 8007bda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f88c 	bl	8007d00 <UART_WaitOnFlagUntilTimeout>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d021      	beq.n	8007c32 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf6:	e853 3f00 	ldrex	r3, [r3]
 8007bfa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c02:	653b      	str	r3, [r7, #80]	; 0x50
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	461a      	mov	r2, r3
 8007c0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c0c:	647b      	str	r3, [r7, #68]	; 0x44
 8007c0e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c10:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c14:	e841 2300 	strex	r3, r2, [r1]
 8007c18:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d1e6      	bne.n	8007bee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2220      	movs	r2, #32
 8007c24:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	e062      	b.n	8007cf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0304 	and.w	r3, r3, #4
 8007c3c:	2b04      	cmp	r3, #4
 8007c3e:	d149      	bne.n	8007cd4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c44:	9300      	str	r3, [sp, #0]
 8007c46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 f856 	bl	8007d00 <UART_WaitOnFlagUntilTimeout>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d03c      	beq.n	8007cd4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c62:	e853 3f00 	ldrex	r3, [r3]
 8007c66:	623b      	str	r3, [r7, #32]
   return(result);
 8007c68:	6a3b      	ldr	r3, [r7, #32]
 8007c6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	461a      	mov	r2, r3
 8007c76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c78:	633b      	str	r3, [r7, #48]	; 0x30
 8007c7a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c80:	e841 2300 	strex	r3, r2, [r1]
 8007c84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d1e6      	bne.n	8007c5a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	3308      	adds	r3, #8
 8007c92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	e853 3f00 	ldrex	r3, [r3]
 8007c9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f023 0301 	bic.w	r3, r3, #1
 8007ca2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3308      	adds	r3, #8
 8007caa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cac:	61fa      	str	r2, [r7, #28]
 8007cae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb0:	69b9      	ldr	r1, [r7, #24]
 8007cb2:	69fa      	ldr	r2, [r7, #28]
 8007cb4:	e841 2300 	strex	r3, r2, [r1]
 8007cb8:	617b      	str	r3, [r7, #20]
   return(result);
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e5      	bne.n	8007c8c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2220      	movs	r2, #32
 8007cc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	e011      	b.n	8007cf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2220      	movs	r2, #32
 8007cd8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2220      	movs	r2, #32
 8007cde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2200      	movs	r2, #0
 8007cec:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3758      	adds	r7, #88	; 0x58
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	603b      	str	r3, [r7, #0]
 8007d0c:	4613      	mov	r3, r2
 8007d0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d10:	e049      	b.n	8007da6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d18:	d045      	beq.n	8007da6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d1a:	f7fc fae9 	bl	80042f0 <HAL_GetTick>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	69ba      	ldr	r2, [r7, #24]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d302      	bcc.n	8007d30 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d101      	bne.n	8007d34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d30:	2303      	movs	r3, #3
 8007d32:	e048      	b.n	8007dc6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f003 0304 	and.w	r3, r3, #4
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d031      	beq.n	8007da6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	69db      	ldr	r3, [r3, #28]
 8007d48:	f003 0308 	and.w	r3, r3, #8
 8007d4c:	2b08      	cmp	r3, #8
 8007d4e:	d110      	bne.n	8007d72 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	2208      	movs	r2, #8
 8007d56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d58:	68f8      	ldr	r0, [r7, #12]
 8007d5a:	f000 f838 	bl	8007dce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2208      	movs	r2, #8
 8007d62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e029      	b.n	8007dc6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	69db      	ldr	r3, [r3, #28]
 8007d78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d80:	d111      	bne.n	8007da6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d8c:	68f8      	ldr	r0, [r7, #12]
 8007d8e:	f000 f81e 	bl	8007dce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2220      	movs	r2, #32
 8007d96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e00f      	b.n	8007dc6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69da      	ldr	r2, [r3, #28]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	4013      	ands	r3, r2
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	bf0c      	ite	eq
 8007db6:	2301      	moveq	r3, #1
 8007db8:	2300      	movne	r3, #0
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	79fb      	ldrb	r3, [r7, #7]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d0a6      	beq.n	8007d12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3710      	adds	r7, #16
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b095      	sub	sp, #84	; 0x54
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dde:	e853 3f00 	ldrex	r3, [r3]
 8007de2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	461a      	mov	r2, r3
 8007df2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007df4:	643b      	str	r3, [r7, #64]	; 0x40
 8007df6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007dfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007dfc:	e841 2300 	strex	r3, r2, [r1]
 8007e00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1e6      	bne.n	8007dd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	3308      	adds	r3, #8
 8007e0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e10:	6a3b      	ldr	r3, [r7, #32]
 8007e12:	e853 3f00 	ldrex	r3, [r3]
 8007e16:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	f023 0301 	bic.w	r3, r3, #1
 8007e1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	3308      	adds	r3, #8
 8007e26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e30:	e841 2300 	strex	r3, r2, [r1]
 8007e34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e5      	bne.n	8007e08 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d118      	bne.n	8007e76 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	e853 3f00 	ldrex	r3, [r3]
 8007e50:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f023 0310 	bic.w	r3, r3, #16
 8007e58:	647b      	str	r3, [r7, #68]	; 0x44
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e62:	61bb      	str	r3, [r7, #24]
 8007e64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	6979      	ldr	r1, [r7, #20]
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e6      	bne.n	8007e44 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2220      	movs	r2, #32
 8007e7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007e8a:	bf00      	nop
 8007e8c:	3754      	adds	r7, #84	; 0x54
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
	...

08007e98 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007e9c:	4b05      	ldr	r3, [pc, #20]	; (8007eb4 <SysTick_Handler+0x1c>)
 8007e9e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007ea0:	f001 fe32 	bl	8009b08 <xTaskGetSchedulerState>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d001      	beq.n	8007eae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007eaa:	f002 fd15 	bl	800a8d8 <xPortSysTickHandler>
  }
}
 8007eae:	bf00      	nop
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	e000e010 	.word	0xe000e010

08007eb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	4a07      	ldr	r2, [pc, #28]	; (8007ee4 <vApplicationGetIdleTaskMemory+0x2c>)
 8007ec8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	4a06      	ldr	r2, [pc, #24]	; (8007ee8 <vApplicationGetIdleTaskMemory+0x30>)
 8007ece:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2280      	movs	r2, #128	; 0x80
 8007ed4:	601a      	str	r2, [r3, #0]
}
 8007ed6:	bf00      	nop
 8007ed8:	3714      	adds	r7, #20
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop
 8007ee4:	20002204 	.word	0x20002204
 8007ee8:	200022b0 	.word	0x200022b0

08007eec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	4a07      	ldr	r2, [pc, #28]	; (8007f18 <vApplicationGetTimerTaskMemory+0x2c>)
 8007efc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	4a06      	ldr	r2, [pc, #24]	; (8007f1c <vApplicationGetTimerTaskMemory+0x30>)
 8007f02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007f0a:	601a      	str	r2, [r3, #0]
}
 8007f0c:	bf00      	nop
 8007f0e:	3714      	adds	r7, #20
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	200024b0 	.word	0x200024b0
 8007f1c:	2000255c 	.word	0x2000255c

08007f20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f20:	b480      	push	{r7}
 8007f22:	b083      	sub	sp, #12
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f103 0208 	add.w	r2, r3, #8
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f04f 32ff 	mov.w	r2, #4294967295
 8007f38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f103 0208 	add.w	r2, r3, #8
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f103 0208 	add.w	r2, r3, #8
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f54:	bf00      	nop
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f6e:	bf00      	nop
 8007f70:	370c      	adds	r7, #12
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b085      	sub	sp, #20
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
 8007f82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	68fa      	ldr	r2, [r7, #12]
 8007f8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	689a      	ldr	r2, [r3, #8]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	683a      	ldr	r2, [r7, #0]
 8007f9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	683a      	ldr	r2, [r7, #0]
 8007fa4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	1c5a      	adds	r2, r3, #1
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	601a      	str	r2, [r3, #0]
}
 8007fb6:	bf00      	nop
 8007fb8:	3714      	adds	r7, #20
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr

08007fc2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b085      	sub	sp, #20
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
 8007fca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd8:	d103      	bne.n	8007fe2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	60fb      	str	r3, [r7, #12]
 8007fe0:	e00c      	b.n	8007ffc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	3308      	adds	r3, #8
 8007fe6:	60fb      	str	r3, [r7, #12]
 8007fe8:	e002      	b.n	8007ff0 <vListInsert+0x2e>
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	60fb      	str	r3, [r7, #12]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68ba      	ldr	r2, [r7, #8]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d2f6      	bcs.n	8007fea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	685a      	ldr	r2, [r3, #4]
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	683a      	ldr	r2, [r7, #0]
 800800a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	683a      	ldr	r2, [r7, #0]
 8008016:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	1c5a      	adds	r2, r3, #1
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	601a      	str	r2, [r3, #0]
}
 8008028:	bf00      	nop
 800802a:	3714      	adds	r7, #20
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	6892      	ldr	r2, [r2, #8]
 800804a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	6852      	ldr	r2, [r2, #4]
 8008054:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	429a      	cmp	r2, r3
 800805e:	d103      	bne.n	8008068 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	689a      	ldr	r2, [r3, #8]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	1e5a      	subs	r2, r3, #1
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
}
 800807c:	4618      	mov	r0, r3
 800807e:	3714      	adds	r7, #20
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d10a      	bne.n	80080b2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080ae:	bf00      	nop
 80080b0:	e7fe      	b.n	80080b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80080b2:	f002 fb7f 	bl	800a7b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080be:	68f9      	ldr	r1, [r7, #12]
 80080c0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80080c2:	fb01 f303 	mul.w	r3, r1, r3
 80080c6:	441a      	add	r2, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2200      	movs	r2, #0
 80080d0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080e2:	3b01      	subs	r3, #1
 80080e4:	68f9      	ldr	r1, [r7, #12]
 80080e6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80080e8:	fb01 f303 	mul.w	r3, r1, r3
 80080ec:	441a      	add	r2, r3
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	22ff      	movs	r2, #255	; 0xff
 80080f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	22ff      	movs	r2, #255	; 0xff
 80080fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d114      	bne.n	8008132 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d01a      	beq.n	8008146 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	3310      	adds	r3, #16
 8008114:	4618      	mov	r0, r3
 8008116:	f001 fb35 	bl	8009784 <xTaskRemoveFromEventList>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d012      	beq.n	8008146 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008120:	4b0c      	ldr	r3, [pc, #48]	; (8008154 <xQueueGenericReset+0xcc>)
 8008122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	f3bf 8f6f 	isb	sy
 8008130:	e009      	b.n	8008146 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	3310      	adds	r3, #16
 8008136:	4618      	mov	r0, r3
 8008138:	f7ff fef2 	bl	8007f20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	3324      	adds	r3, #36	; 0x24
 8008140:	4618      	mov	r0, r3
 8008142:	f7ff feed 	bl	8007f20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008146:	f002 fb65 	bl	800a814 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800814a:	2301      	movs	r3, #1
}
 800814c:	4618      	mov	r0, r3
 800814e:	3710      	adds	r7, #16
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	e000ed04 	.word	0xe000ed04

08008158 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008158:	b580      	push	{r7, lr}
 800815a:	b08e      	sub	sp, #56	; 0x38
 800815c:	af02      	add	r7, sp, #8
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
 8008164:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10a      	bne.n	8008182 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800816c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800817e:	bf00      	nop
 8008180:	e7fe      	b.n	8008180 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10a      	bne.n	800819e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818c:	f383 8811 	msr	BASEPRI, r3
 8008190:	f3bf 8f6f 	isb	sy
 8008194:	f3bf 8f4f 	dsb	sy
 8008198:	627b      	str	r3, [r7, #36]	; 0x24
}
 800819a:	bf00      	nop
 800819c:	e7fe      	b.n	800819c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d002      	beq.n	80081aa <xQueueGenericCreateStatic+0x52>
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d001      	beq.n	80081ae <xQueueGenericCreateStatic+0x56>
 80081aa:	2301      	movs	r3, #1
 80081ac:	e000      	b.n	80081b0 <xQueueGenericCreateStatic+0x58>
 80081ae:	2300      	movs	r3, #0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10a      	bne.n	80081ca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80081b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b8:	f383 8811 	msr	BASEPRI, r3
 80081bc:	f3bf 8f6f 	isb	sy
 80081c0:	f3bf 8f4f 	dsb	sy
 80081c4:	623b      	str	r3, [r7, #32]
}
 80081c6:	bf00      	nop
 80081c8:	e7fe      	b.n	80081c8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d102      	bne.n	80081d6 <xQueueGenericCreateStatic+0x7e>
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d101      	bne.n	80081da <xQueueGenericCreateStatic+0x82>
 80081d6:	2301      	movs	r3, #1
 80081d8:	e000      	b.n	80081dc <xQueueGenericCreateStatic+0x84>
 80081da:	2300      	movs	r3, #0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d10a      	bne.n	80081f6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80081e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e4:	f383 8811 	msr	BASEPRI, r3
 80081e8:	f3bf 8f6f 	isb	sy
 80081ec:	f3bf 8f4f 	dsb	sy
 80081f0:	61fb      	str	r3, [r7, #28]
}
 80081f2:	bf00      	nop
 80081f4:	e7fe      	b.n	80081f4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80081f6:	2350      	movs	r3, #80	; 0x50
 80081f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	2b50      	cmp	r3, #80	; 0x50
 80081fe:	d00a      	beq.n	8008216 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	61bb      	str	r3, [r7, #24]
}
 8008212:	bf00      	nop
 8008214:	e7fe      	b.n	8008214 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008216:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800821c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00d      	beq.n	800823e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800822a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800822e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008230:	9300      	str	r3, [sp, #0]
 8008232:	4613      	mov	r3, r2
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	68b9      	ldr	r1, [r7, #8]
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f000 f83f 	bl	80082bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800823e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008240:	4618      	mov	r0, r3
 8008242:	3730      	adds	r7, #48	; 0x30
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008248:	b580      	push	{r7, lr}
 800824a:	b08a      	sub	sp, #40	; 0x28
 800824c:	af02      	add	r7, sp, #8
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	4613      	mov	r3, r2
 8008254:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d10a      	bne.n	8008272 <xQueueGenericCreate+0x2a>
	__asm volatile
 800825c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008260:	f383 8811 	msr	BASEPRI, r3
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	613b      	str	r3, [r7, #16]
}
 800826e:	bf00      	nop
 8008270:	e7fe      	b.n	8008270 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	68ba      	ldr	r2, [r7, #8]
 8008276:	fb02 f303 	mul.w	r3, r2, r3
 800827a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	3350      	adds	r3, #80	; 0x50
 8008280:	4618      	mov	r0, r3
 8008282:	f002 fbb9 	bl	800a9f8 <pvPortMalloc>
 8008286:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d011      	beq.n	80082b2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	3350      	adds	r3, #80	; 0x50
 8008296:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082a0:	79fa      	ldrb	r2, [r7, #7]
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	9300      	str	r3, [sp, #0]
 80082a6:	4613      	mov	r3, r2
 80082a8:	697a      	ldr	r2, [r7, #20]
 80082aa:	68b9      	ldr	r1, [r7, #8]
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f000 f805 	bl	80082bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80082b2:	69bb      	ldr	r3, [r7, #24]
	}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3720      	adds	r7, #32
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	607a      	str	r2, [r7, #4]
 80082c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d103      	bne.n	80082d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	69ba      	ldr	r2, [r7, #24]
 80082d4:	601a      	str	r2, [r3, #0]
 80082d6:	e002      	b.n	80082de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80082ea:	2101      	movs	r1, #1
 80082ec:	69b8      	ldr	r0, [r7, #24]
 80082ee:	f7ff fecb 	bl	8008088 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	78fa      	ldrb	r2, [r7, #3]
 80082f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80082fa:	bf00      	nop
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
	...

08008304 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b08e      	sub	sp, #56	; 0x38
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	607a      	str	r2, [r7, #4]
 8008310:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008312:	2300      	movs	r3, #0
 8008314:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800831a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10a      	bne.n	8008336 <xQueueGenericSend+0x32>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008332:	bf00      	nop
 8008334:	e7fe      	b.n	8008334 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d103      	bne.n	8008344 <xQueueGenericSend+0x40>
 800833c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008340:	2b00      	cmp	r3, #0
 8008342:	d101      	bne.n	8008348 <xQueueGenericSend+0x44>
 8008344:	2301      	movs	r3, #1
 8008346:	e000      	b.n	800834a <xQueueGenericSend+0x46>
 8008348:	2300      	movs	r3, #0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10a      	bne.n	8008364 <xQueueGenericSend+0x60>
	__asm volatile
 800834e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008352:	f383 8811 	msr	BASEPRI, r3
 8008356:	f3bf 8f6f 	isb	sy
 800835a:	f3bf 8f4f 	dsb	sy
 800835e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008360:	bf00      	nop
 8008362:	e7fe      	b.n	8008362 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	2b02      	cmp	r3, #2
 8008368:	d103      	bne.n	8008372 <xQueueGenericSend+0x6e>
 800836a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800836c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800836e:	2b01      	cmp	r3, #1
 8008370:	d101      	bne.n	8008376 <xQueueGenericSend+0x72>
 8008372:	2301      	movs	r3, #1
 8008374:	e000      	b.n	8008378 <xQueueGenericSend+0x74>
 8008376:	2300      	movs	r3, #0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10a      	bne.n	8008392 <xQueueGenericSend+0x8e>
	__asm volatile
 800837c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008380:	f383 8811 	msr	BASEPRI, r3
 8008384:	f3bf 8f6f 	isb	sy
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	623b      	str	r3, [r7, #32]
}
 800838e:	bf00      	nop
 8008390:	e7fe      	b.n	8008390 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008392:	f001 fbb9 	bl	8009b08 <xTaskGetSchedulerState>
 8008396:	4603      	mov	r3, r0
 8008398:	2b00      	cmp	r3, #0
 800839a:	d102      	bne.n	80083a2 <xQueueGenericSend+0x9e>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d101      	bne.n	80083a6 <xQueueGenericSend+0xa2>
 80083a2:	2301      	movs	r3, #1
 80083a4:	e000      	b.n	80083a8 <xQueueGenericSend+0xa4>
 80083a6:	2300      	movs	r3, #0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d10a      	bne.n	80083c2 <xQueueGenericSend+0xbe>
	__asm volatile
 80083ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b0:	f383 8811 	msr	BASEPRI, r3
 80083b4:	f3bf 8f6f 	isb	sy
 80083b8:	f3bf 8f4f 	dsb	sy
 80083bc:	61fb      	str	r3, [r7, #28]
}
 80083be:	bf00      	nop
 80083c0:	e7fe      	b.n	80083c0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80083c2:	f002 f9f7 	bl	800a7b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80083c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d302      	bcc.n	80083d8 <xQueueGenericSend+0xd4>
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	2b02      	cmp	r3, #2
 80083d6:	d129      	bne.n	800842c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80083d8:	683a      	ldr	r2, [r7, #0]
 80083da:	68b9      	ldr	r1, [r7, #8]
 80083dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80083de:	f000 fbbb 	bl	8008b58 <prvCopyDataToQueue>
 80083e2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d010      	beq.n	800840e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ee:	3324      	adds	r3, #36	; 0x24
 80083f0:	4618      	mov	r0, r3
 80083f2:	f001 f9c7 	bl	8009784 <xTaskRemoveFromEventList>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d013      	beq.n	8008424 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80083fc:	4b3f      	ldr	r3, [pc, #252]	; (80084fc <xQueueGenericSend+0x1f8>)
 80083fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008402:	601a      	str	r2, [r3, #0]
 8008404:	f3bf 8f4f 	dsb	sy
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	e00a      	b.n	8008424 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800840e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008410:	2b00      	cmp	r3, #0
 8008412:	d007      	beq.n	8008424 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008414:	4b39      	ldr	r3, [pc, #228]	; (80084fc <xQueueGenericSend+0x1f8>)
 8008416:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800841a:	601a      	str	r2, [r3, #0]
 800841c:	f3bf 8f4f 	dsb	sy
 8008420:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008424:	f002 f9f6 	bl	800a814 <vPortExitCritical>
				return pdPASS;
 8008428:	2301      	movs	r3, #1
 800842a:	e063      	b.n	80084f4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d103      	bne.n	800843a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008432:	f002 f9ef 	bl	800a814 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008436:	2300      	movs	r3, #0
 8008438:	e05c      	b.n	80084f4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800843a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800843c:	2b00      	cmp	r3, #0
 800843e:	d106      	bne.n	800844e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008440:	f107 0314 	add.w	r3, r7, #20
 8008444:	4618      	mov	r0, r3
 8008446:	f001 fa01 	bl	800984c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800844a:	2301      	movs	r3, #1
 800844c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800844e:	f002 f9e1 	bl	800a814 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008452:	f000 ff51 	bl	80092f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008456:	f002 f9ad 	bl	800a7b4 <vPortEnterCritical>
 800845a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800845c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008460:	b25b      	sxtb	r3, r3
 8008462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008466:	d103      	bne.n	8008470 <xQueueGenericSend+0x16c>
 8008468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800846a:	2200      	movs	r2, #0
 800846c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008472:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008476:	b25b      	sxtb	r3, r3
 8008478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800847c:	d103      	bne.n	8008486 <xQueueGenericSend+0x182>
 800847e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008480:	2200      	movs	r2, #0
 8008482:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008486:	f002 f9c5 	bl	800a814 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800848a:	1d3a      	adds	r2, r7, #4
 800848c:	f107 0314 	add.w	r3, r7, #20
 8008490:	4611      	mov	r1, r2
 8008492:	4618      	mov	r0, r3
 8008494:	f001 f9f0 	bl	8009878 <xTaskCheckForTimeOut>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d124      	bne.n	80084e8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800849e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084a0:	f000 fc52 	bl	8008d48 <prvIsQueueFull>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d018      	beq.n	80084dc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80084aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ac:	3310      	adds	r3, #16
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	4611      	mov	r1, r2
 80084b2:	4618      	mov	r0, r3
 80084b4:	f001 f916 	bl	80096e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80084b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084ba:	f000 fbdd 	bl	8008c78 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80084be:	f000 ff29 	bl	8009314 <xTaskResumeAll>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f47f af7c 	bne.w	80083c2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80084ca:	4b0c      	ldr	r3, [pc, #48]	; (80084fc <xQueueGenericSend+0x1f8>)
 80084cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084d0:	601a      	str	r2, [r3, #0]
 80084d2:	f3bf 8f4f 	dsb	sy
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	e772      	b.n	80083c2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80084dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084de:	f000 fbcb 	bl	8008c78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084e2:	f000 ff17 	bl	8009314 <xTaskResumeAll>
 80084e6:	e76c      	b.n	80083c2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80084e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084ea:	f000 fbc5 	bl	8008c78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084ee:	f000 ff11 	bl	8009314 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80084f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3738      	adds	r7, #56	; 0x38
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	e000ed04 	.word	0xe000ed04

08008500 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b090      	sub	sp, #64	; 0x40
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
 800850c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008514:	2b00      	cmp	r3, #0
 8008516:	d10a      	bne.n	800852e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800851c:	f383 8811 	msr	BASEPRI, r3
 8008520:	f3bf 8f6f 	isb	sy
 8008524:	f3bf 8f4f 	dsb	sy
 8008528:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800852a:	bf00      	nop
 800852c:	e7fe      	b.n	800852c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d103      	bne.n	800853c <xQueueGenericSendFromISR+0x3c>
 8008534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008538:	2b00      	cmp	r3, #0
 800853a:	d101      	bne.n	8008540 <xQueueGenericSendFromISR+0x40>
 800853c:	2301      	movs	r3, #1
 800853e:	e000      	b.n	8008542 <xQueueGenericSendFromISR+0x42>
 8008540:	2300      	movs	r3, #0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10a      	bne.n	800855c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008558:	bf00      	nop
 800855a:	e7fe      	b.n	800855a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2b02      	cmp	r3, #2
 8008560:	d103      	bne.n	800856a <xQueueGenericSendFromISR+0x6a>
 8008562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008566:	2b01      	cmp	r3, #1
 8008568:	d101      	bne.n	800856e <xQueueGenericSendFromISR+0x6e>
 800856a:	2301      	movs	r3, #1
 800856c:	e000      	b.n	8008570 <xQueueGenericSendFromISR+0x70>
 800856e:	2300      	movs	r3, #0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d10a      	bne.n	800858a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	623b      	str	r3, [r7, #32]
}
 8008586:	bf00      	nop
 8008588:	e7fe      	b.n	8008588 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800858a:	f002 f9f5 	bl	800a978 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800858e:	f3ef 8211 	mrs	r2, BASEPRI
 8008592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008596:	f383 8811 	msr	BASEPRI, r3
 800859a:	f3bf 8f6f 	isb	sy
 800859e:	f3bf 8f4f 	dsb	sy
 80085a2:	61fa      	str	r2, [r7, #28]
 80085a4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80085a6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80085a8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d302      	bcc.n	80085bc <xQueueGenericSendFromISR+0xbc>
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b02      	cmp	r3, #2
 80085ba:	d12f      	bne.n	800861c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80085bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085cc:	683a      	ldr	r2, [r7, #0]
 80085ce:	68b9      	ldr	r1, [r7, #8]
 80085d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80085d2:	f000 fac1 	bl	8008b58 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085d6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80085da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085de:	d112      	bne.n	8008606 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d016      	beq.n	8008616 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ea:	3324      	adds	r3, #36	; 0x24
 80085ec:	4618      	mov	r0, r3
 80085ee:	f001 f8c9 	bl	8009784 <xTaskRemoveFromEventList>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00e      	beq.n	8008616 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00b      	beq.n	8008616 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2201      	movs	r2, #1
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	e007      	b.n	8008616 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008606:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800860a:	3301      	adds	r3, #1
 800860c:	b2db      	uxtb	r3, r3
 800860e:	b25a      	sxtb	r2, r3
 8008610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008616:	2301      	movs	r3, #1
 8008618:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800861a:	e001      	b.n	8008620 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800861c:	2300      	movs	r3, #0
 800861e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800862a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800862c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800862e:	4618      	mov	r0, r3
 8008630:	3740      	adds	r7, #64	; 0x40
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}

08008636 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b08e      	sub	sp, #56	; 0x38
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
 800863e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008646:	2b00      	cmp	r3, #0
 8008648:	d10a      	bne.n	8008660 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800864a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800864e:	f383 8811 	msr	BASEPRI, r3
 8008652:	f3bf 8f6f 	isb	sy
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	623b      	str	r3, [r7, #32]
}
 800865c:	bf00      	nop
 800865e:	e7fe      	b.n	800865e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008664:	2b00      	cmp	r3, #0
 8008666:	d00a      	beq.n	800867e <xQueueGiveFromISR+0x48>
	__asm volatile
 8008668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800866c:	f383 8811 	msr	BASEPRI, r3
 8008670:	f3bf 8f6f 	isb	sy
 8008674:	f3bf 8f4f 	dsb	sy
 8008678:	61fb      	str	r3, [r7, #28]
}
 800867a:	bf00      	nop
 800867c:	e7fe      	b.n	800867c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800867e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d103      	bne.n	800868e <xQueueGiveFromISR+0x58>
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d101      	bne.n	8008692 <xQueueGiveFromISR+0x5c>
 800868e:	2301      	movs	r3, #1
 8008690:	e000      	b.n	8008694 <xQueueGiveFromISR+0x5e>
 8008692:	2300      	movs	r3, #0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d10a      	bne.n	80086ae <xQueueGiveFromISR+0x78>
	__asm volatile
 8008698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869c:	f383 8811 	msr	BASEPRI, r3
 80086a0:	f3bf 8f6f 	isb	sy
 80086a4:	f3bf 8f4f 	dsb	sy
 80086a8:	61bb      	str	r3, [r7, #24]
}
 80086aa:	bf00      	nop
 80086ac:	e7fe      	b.n	80086ac <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80086ae:	f002 f963 	bl	800a978 <vPortValidateInterruptPriority>
	__asm volatile
 80086b2:	f3ef 8211 	mrs	r2, BASEPRI
 80086b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ba:	f383 8811 	msr	BASEPRI, r3
 80086be:	f3bf 8f6f 	isb	sy
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	617a      	str	r2, [r7, #20]
 80086c8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80086ca:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80086cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80086d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086da:	429a      	cmp	r2, r3
 80086dc:	d22b      	bcs.n	8008736 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80086de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80086e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80086e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ea:	1c5a      	adds	r2, r3, #1
 80086ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ee:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80086f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80086f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f8:	d112      	bne.n	8008720 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80086fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d016      	beq.n	8008730 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008704:	3324      	adds	r3, #36	; 0x24
 8008706:	4618      	mov	r0, r3
 8008708:	f001 f83c 	bl	8009784 <xTaskRemoveFromEventList>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00e      	beq.n	8008730 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00b      	beq.n	8008730 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	2201      	movs	r2, #1
 800871c:	601a      	str	r2, [r3, #0]
 800871e:	e007      	b.n	8008730 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008720:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008724:	3301      	adds	r3, #1
 8008726:	b2db      	uxtb	r3, r3
 8008728:	b25a      	sxtb	r2, r3
 800872a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008730:	2301      	movs	r3, #1
 8008732:	637b      	str	r3, [r7, #52]	; 0x34
 8008734:	e001      	b.n	800873a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008736:	2300      	movs	r3, #0
 8008738:	637b      	str	r3, [r7, #52]	; 0x34
 800873a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800873c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f383 8811 	msr	BASEPRI, r3
}
 8008744:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008748:	4618      	mov	r0, r3
 800874a:	3738      	adds	r7, #56	; 0x38
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b08c      	sub	sp, #48	; 0x30
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800875c:	2300      	movs	r3, #0
 800875e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008766:	2b00      	cmp	r3, #0
 8008768:	d10a      	bne.n	8008780 <xQueueReceive+0x30>
	__asm volatile
 800876a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800876e:	f383 8811 	msr	BASEPRI, r3
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	f3bf 8f4f 	dsb	sy
 800877a:	623b      	str	r3, [r7, #32]
}
 800877c:	bf00      	nop
 800877e:	e7fe      	b.n	800877e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d103      	bne.n	800878e <xQueueReceive+0x3e>
 8008786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <xQueueReceive+0x42>
 800878e:	2301      	movs	r3, #1
 8008790:	e000      	b.n	8008794 <xQueueReceive+0x44>
 8008792:	2300      	movs	r3, #0
 8008794:	2b00      	cmp	r3, #0
 8008796:	d10a      	bne.n	80087ae <xQueueReceive+0x5e>
	__asm volatile
 8008798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800879c:	f383 8811 	msr	BASEPRI, r3
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	f3bf 8f4f 	dsb	sy
 80087a8:	61fb      	str	r3, [r7, #28]
}
 80087aa:	bf00      	nop
 80087ac:	e7fe      	b.n	80087ac <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80087ae:	f001 f9ab 	bl	8009b08 <xTaskGetSchedulerState>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d102      	bne.n	80087be <xQueueReceive+0x6e>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <xQueueReceive+0x72>
 80087be:	2301      	movs	r3, #1
 80087c0:	e000      	b.n	80087c4 <xQueueReceive+0x74>
 80087c2:	2300      	movs	r3, #0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10a      	bne.n	80087de <xQueueReceive+0x8e>
	__asm volatile
 80087c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087cc:	f383 8811 	msr	BASEPRI, r3
 80087d0:	f3bf 8f6f 	isb	sy
 80087d4:	f3bf 8f4f 	dsb	sy
 80087d8:	61bb      	str	r3, [r7, #24]
}
 80087da:	bf00      	nop
 80087dc:	e7fe      	b.n	80087dc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80087de:	f001 ffe9 	bl	800a7b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d01f      	beq.n	800882e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80087ee:	68b9      	ldr	r1, [r7, #8]
 80087f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087f2:	f000 fa1b 	bl	8008c2c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80087f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f8:	1e5a      	subs	r2, r3, #1
 80087fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087fc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80087fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008800:	691b      	ldr	r3, [r3, #16]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00f      	beq.n	8008826 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008808:	3310      	adds	r3, #16
 800880a:	4618      	mov	r0, r3
 800880c:	f000 ffba 	bl	8009784 <xTaskRemoveFromEventList>
 8008810:	4603      	mov	r3, r0
 8008812:	2b00      	cmp	r3, #0
 8008814:	d007      	beq.n	8008826 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008816:	4b3d      	ldr	r3, [pc, #244]	; (800890c <xQueueReceive+0x1bc>)
 8008818:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800881c:	601a      	str	r2, [r3, #0]
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008826:	f001 fff5 	bl	800a814 <vPortExitCritical>
				return pdPASS;
 800882a:	2301      	movs	r3, #1
 800882c:	e069      	b.n	8008902 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d103      	bne.n	800883c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008834:	f001 ffee 	bl	800a814 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008838:	2300      	movs	r3, #0
 800883a:	e062      	b.n	8008902 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800883c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800883e:	2b00      	cmp	r3, #0
 8008840:	d106      	bne.n	8008850 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008842:	f107 0310 	add.w	r3, r7, #16
 8008846:	4618      	mov	r0, r3
 8008848:	f001 f800 	bl	800984c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800884c:	2301      	movs	r3, #1
 800884e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008850:	f001 ffe0 	bl	800a814 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008854:	f000 fd50 	bl	80092f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008858:	f001 ffac 	bl	800a7b4 <vPortEnterCritical>
 800885c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008862:	b25b      	sxtb	r3, r3
 8008864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008868:	d103      	bne.n	8008872 <xQueueReceive+0x122>
 800886a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800886c:	2200      	movs	r2, #0
 800886e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008874:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008878:	b25b      	sxtb	r3, r3
 800887a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800887e:	d103      	bne.n	8008888 <xQueueReceive+0x138>
 8008880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008882:	2200      	movs	r2, #0
 8008884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008888:	f001 ffc4 	bl	800a814 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800888c:	1d3a      	adds	r2, r7, #4
 800888e:	f107 0310 	add.w	r3, r7, #16
 8008892:	4611      	mov	r1, r2
 8008894:	4618      	mov	r0, r3
 8008896:	f000 ffef 	bl	8009878 <xTaskCheckForTimeOut>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	d123      	bne.n	80088e8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80088a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088a2:	f000 fa3b 	bl	8008d1c <prvIsQueueEmpty>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d017      	beq.n	80088dc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80088ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ae:	3324      	adds	r3, #36	; 0x24
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	4611      	mov	r1, r2
 80088b4:	4618      	mov	r0, r3
 80088b6:	f000 ff15 	bl	80096e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80088ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088bc:	f000 f9dc 	bl	8008c78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80088c0:	f000 fd28 	bl	8009314 <xTaskResumeAll>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d189      	bne.n	80087de <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80088ca:	4b10      	ldr	r3, [pc, #64]	; (800890c <xQueueReceive+0x1bc>)
 80088cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088d0:	601a      	str	r2, [r3, #0]
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	e780      	b.n	80087de <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80088dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088de:	f000 f9cb 	bl	8008c78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80088e2:	f000 fd17 	bl	8009314 <xTaskResumeAll>
 80088e6:	e77a      	b.n	80087de <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80088e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088ea:	f000 f9c5 	bl	8008c78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80088ee:	f000 fd11 	bl	8009314 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80088f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088f4:	f000 fa12 	bl	8008d1c <prvIsQueueEmpty>
 80088f8:	4603      	mov	r3, r0
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f43f af6f 	beq.w	80087de <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008900:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008902:	4618      	mov	r0, r3
 8008904:	3730      	adds	r7, #48	; 0x30
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	e000ed04 	.word	0xe000ed04

08008910 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b08e      	sub	sp, #56	; 0x38
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800891a:	2300      	movs	r3, #0
 800891c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008922:	2300      	movs	r3, #0
 8008924:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008928:	2b00      	cmp	r3, #0
 800892a:	d10a      	bne.n	8008942 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800892c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	623b      	str	r3, [r7, #32]
}
 800893e:	bf00      	nop
 8008940:	e7fe      	b.n	8008940 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008946:	2b00      	cmp	r3, #0
 8008948:	d00a      	beq.n	8008960 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800894a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800894e:	f383 8811 	msr	BASEPRI, r3
 8008952:	f3bf 8f6f 	isb	sy
 8008956:	f3bf 8f4f 	dsb	sy
 800895a:	61fb      	str	r3, [r7, #28]
}
 800895c:	bf00      	nop
 800895e:	e7fe      	b.n	800895e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008960:	f001 f8d2 	bl	8009b08 <xTaskGetSchedulerState>
 8008964:	4603      	mov	r3, r0
 8008966:	2b00      	cmp	r3, #0
 8008968:	d102      	bne.n	8008970 <xQueueSemaphoreTake+0x60>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d101      	bne.n	8008974 <xQueueSemaphoreTake+0x64>
 8008970:	2301      	movs	r3, #1
 8008972:	e000      	b.n	8008976 <xQueueSemaphoreTake+0x66>
 8008974:	2300      	movs	r3, #0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d10a      	bne.n	8008990 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800897a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800897e:	f383 8811 	msr	BASEPRI, r3
 8008982:	f3bf 8f6f 	isb	sy
 8008986:	f3bf 8f4f 	dsb	sy
 800898a:	61bb      	str	r3, [r7, #24]
}
 800898c:	bf00      	nop
 800898e:	e7fe      	b.n	800898e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008990:	f001 ff10 	bl	800a7b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008998:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800899a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800899c:	2b00      	cmp	r3, #0
 800899e:	d024      	beq.n	80089ea <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80089a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a2:	1e5a      	subs	r2, r3, #1
 80089a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089a6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d104      	bne.n	80089ba <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80089b0:	f001 fa20 	bl	8009df4 <pvTaskIncrementMutexHeldCount>
 80089b4:	4602      	mov	r2, r0
 80089b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d00f      	beq.n	80089e2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c4:	3310      	adds	r3, #16
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 fedc 	bl	8009784 <xTaskRemoveFromEventList>
 80089cc:	4603      	mov	r3, r0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d007      	beq.n	80089e2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80089d2:	4b54      	ldr	r3, [pc, #336]	; (8008b24 <xQueueSemaphoreTake+0x214>)
 80089d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089d8:	601a      	str	r2, [r3, #0]
 80089da:	f3bf 8f4f 	dsb	sy
 80089de:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80089e2:	f001 ff17 	bl	800a814 <vPortExitCritical>
				return pdPASS;
 80089e6:	2301      	movs	r3, #1
 80089e8:	e097      	b.n	8008b1a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d111      	bne.n	8008a14 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80089f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00a      	beq.n	8008a0c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80089f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089fa:	f383 8811 	msr	BASEPRI, r3
 80089fe:	f3bf 8f6f 	isb	sy
 8008a02:	f3bf 8f4f 	dsb	sy
 8008a06:	617b      	str	r3, [r7, #20]
}
 8008a08:	bf00      	nop
 8008a0a:	e7fe      	b.n	8008a0a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008a0c:	f001 ff02 	bl	800a814 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008a10:	2300      	movs	r3, #0
 8008a12:	e082      	b.n	8008b1a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d106      	bne.n	8008a28 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a1a:	f107 030c 	add.w	r3, r7, #12
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f000 ff14 	bl	800984c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a24:	2301      	movs	r3, #1
 8008a26:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a28:	f001 fef4 	bl	800a814 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a2c:	f000 fc64 	bl	80092f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a30:	f001 fec0 	bl	800a7b4 <vPortEnterCritical>
 8008a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a3a:	b25b      	sxtb	r3, r3
 8008a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a40:	d103      	bne.n	8008a4a <xQueueSemaphoreTake+0x13a>
 8008a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a44:	2200      	movs	r2, #0
 8008a46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a50:	b25b      	sxtb	r3, r3
 8008a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a56:	d103      	bne.n	8008a60 <xQueueSemaphoreTake+0x150>
 8008a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a60:	f001 fed8 	bl	800a814 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a64:	463a      	mov	r2, r7
 8008a66:	f107 030c 	add.w	r3, r7, #12
 8008a6a:	4611      	mov	r1, r2
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f000 ff03 	bl	8009878 <xTaskCheckForTimeOut>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d132      	bne.n	8008ade <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a7a:	f000 f94f 	bl	8008d1c <prvIsQueueEmpty>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d026      	beq.n	8008ad2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d109      	bne.n	8008aa0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008a8c:	f001 fe92 	bl	800a7b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	4618      	mov	r0, r3
 8008a96:	f001 f855 	bl	8009b44 <xTaskPriorityInherit>
 8008a9a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008a9c:	f001 feba 	bl	800a814 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa2:	3324      	adds	r3, #36	; 0x24
 8008aa4:	683a      	ldr	r2, [r7, #0]
 8008aa6:	4611      	mov	r1, r2
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f000 fe1b 	bl	80096e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008aae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008ab0:	f000 f8e2 	bl	8008c78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008ab4:	f000 fc2e 	bl	8009314 <xTaskResumeAll>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f47f af68 	bne.w	8008990 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008ac0:	4b18      	ldr	r3, [pc, #96]	; (8008b24 <xQueueSemaphoreTake+0x214>)
 8008ac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ac6:	601a      	str	r2, [r3, #0]
 8008ac8:	f3bf 8f4f 	dsb	sy
 8008acc:	f3bf 8f6f 	isb	sy
 8008ad0:	e75e      	b.n	8008990 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008ad2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008ad4:	f000 f8d0 	bl	8008c78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ad8:	f000 fc1c 	bl	8009314 <xTaskResumeAll>
 8008adc:	e758      	b.n	8008990 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008ade:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008ae0:	f000 f8ca 	bl	8008c78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ae4:	f000 fc16 	bl	8009314 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ae8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008aea:	f000 f917 	bl	8008d1c <prvIsQueueEmpty>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f43f af4d 	beq.w	8008990 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d00d      	beq.n	8008b18 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008afc:	f001 fe5a 	bl	800a7b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008b00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008b02:	f000 f811 	bl	8008b28 <prvGetDisinheritPriorityAfterTimeout>
 8008b06:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f001 f8ee 	bl	8009cf0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008b14:	f001 fe7e 	bl	800a814 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008b18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3738      	adds	r7, #56	; 0x38
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	e000ed04 	.word	0xe000ed04

08008b28 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d006      	beq.n	8008b46 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008b42:	60fb      	str	r3, [r7, #12]
 8008b44:	e001      	b.n	8008b4a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008b46:	2300      	movs	r3, #0
 8008b48:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
	}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3714      	adds	r7, #20
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b086      	sub	sp, #24
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	60b9      	str	r1, [r7, #8]
 8008b62:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008b64:	2300      	movs	r3, #0
 8008b66:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b6c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d10d      	bne.n	8008b92 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d14d      	bne.n	8008c1a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	689b      	ldr	r3, [r3, #8]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f001 f846 	bl	8009c14 <xTaskPriorityDisinherit>
 8008b88:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	609a      	str	r2, [r3, #8]
 8008b90:	e043      	b.n	8008c1a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d119      	bne.n	8008bcc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	6858      	ldr	r0, [r3, #4]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	68b9      	ldr	r1, [r7, #8]
 8008ba4:	f002 f9d6 	bl	800af54 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	685a      	ldr	r2, [r3, #4]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bb0:	441a      	add	r2, r3
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	685a      	ldr	r2, [r3, #4]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d32b      	bcc.n	8008c1a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681a      	ldr	r2, [r3, #0]
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	605a      	str	r2, [r3, #4]
 8008bca:	e026      	b.n	8008c1a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	68d8      	ldr	r0, [r3, #12]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	68b9      	ldr	r1, [r7, #8]
 8008bd8:	f002 f9bc 	bl	800af54 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	68da      	ldr	r2, [r3, #12]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be4:	425b      	negs	r3, r3
 8008be6:	441a      	add	r2, r3
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	68da      	ldr	r2, [r3, #12]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d207      	bcs.n	8008c08 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	689a      	ldr	r2, [r3, #8]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c00:	425b      	negs	r3, r3
 8008c02:	441a      	add	r2, r3
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2b02      	cmp	r3, #2
 8008c0c:	d105      	bne.n	8008c1a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d002      	beq.n	8008c1a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	3b01      	subs	r3, #1
 8008c18:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	1c5a      	adds	r2, r3, #1
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008c22:	697b      	ldr	r3, [r7, #20]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3718      	adds	r7, #24
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b082      	sub	sp, #8
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d018      	beq.n	8008c70 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	68da      	ldr	r2, [r3, #12]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c46:	441a      	add	r2, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	68da      	ldr	r2, [r3, #12]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d303      	bcc.n	8008c60 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	68d9      	ldr	r1, [r3, #12]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c68:	461a      	mov	r2, r3
 8008c6a:	6838      	ldr	r0, [r7, #0]
 8008c6c:	f002 f972 	bl	800af54 <memcpy>
	}
}
 8008c70:	bf00      	nop
 8008c72:	3708      	adds	r7, #8
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b084      	sub	sp, #16
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008c80:	f001 fd98 	bl	800a7b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c8a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c8c:	e011      	b.n	8008cb2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d012      	beq.n	8008cbc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	3324      	adds	r3, #36	; 0x24
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f000 fd72 	bl	8009784 <xTaskRemoveFromEventList>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d001      	beq.n	8008caa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008ca6:	f000 fe49 	bl	800993c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
 8008cac:	3b01      	subs	r3, #1
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	dce9      	bgt.n	8008c8e <prvUnlockQueue+0x16>
 8008cba:	e000      	b.n	8008cbe <prvUnlockQueue+0x46>
					break;
 8008cbc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	22ff      	movs	r2, #255	; 0xff
 8008cc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008cc6:	f001 fda5 	bl	800a814 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008cca:	f001 fd73 	bl	800a7b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008cd4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008cd6:	e011      	b.n	8008cfc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	691b      	ldr	r3, [r3, #16]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d012      	beq.n	8008d06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	3310      	adds	r3, #16
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f000 fd4d 	bl	8009784 <xTaskRemoveFromEventList>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d001      	beq.n	8008cf4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008cf0:	f000 fe24 	bl	800993c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008cfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	dce9      	bgt.n	8008cd8 <prvUnlockQueue+0x60>
 8008d04:	e000      	b.n	8008d08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008d06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	22ff      	movs	r2, #255	; 0xff
 8008d0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008d10:	f001 fd80 	bl	800a814 <vPortExitCritical>
}
 8008d14:	bf00      	nop
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d24:	f001 fd46 	bl	800a7b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d102      	bne.n	8008d36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008d30:	2301      	movs	r3, #1
 8008d32:	60fb      	str	r3, [r7, #12]
 8008d34:	e001      	b.n	8008d3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008d36:	2300      	movs	r3, #0
 8008d38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008d3a:	f001 fd6b 	bl	800a814 <vPortExitCritical>

	return xReturn;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d50:	f001 fd30 	bl	800a7b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d102      	bne.n	8008d66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008d60:	2301      	movs	r3, #1
 8008d62:	60fb      	str	r3, [r7, #12]
 8008d64:	e001      	b.n	8008d6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008d66:	2300      	movs	r3, #0
 8008d68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008d6a:	f001 fd53 	bl	800a814 <vPortExitCritical>

	return xReturn;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008d82:	2300      	movs	r3, #0
 8008d84:	60fb      	str	r3, [r7, #12]
 8008d86:	e014      	b.n	8008db2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008d88:	4a0f      	ldr	r2, [pc, #60]	; (8008dc8 <vQueueAddToRegistry+0x50>)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10b      	bne.n	8008dac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008d94:	490c      	ldr	r1, [pc, #48]	; (8008dc8 <vQueueAddToRegistry+0x50>)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	683a      	ldr	r2, [r7, #0]
 8008d9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008d9e:	4a0a      	ldr	r2, [pc, #40]	; (8008dc8 <vQueueAddToRegistry+0x50>)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	00db      	lsls	r3, r3, #3
 8008da4:	4413      	add	r3, r2
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008daa:	e006      	b.n	8008dba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	3301      	adds	r3, #1
 8008db0:	60fb      	str	r3, [r7, #12]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2b07      	cmp	r3, #7
 8008db6:	d9e7      	bls.n	8008d88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008db8:	bf00      	nop
 8008dba:	bf00      	nop
 8008dbc:	3714      	adds	r7, #20
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	2000295c 	.word	0x2000295c

08008dcc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b086      	sub	sp, #24
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008ddc:	f001 fcea 	bl	800a7b4 <vPortEnterCritical>
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008de6:	b25b      	sxtb	r3, r3
 8008de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dec:	d103      	bne.n	8008df6 <vQueueWaitForMessageRestricted+0x2a>
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008dfc:	b25b      	sxtb	r3, r3
 8008dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e02:	d103      	bne.n	8008e0c <vQueueWaitForMessageRestricted+0x40>
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e0c:	f001 fd02 	bl	800a814 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d106      	bne.n	8008e26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	3324      	adds	r3, #36	; 0x24
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	68b9      	ldr	r1, [r7, #8]
 8008e20:	4618      	mov	r0, r3
 8008e22:	f000 fc83 	bl	800972c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008e26:	6978      	ldr	r0, [r7, #20]
 8008e28:	f7ff ff26 	bl	8008c78 <prvUnlockQueue>
	}
 8008e2c:	bf00      	nop
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b08e      	sub	sp, #56	; 0x38
 8008e38:	af04      	add	r7, sp, #16
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
 8008e40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d10a      	bne.n	8008e5e <xTaskCreateStatic+0x2a>
	__asm volatile
 8008e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e4c:	f383 8811 	msr	BASEPRI, r3
 8008e50:	f3bf 8f6f 	isb	sy
 8008e54:	f3bf 8f4f 	dsb	sy
 8008e58:	623b      	str	r3, [r7, #32]
}
 8008e5a:	bf00      	nop
 8008e5c:	e7fe      	b.n	8008e5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d10a      	bne.n	8008e7a <xTaskCreateStatic+0x46>
	__asm volatile
 8008e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e68:	f383 8811 	msr	BASEPRI, r3
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	61fb      	str	r3, [r7, #28]
}
 8008e76:	bf00      	nop
 8008e78:	e7fe      	b.n	8008e78 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008e7a:	23ac      	movs	r3, #172	; 0xac
 8008e7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	2bac      	cmp	r3, #172	; 0xac
 8008e82:	d00a      	beq.n	8008e9a <xTaskCreateStatic+0x66>
	__asm volatile
 8008e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e88:	f383 8811 	msr	BASEPRI, r3
 8008e8c:	f3bf 8f6f 	isb	sy
 8008e90:	f3bf 8f4f 	dsb	sy
 8008e94:	61bb      	str	r3, [r7, #24]
}
 8008e96:	bf00      	nop
 8008e98:	e7fe      	b.n	8008e98 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008e9a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d01e      	beq.n	8008ee0 <xTaskCreateStatic+0xac>
 8008ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d01b      	beq.n	8008ee0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eaa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008eb0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb4:	2202      	movs	r2, #2
 8008eb6:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008eba:	2300      	movs	r3, #0
 8008ebc:	9303      	str	r3, [sp, #12]
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec0:	9302      	str	r3, [sp, #8]
 8008ec2:	f107 0314 	add.w	r3, r7, #20
 8008ec6:	9301      	str	r3, [sp, #4]
 8008ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	68b9      	ldr	r1, [r7, #8]
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 f850 	bl	8008f78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ed8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008eda:	f000 f8f7 	bl	80090cc <prvAddNewTaskToReadyList>
 8008ede:	e001      	b.n	8008ee4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008ee4:	697b      	ldr	r3, [r7, #20]
	}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3728      	adds	r7, #40	; 0x28
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}

08008eee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008eee:	b580      	push	{r7, lr}
 8008ef0:	b08c      	sub	sp, #48	; 0x30
 8008ef2:	af04      	add	r7, sp, #16
 8008ef4:	60f8      	str	r0, [r7, #12]
 8008ef6:	60b9      	str	r1, [r7, #8]
 8008ef8:	603b      	str	r3, [r7, #0]
 8008efa:	4613      	mov	r3, r2
 8008efc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008efe:	88fb      	ldrh	r3, [r7, #6]
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	4618      	mov	r0, r3
 8008f04:	f001 fd78 	bl	800a9f8 <pvPortMalloc>
 8008f08:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00e      	beq.n	8008f2e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008f10:	20ac      	movs	r0, #172	; 0xac
 8008f12:	f001 fd71 	bl	800a9f8 <pvPortMalloc>
 8008f16:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d003      	beq.n	8008f26 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	697a      	ldr	r2, [r7, #20]
 8008f22:	631a      	str	r2, [r3, #48]	; 0x30
 8008f24:	e005      	b.n	8008f32 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008f26:	6978      	ldr	r0, [r7, #20]
 8008f28:	f001 fe32 	bl	800ab90 <vPortFree>
 8008f2c:	e001      	b.n	8008f32 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008f32:	69fb      	ldr	r3, [r7, #28]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d017      	beq.n	8008f68 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008f40:	88fa      	ldrh	r2, [r7, #6]
 8008f42:	2300      	movs	r3, #0
 8008f44:	9303      	str	r3, [sp, #12]
 8008f46:	69fb      	ldr	r3, [r7, #28]
 8008f48:	9302      	str	r3, [sp, #8]
 8008f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f4c:	9301      	str	r3, [sp, #4]
 8008f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f50:	9300      	str	r3, [sp, #0]
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	68b9      	ldr	r1, [r7, #8]
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f000 f80e 	bl	8008f78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f5c:	69f8      	ldr	r0, [r7, #28]
 8008f5e:	f000 f8b5 	bl	80090cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008f62:	2301      	movs	r3, #1
 8008f64:	61bb      	str	r3, [r7, #24]
 8008f66:	e002      	b.n	8008f6e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008f68:	f04f 33ff 	mov.w	r3, #4294967295
 8008f6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008f6e:	69bb      	ldr	r3, [r7, #24]
	}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3720      	adds	r7, #32
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b088      	sub	sp, #32
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	607a      	str	r2, [r7, #4]
 8008f84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f88:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	461a      	mov	r2, r3
 8008f90:	21a5      	movs	r1, #165	; 0xa5
 8008f92:	f001 ff55 	bl	800ae40 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	4413      	add	r3, r2
 8008fa6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008fa8:	69bb      	ldr	r3, [r7, #24]
 8008faa:	f023 0307 	bic.w	r3, r3, #7
 8008fae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008fb0:	69bb      	ldr	r3, [r7, #24]
 8008fb2:	f003 0307 	and.w	r3, r3, #7
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00a      	beq.n	8008fd0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fbe:	f383 8811 	msr	BASEPRI, r3
 8008fc2:	f3bf 8f6f 	isb	sy
 8008fc6:	f3bf 8f4f 	dsb	sy
 8008fca:	617b      	str	r3, [r7, #20]
}
 8008fcc:	bf00      	nop
 8008fce:	e7fe      	b.n	8008fce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d01f      	beq.n	8009016 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	61fb      	str	r3, [r7, #28]
 8008fda:	e012      	b.n	8009002 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008fdc:	68ba      	ldr	r2, [r7, #8]
 8008fde:	69fb      	ldr	r3, [r7, #28]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	7819      	ldrb	r1, [r3, #0]
 8008fe4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fe6:	69fb      	ldr	r3, [r7, #28]
 8008fe8:	4413      	add	r3, r2
 8008fea:	3334      	adds	r3, #52	; 0x34
 8008fec:	460a      	mov	r2, r1
 8008fee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008ff0:	68ba      	ldr	r2, [r7, #8]
 8008ff2:	69fb      	ldr	r3, [r7, #28]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	781b      	ldrb	r3, [r3, #0]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d006      	beq.n	800900a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	3301      	adds	r3, #1
 8009000:	61fb      	str	r3, [r7, #28]
 8009002:	69fb      	ldr	r3, [r7, #28]
 8009004:	2b0f      	cmp	r3, #15
 8009006:	d9e9      	bls.n	8008fdc <prvInitialiseNewTask+0x64>
 8009008:	e000      	b.n	800900c <prvInitialiseNewTask+0x94>
			{
				break;
 800900a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800900c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800900e:	2200      	movs	r2, #0
 8009010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009014:	e003      	b.n	800901e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009018:	2200      	movs	r2, #0
 800901a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800901e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009020:	2b37      	cmp	r3, #55	; 0x37
 8009022:	d901      	bls.n	8009028 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009024:	2337      	movs	r3, #55	; 0x37
 8009026:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800902a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800902c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800902e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009030:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009032:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009036:	2200      	movs	r2, #0
 8009038:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800903a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800903c:	3304      	adds	r3, #4
 800903e:	4618      	mov	r0, r3
 8009040:	f7fe ff8e 	bl	8007f60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009046:	3318      	adds	r3, #24
 8009048:	4618      	mov	r0, r3
 800904a:	f7fe ff89 	bl	8007f60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800904e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009050:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009052:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009056:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800905a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800905c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800905e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009062:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009066:	2200      	movs	r2, #0
 8009068:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800906a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800906c:	2200      	movs	r2, #0
 800906e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009074:	2200      	movs	r2, #0
 8009076:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800907a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800907c:	3358      	adds	r3, #88	; 0x58
 800907e:	224c      	movs	r2, #76	; 0x4c
 8009080:	2100      	movs	r1, #0
 8009082:	4618      	mov	r0, r3
 8009084:	f001 fedc 	bl	800ae40 <memset>
 8009088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800908a:	4a0d      	ldr	r2, [pc, #52]	; (80090c0 <prvInitialiseNewTask+0x148>)
 800908c:	65da      	str	r2, [r3, #92]	; 0x5c
 800908e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009090:	4a0c      	ldr	r2, [pc, #48]	; (80090c4 <prvInitialiseNewTask+0x14c>)
 8009092:	661a      	str	r2, [r3, #96]	; 0x60
 8009094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009096:	4a0c      	ldr	r2, [pc, #48]	; (80090c8 <prvInitialiseNewTask+0x150>)
 8009098:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	68f9      	ldr	r1, [r7, #12]
 800909e:	69b8      	ldr	r0, [r7, #24]
 80090a0:	f001 fa5e 	bl	800a560 <pxPortInitialiseStack>
 80090a4:	4602      	mov	r2, r0
 80090a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80090aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80090b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090b6:	bf00      	nop
 80090b8:	3720      	adds	r7, #32
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	20003bb0 	.word	0x20003bb0
 80090c4:	20003c18 	.word	0x20003c18
 80090c8:	20003c80 	.word	0x20003c80

080090cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80090d4:	f001 fb6e 	bl	800a7b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80090d8:	4b2d      	ldr	r3, [pc, #180]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	3301      	adds	r3, #1
 80090de:	4a2c      	ldr	r2, [pc, #176]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 80090e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80090e2:	4b2c      	ldr	r3, [pc, #176]	; (8009194 <prvAddNewTaskToReadyList+0xc8>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d109      	bne.n	80090fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80090ea:	4a2a      	ldr	r2, [pc, #168]	; (8009194 <prvAddNewTaskToReadyList+0xc8>)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80090f0:	4b27      	ldr	r3, [pc, #156]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d110      	bne.n	800911a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80090f8:	f000 fc44 	bl	8009984 <prvInitialiseTaskLists>
 80090fc:	e00d      	b.n	800911a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80090fe:	4b26      	ldr	r3, [pc, #152]	; (8009198 <prvAddNewTaskToReadyList+0xcc>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d109      	bne.n	800911a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009106:	4b23      	ldr	r3, [pc, #140]	; (8009194 <prvAddNewTaskToReadyList+0xc8>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009110:	429a      	cmp	r2, r3
 8009112:	d802      	bhi.n	800911a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009114:	4a1f      	ldr	r2, [pc, #124]	; (8009194 <prvAddNewTaskToReadyList+0xc8>)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800911a:	4b20      	ldr	r3, [pc, #128]	; (800919c <prvAddNewTaskToReadyList+0xd0>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	3301      	adds	r3, #1
 8009120:	4a1e      	ldr	r2, [pc, #120]	; (800919c <prvAddNewTaskToReadyList+0xd0>)
 8009122:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009124:	4b1d      	ldr	r3, [pc, #116]	; (800919c <prvAddNewTaskToReadyList+0xd0>)
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009130:	4b1b      	ldr	r3, [pc, #108]	; (80091a0 <prvAddNewTaskToReadyList+0xd4>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	429a      	cmp	r2, r3
 8009136:	d903      	bls.n	8009140 <prvAddNewTaskToReadyList+0x74>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800913c:	4a18      	ldr	r2, [pc, #96]	; (80091a0 <prvAddNewTaskToReadyList+0xd4>)
 800913e:	6013      	str	r3, [r2, #0]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009144:	4613      	mov	r3, r2
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	4413      	add	r3, r2
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	4a15      	ldr	r2, [pc, #84]	; (80091a4 <prvAddNewTaskToReadyList+0xd8>)
 800914e:	441a      	add	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	3304      	adds	r3, #4
 8009154:	4619      	mov	r1, r3
 8009156:	4610      	mov	r0, r2
 8009158:	f7fe ff0f 	bl	8007f7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800915c:	f001 fb5a 	bl	800a814 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009160:	4b0d      	ldr	r3, [pc, #52]	; (8009198 <prvAddNewTaskToReadyList+0xcc>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d00e      	beq.n	8009186 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009168:	4b0a      	ldr	r3, [pc, #40]	; (8009194 <prvAddNewTaskToReadyList+0xc8>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009172:	429a      	cmp	r2, r3
 8009174:	d207      	bcs.n	8009186 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009176:	4b0c      	ldr	r3, [pc, #48]	; (80091a8 <prvAddNewTaskToReadyList+0xdc>)
 8009178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800917c:	601a      	str	r2, [r3, #0]
 800917e:	f3bf 8f4f 	dsb	sy
 8009182:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009186:	bf00      	nop
 8009188:	3708      	adds	r7, #8
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	20002e70 	.word	0x20002e70
 8009194:	2000299c 	.word	0x2000299c
 8009198:	20002e7c 	.word	0x20002e7c
 800919c:	20002e8c 	.word	0x20002e8c
 80091a0:	20002e78 	.word	0x20002e78
 80091a4:	200029a0 	.word	0x200029a0
 80091a8:	e000ed04 	.word	0xe000ed04

080091ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80091b4:	2300      	movs	r3, #0
 80091b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d017      	beq.n	80091ee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80091be:	4b13      	ldr	r3, [pc, #76]	; (800920c <vTaskDelay+0x60>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d00a      	beq.n	80091dc <vTaskDelay+0x30>
	__asm volatile
 80091c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ca:	f383 8811 	msr	BASEPRI, r3
 80091ce:	f3bf 8f6f 	isb	sy
 80091d2:	f3bf 8f4f 	dsb	sy
 80091d6:	60bb      	str	r3, [r7, #8]
}
 80091d8:	bf00      	nop
 80091da:	e7fe      	b.n	80091da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80091dc:	f000 f88c 	bl	80092f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80091e0:	2100      	movs	r1, #0
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 fe1a 	bl	8009e1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80091e8:	f000 f894 	bl	8009314 <xTaskResumeAll>
 80091ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d107      	bne.n	8009204 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80091f4:	4b06      	ldr	r3, [pc, #24]	; (8009210 <vTaskDelay+0x64>)
 80091f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091fa:	601a      	str	r2, [r3, #0]
 80091fc:	f3bf 8f4f 	dsb	sy
 8009200:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009204:	bf00      	nop
 8009206:	3710      	adds	r7, #16
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}
 800920c:	20002e98 	.word	0x20002e98
 8009210:	e000ed04 	.word	0xe000ed04

08009214 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b08a      	sub	sp, #40	; 0x28
 8009218:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800921a:	2300      	movs	r3, #0
 800921c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800921e:	2300      	movs	r3, #0
 8009220:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009222:	463a      	mov	r2, r7
 8009224:	1d39      	adds	r1, r7, #4
 8009226:	f107 0308 	add.w	r3, r7, #8
 800922a:	4618      	mov	r0, r3
 800922c:	f7fe fe44 	bl	8007eb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	68ba      	ldr	r2, [r7, #8]
 8009236:	9202      	str	r2, [sp, #8]
 8009238:	9301      	str	r3, [sp, #4]
 800923a:	2300      	movs	r3, #0
 800923c:	9300      	str	r3, [sp, #0]
 800923e:	2300      	movs	r3, #0
 8009240:	460a      	mov	r2, r1
 8009242:	4925      	ldr	r1, [pc, #148]	; (80092d8 <vTaskStartScheduler+0xc4>)
 8009244:	4825      	ldr	r0, [pc, #148]	; (80092dc <vTaskStartScheduler+0xc8>)
 8009246:	f7ff fdf5 	bl	8008e34 <xTaskCreateStatic>
 800924a:	4603      	mov	r3, r0
 800924c:	4a24      	ldr	r2, [pc, #144]	; (80092e0 <vTaskStartScheduler+0xcc>)
 800924e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009250:	4b23      	ldr	r3, [pc, #140]	; (80092e0 <vTaskStartScheduler+0xcc>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d002      	beq.n	800925e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009258:	2301      	movs	r3, #1
 800925a:	617b      	str	r3, [r7, #20]
 800925c:	e001      	b.n	8009262 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800925e:	2300      	movs	r3, #0
 8009260:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	2b01      	cmp	r3, #1
 8009266:	d102      	bne.n	800926e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009268:	f000 fe2c 	bl	8009ec4 <xTimerCreateTimerTask>
 800926c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d11d      	bne.n	80092b0 <vTaskStartScheduler+0x9c>
	__asm volatile
 8009274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009278:	f383 8811 	msr	BASEPRI, r3
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f3bf 8f4f 	dsb	sy
 8009284:	613b      	str	r3, [r7, #16]
}
 8009286:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009288:	4b16      	ldr	r3, [pc, #88]	; (80092e4 <vTaskStartScheduler+0xd0>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	3358      	adds	r3, #88	; 0x58
 800928e:	4a16      	ldr	r2, [pc, #88]	; (80092e8 <vTaskStartScheduler+0xd4>)
 8009290:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009292:	4b16      	ldr	r3, [pc, #88]	; (80092ec <vTaskStartScheduler+0xd8>)
 8009294:	f04f 32ff 	mov.w	r2, #4294967295
 8009298:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800929a:	4b15      	ldr	r3, [pc, #84]	; (80092f0 <vTaskStartScheduler+0xdc>)
 800929c:	2201      	movs	r2, #1
 800929e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80092a0:	4b14      	ldr	r3, [pc, #80]	; (80092f4 <vTaskStartScheduler+0xe0>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80092a6:	f7f7 fd57 	bl	8000d58 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80092aa:	f001 f9e1 	bl	800a670 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80092ae:	e00e      	b.n	80092ce <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b6:	d10a      	bne.n	80092ce <vTaskStartScheduler+0xba>
	__asm volatile
 80092b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092bc:	f383 8811 	msr	BASEPRI, r3
 80092c0:	f3bf 8f6f 	isb	sy
 80092c4:	f3bf 8f4f 	dsb	sy
 80092c8:	60fb      	str	r3, [r7, #12]
}
 80092ca:	bf00      	nop
 80092cc:	e7fe      	b.n	80092cc <vTaskStartScheduler+0xb8>
}
 80092ce:	bf00      	nop
 80092d0:	3718      	adds	r7, #24
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop
 80092d8:	0800b990 	.word	0x0800b990
 80092dc:	08009955 	.word	0x08009955
 80092e0:	20002e94 	.word	0x20002e94
 80092e4:	2000299c 	.word	0x2000299c
 80092e8:	20000080 	.word	0x20000080
 80092ec:	20002e90 	.word	0x20002e90
 80092f0:	20002e7c 	.word	0x20002e7c
 80092f4:	20002e74 	.word	0x20002e74

080092f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80092f8:	b480      	push	{r7}
 80092fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80092fc:	4b04      	ldr	r3, [pc, #16]	; (8009310 <vTaskSuspendAll+0x18>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	3301      	adds	r3, #1
 8009302:	4a03      	ldr	r2, [pc, #12]	; (8009310 <vTaskSuspendAll+0x18>)
 8009304:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009306:	bf00      	nop
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr
 8009310:	20002e98 	.word	0x20002e98

08009314 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800931a:	2300      	movs	r3, #0
 800931c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800931e:	2300      	movs	r3, #0
 8009320:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009322:	4b42      	ldr	r3, [pc, #264]	; (800942c <xTaskResumeAll+0x118>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10a      	bne.n	8009340 <xTaskResumeAll+0x2c>
	__asm volatile
 800932a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800932e:	f383 8811 	msr	BASEPRI, r3
 8009332:	f3bf 8f6f 	isb	sy
 8009336:	f3bf 8f4f 	dsb	sy
 800933a:	603b      	str	r3, [r7, #0]
}
 800933c:	bf00      	nop
 800933e:	e7fe      	b.n	800933e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009340:	f001 fa38 	bl	800a7b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009344:	4b39      	ldr	r3, [pc, #228]	; (800942c <xTaskResumeAll+0x118>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	3b01      	subs	r3, #1
 800934a:	4a38      	ldr	r2, [pc, #224]	; (800942c <xTaskResumeAll+0x118>)
 800934c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800934e:	4b37      	ldr	r3, [pc, #220]	; (800942c <xTaskResumeAll+0x118>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d162      	bne.n	800941c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009356:	4b36      	ldr	r3, [pc, #216]	; (8009430 <xTaskResumeAll+0x11c>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d05e      	beq.n	800941c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800935e:	e02f      	b.n	80093c0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009360:	4b34      	ldr	r3, [pc, #208]	; (8009434 <xTaskResumeAll+0x120>)
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	3318      	adds	r3, #24
 800936c:	4618      	mov	r0, r3
 800936e:	f7fe fe61 	bl	8008034 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	3304      	adds	r3, #4
 8009376:	4618      	mov	r0, r3
 8009378:	f7fe fe5c 	bl	8008034 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009380:	4b2d      	ldr	r3, [pc, #180]	; (8009438 <xTaskResumeAll+0x124>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	429a      	cmp	r2, r3
 8009386:	d903      	bls.n	8009390 <xTaskResumeAll+0x7c>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800938c:	4a2a      	ldr	r2, [pc, #168]	; (8009438 <xTaskResumeAll+0x124>)
 800938e:	6013      	str	r3, [r2, #0]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009394:	4613      	mov	r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	4413      	add	r3, r2
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	4a27      	ldr	r2, [pc, #156]	; (800943c <xTaskResumeAll+0x128>)
 800939e:	441a      	add	r2, r3
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	3304      	adds	r3, #4
 80093a4:	4619      	mov	r1, r3
 80093a6:	4610      	mov	r0, r2
 80093a8:	f7fe fde7 	bl	8007f7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093b0:	4b23      	ldr	r3, [pc, #140]	; (8009440 <xTaskResumeAll+0x12c>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d302      	bcc.n	80093c0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80093ba:	4b22      	ldr	r3, [pc, #136]	; (8009444 <xTaskResumeAll+0x130>)
 80093bc:	2201      	movs	r2, #1
 80093be:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093c0:	4b1c      	ldr	r3, [pc, #112]	; (8009434 <xTaskResumeAll+0x120>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d1cb      	bne.n	8009360 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d001      	beq.n	80093d2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80093ce:	f000 fb7b 	bl	8009ac8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80093d2:	4b1d      	ldr	r3, [pc, #116]	; (8009448 <xTaskResumeAll+0x134>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d010      	beq.n	8009400 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80093de:	f000 f847 	bl	8009470 <xTaskIncrementTick>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d002      	beq.n	80093ee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80093e8:	4b16      	ldr	r3, [pc, #88]	; (8009444 <xTaskResumeAll+0x130>)
 80093ea:	2201      	movs	r2, #1
 80093ec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	3b01      	subs	r3, #1
 80093f2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1f1      	bne.n	80093de <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80093fa:	4b13      	ldr	r3, [pc, #76]	; (8009448 <xTaskResumeAll+0x134>)
 80093fc:	2200      	movs	r2, #0
 80093fe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009400:	4b10      	ldr	r3, [pc, #64]	; (8009444 <xTaskResumeAll+0x130>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d009      	beq.n	800941c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009408:	2301      	movs	r3, #1
 800940a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800940c:	4b0f      	ldr	r3, [pc, #60]	; (800944c <xTaskResumeAll+0x138>)
 800940e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800941c:	f001 f9fa 	bl	800a814 <vPortExitCritical>

	return xAlreadyYielded;
 8009420:	68bb      	ldr	r3, [r7, #8]
}
 8009422:	4618      	mov	r0, r3
 8009424:	3710      	adds	r7, #16
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
 800942a:	bf00      	nop
 800942c:	20002e98 	.word	0x20002e98
 8009430:	20002e70 	.word	0x20002e70
 8009434:	20002e30 	.word	0x20002e30
 8009438:	20002e78 	.word	0x20002e78
 800943c:	200029a0 	.word	0x200029a0
 8009440:	2000299c 	.word	0x2000299c
 8009444:	20002e84 	.word	0x20002e84
 8009448:	20002e80 	.word	0x20002e80
 800944c:	e000ed04 	.word	0xe000ed04

08009450 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009456:	4b05      	ldr	r3, [pc, #20]	; (800946c <xTaskGetTickCount+0x1c>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800945c:	687b      	ldr	r3, [r7, #4]
}
 800945e:	4618      	mov	r0, r3
 8009460:	370c      	adds	r7, #12
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	20002e74 	.word	0x20002e74

08009470 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b086      	sub	sp, #24
 8009474:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009476:	2300      	movs	r3, #0
 8009478:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800947a:	4b4f      	ldr	r3, [pc, #316]	; (80095b8 <xTaskIncrementTick+0x148>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	f040 808f 	bne.w	80095a2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009484:	4b4d      	ldr	r3, [pc, #308]	; (80095bc <xTaskIncrementTick+0x14c>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	3301      	adds	r3, #1
 800948a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800948c:	4a4b      	ldr	r2, [pc, #300]	; (80095bc <xTaskIncrementTick+0x14c>)
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d120      	bne.n	80094da <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009498:	4b49      	ldr	r3, [pc, #292]	; (80095c0 <xTaskIncrementTick+0x150>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00a      	beq.n	80094b8 <xTaskIncrementTick+0x48>
	__asm volatile
 80094a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a6:	f383 8811 	msr	BASEPRI, r3
 80094aa:	f3bf 8f6f 	isb	sy
 80094ae:	f3bf 8f4f 	dsb	sy
 80094b2:	603b      	str	r3, [r7, #0]
}
 80094b4:	bf00      	nop
 80094b6:	e7fe      	b.n	80094b6 <xTaskIncrementTick+0x46>
 80094b8:	4b41      	ldr	r3, [pc, #260]	; (80095c0 <xTaskIncrementTick+0x150>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	60fb      	str	r3, [r7, #12]
 80094be:	4b41      	ldr	r3, [pc, #260]	; (80095c4 <xTaskIncrementTick+0x154>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a3f      	ldr	r2, [pc, #252]	; (80095c0 <xTaskIncrementTick+0x150>)
 80094c4:	6013      	str	r3, [r2, #0]
 80094c6:	4a3f      	ldr	r2, [pc, #252]	; (80095c4 <xTaskIncrementTick+0x154>)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6013      	str	r3, [r2, #0]
 80094cc:	4b3e      	ldr	r3, [pc, #248]	; (80095c8 <xTaskIncrementTick+0x158>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	3301      	adds	r3, #1
 80094d2:	4a3d      	ldr	r2, [pc, #244]	; (80095c8 <xTaskIncrementTick+0x158>)
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	f000 faf7 	bl	8009ac8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80094da:	4b3c      	ldr	r3, [pc, #240]	; (80095cc <xTaskIncrementTick+0x15c>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	693a      	ldr	r2, [r7, #16]
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d349      	bcc.n	8009578 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094e4:	4b36      	ldr	r3, [pc, #216]	; (80095c0 <xTaskIncrementTick+0x150>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d104      	bne.n	80094f8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094ee:	4b37      	ldr	r3, [pc, #220]	; (80095cc <xTaskIncrementTick+0x15c>)
 80094f0:	f04f 32ff 	mov.w	r2, #4294967295
 80094f4:	601a      	str	r2, [r3, #0]
					break;
 80094f6:	e03f      	b.n	8009578 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094f8:	4b31      	ldr	r3, [pc, #196]	; (80095c0 <xTaskIncrementTick+0x150>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	68db      	ldr	r3, [r3, #12]
 8009500:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009508:	693a      	ldr	r2, [r7, #16]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	429a      	cmp	r2, r3
 800950e:	d203      	bcs.n	8009518 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009510:	4a2e      	ldr	r2, [pc, #184]	; (80095cc <xTaskIncrementTick+0x15c>)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009516:	e02f      	b.n	8009578 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	3304      	adds	r3, #4
 800951c:	4618      	mov	r0, r3
 800951e:	f7fe fd89 	bl	8008034 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009526:	2b00      	cmp	r3, #0
 8009528:	d004      	beq.n	8009534 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	3318      	adds	r3, #24
 800952e:	4618      	mov	r0, r3
 8009530:	f7fe fd80 	bl	8008034 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009538:	4b25      	ldr	r3, [pc, #148]	; (80095d0 <xTaskIncrementTick+0x160>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	429a      	cmp	r2, r3
 800953e:	d903      	bls.n	8009548 <xTaskIncrementTick+0xd8>
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009544:	4a22      	ldr	r2, [pc, #136]	; (80095d0 <xTaskIncrementTick+0x160>)
 8009546:	6013      	str	r3, [r2, #0]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800954c:	4613      	mov	r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	4413      	add	r3, r2
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	4a1f      	ldr	r2, [pc, #124]	; (80095d4 <xTaskIncrementTick+0x164>)
 8009556:	441a      	add	r2, r3
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	3304      	adds	r3, #4
 800955c:	4619      	mov	r1, r3
 800955e:	4610      	mov	r0, r2
 8009560:	f7fe fd0b 	bl	8007f7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009568:	4b1b      	ldr	r3, [pc, #108]	; (80095d8 <xTaskIncrementTick+0x168>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800956e:	429a      	cmp	r2, r3
 8009570:	d3b8      	bcc.n	80094e4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009572:	2301      	movs	r3, #1
 8009574:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009576:	e7b5      	b.n	80094e4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009578:	4b17      	ldr	r3, [pc, #92]	; (80095d8 <xTaskIncrementTick+0x168>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800957e:	4915      	ldr	r1, [pc, #84]	; (80095d4 <xTaskIncrementTick+0x164>)
 8009580:	4613      	mov	r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4413      	add	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	440b      	add	r3, r1
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2b01      	cmp	r3, #1
 800958e:	d901      	bls.n	8009594 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009590:	2301      	movs	r3, #1
 8009592:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009594:	4b11      	ldr	r3, [pc, #68]	; (80095dc <xTaskIncrementTick+0x16c>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d007      	beq.n	80095ac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800959c:	2301      	movs	r3, #1
 800959e:	617b      	str	r3, [r7, #20]
 80095a0:	e004      	b.n	80095ac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80095a2:	4b0f      	ldr	r3, [pc, #60]	; (80095e0 <xTaskIncrementTick+0x170>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	3301      	adds	r3, #1
 80095a8:	4a0d      	ldr	r2, [pc, #52]	; (80095e0 <xTaskIncrementTick+0x170>)
 80095aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80095ac:	697b      	ldr	r3, [r7, #20]
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3718      	adds	r7, #24
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	20002e98 	.word	0x20002e98
 80095bc:	20002e74 	.word	0x20002e74
 80095c0:	20002e28 	.word	0x20002e28
 80095c4:	20002e2c 	.word	0x20002e2c
 80095c8:	20002e88 	.word	0x20002e88
 80095cc:	20002e90 	.word	0x20002e90
 80095d0:	20002e78 	.word	0x20002e78
 80095d4:	200029a0 	.word	0x200029a0
 80095d8:	2000299c 	.word	0x2000299c
 80095dc:	20002e84 	.word	0x20002e84
 80095e0:	20002e80 	.word	0x20002e80

080095e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80095ea:	4b36      	ldr	r3, [pc, #216]	; (80096c4 <vTaskSwitchContext+0xe0>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d003      	beq.n	80095fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80095f2:	4b35      	ldr	r3, [pc, #212]	; (80096c8 <vTaskSwitchContext+0xe4>)
 80095f4:	2201      	movs	r2, #1
 80095f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80095f8:	e05f      	b.n	80096ba <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 80095fa:	4b33      	ldr	r3, [pc, #204]	; (80096c8 <vTaskSwitchContext+0xe4>)
 80095fc:	2200      	movs	r2, #0
 80095fe:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009600:	f7f7 fbb1 	bl	8000d66 <getRunTimeCounterValue>
 8009604:	4603      	mov	r3, r0
 8009606:	4a31      	ldr	r2, [pc, #196]	; (80096cc <vTaskSwitchContext+0xe8>)
 8009608:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800960a:	4b30      	ldr	r3, [pc, #192]	; (80096cc <vTaskSwitchContext+0xe8>)
 800960c:	681a      	ldr	r2, [r3, #0]
 800960e:	4b30      	ldr	r3, [pc, #192]	; (80096d0 <vTaskSwitchContext+0xec>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	429a      	cmp	r2, r3
 8009614:	d909      	bls.n	800962a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009616:	4b2f      	ldr	r3, [pc, #188]	; (80096d4 <vTaskSwitchContext+0xf0>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800961c:	4a2b      	ldr	r2, [pc, #172]	; (80096cc <vTaskSwitchContext+0xe8>)
 800961e:	6810      	ldr	r0, [r2, #0]
 8009620:	4a2b      	ldr	r2, [pc, #172]	; (80096d0 <vTaskSwitchContext+0xec>)
 8009622:	6812      	ldr	r2, [r2, #0]
 8009624:	1a82      	subs	r2, r0, r2
 8009626:	440a      	add	r2, r1
 8009628:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800962a:	4b28      	ldr	r3, [pc, #160]	; (80096cc <vTaskSwitchContext+0xe8>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a28      	ldr	r2, [pc, #160]	; (80096d0 <vTaskSwitchContext+0xec>)
 8009630:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009632:	4b29      	ldr	r3, [pc, #164]	; (80096d8 <vTaskSwitchContext+0xf4>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	60fb      	str	r3, [r7, #12]
 8009638:	e010      	b.n	800965c <vTaskSwitchContext+0x78>
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d10a      	bne.n	8009656 <vTaskSwitchContext+0x72>
	__asm volatile
 8009640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009644:	f383 8811 	msr	BASEPRI, r3
 8009648:	f3bf 8f6f 	isb	sy
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	607b      	str	r3, [r7, #4]
}
 8009652:	bf00      	nop
 8009654:	e7fe      	b.n	8009654 <vTaskSwitchContext+0x70>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	3b01      	subs	r3, #1
 800965a:	60fb      	str	r3, [r7, #12]
 800965c:	491f      	ldr	r1, [pc, #124]	; (80096dc <vTaskSwitchContext+0xf8>)
 800965e:	68fa      	ldr	r2, [r7, #12]
 8009660:	4613      	mov	r3, r2
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	4413      	add	r3, r2
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	440b      	add	r3, r1
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d0e4      	beq.n	800963a <vTaskSwitchContext+0x56>
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	4613      	mov	r3, r2
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	4413      	add	r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	4a18      	ldr	r2, [pc, #96]	; (80096dc <vTaskSwitchContext+0xf8>)
 800967c:	4413      	add	r3, r2
 800967e:	60bb      	str	r3, [r7, #8]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	685a      	ldr	r2, [r3, #4]
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	605a      	str	r2, [r3, #4]
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	685a      	ldr	r2, [r3, #4]
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	3308      	adds	r3, #8
 8009692:	429a      	cmp	r2, r3
 8009694:	d104      	bne.n	80096a0 <vTaskSwitchContext+0xbc>
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	685a      	ldr	r2, [r3, #4]
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	605a      	str	r2, [r3, #4]
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	4a0b      	ldr	r2, [pc, #44]	; (80096d4 <vTaskSwitchContext+0xf0>)
 80096a8:	6013      	str	r3, [r2, #0]
 80096aa:	4a0b      	ldr	r2, [pc, #44]	; (80096d8 <vTaskSwitchContext+0xf4>)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096b0:	4b08      	ldr	r3, [pc, #32]	; (80096d4 <vTaskSwitchContext+0xf0>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	3358      	adds	r3, #88	; 0x58
 80096b6:	4a0a      	ldr	r2, [pc, #40]	; (80096e0 <vTaskSwitchContext+0xfc>)
 80096b8:	6013      	str	r3, [r2, #0]
}
 80096ba:	bf00      	nop
 80096bc:	3710      	adds	r7, #16
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	20002e98 	.word	0x20002e98
 80096c8:	20002e84 	.word	0x20002e84
 80096cc:	20002ea0 	.word	0x20002ea0
 80096d0:	20002e9c 	.word	0x20002e9c
 80096d4:	2000299c 	.word	0x2000299c
 80096d8:	20002e78 	.word	0x20002e78
 80096dc:	200029a0 	.word	0x200029a0
 80096e0:	20000080 	.word	0x20000080

080096e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b084      	sub	sp, #16
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d10a      	bne.n	800970a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80096f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f8:	f383 8811 	msr	BASEPRI, r3
 80096fc:	f3bf 8f6f 	isb	sy
 8009700:	f3bf 8f4f 	dsb	sy
 8009704:	60fb      	str	r3, [r7, #12]
}
 8009706:	bf00      	nop
 8009708:	e7fe      	b.n	8009708 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800970a:	4b07      	ldr	r3, [pc, #28]	; (8009728 <vTaskPlaceOnEventList+0x44>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	3318      	adds	r3, #24
 8009710:	4619      	mov	r1, r3
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f7fe fc55 	bl	8007fc2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009718:	2101      	movs	r1, #1
 800971a:	6838      	ldr	r0, [r7, #0]
 800971c:	f000 fb7e 	bl	8009e1c <prvAddCurrentTaskToDelayedList>
}
 8009720:	bf00      	nop
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}
 8009728:	2000299c 	.word	0x2000299c

0800972c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800972c:	b580      	push	{r7, lr}
 800972e:	b086      	sub	sp, #24
 8009730:	af00      	add	r7, sp, #0
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	60b9      	str	r1, [r7, #8]
 8009736:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d10a      	bne.n	8009754 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800973e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009742:	f383 8811 	msr	BASEPRI, r3
 8009746:	f3bf 8f6f 	isb	sy
 800974a:	f3bf 8f4f 	dsb	sy
 800974e:	617b      	str	r3, [r7, #20]
}
 8009750:	bf00      	nop
 8009752:	e7fe      	b.n	8009752 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009754:	4b0a      	ldr	r3, [pc, #40]	; (8009780 <vTaskPlaceOnEventListRestricted+0x54>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	3318      	adds	r3, #24
 800975a:	4619      	mov	r1, r3
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f7fe fc0c 	bl	8007f7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d002      	beq.n	800976e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009768:	f04f 33ff 	mov.w	r3, #4294967295
 800976c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800976e:	6879      	ldr	r1, [r7, #4]
 8009770:	68b8      	ldr	r0, [r7, #8]
 8009772:	f000 fb53 	bl	8009e1c <prvAddCurrentTaskToDelayedList>
	}
 8009776:	bf00      	nop
 8009778:	3718      	adds	r7, #24
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	2000299c 	.word	0x2000299c

08009784 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b086      	sub	sp, #24
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10a      	bne.n	80097b0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800979a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800979e:	f383 8811 	msr	BASEPRI, r3
 80097a2:	f3bf 8f6f 	isb	sy
 80097a6:	f3bf 8f4f 	dsb	sy
 80097aa:	60fb      	str	r3, [r7, #12]
}
 80097ac:	bf00      	nop
 80097ae:	e7fe      	b.n	80097ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	3318      	adds	r3, #24
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7fe fc3d 	bl	8008034 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097ba:	4b1e      	ldr	r3, [pc, #120]	; (8009834 <xTaskRemoveFromEventList+0xb0>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d11d      	bne.n	80097fe <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	3304      	adds	r3, #4
 80097c6:	4618      	mov	r0, r3
 80097c8:	f7fe fc34 	bl	8008034 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097d0:	4b19      	ldr	r3, [pc, #100]	; (8009838 <xTaskRemoveFromEventList+0xb4>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d903      	bls.n	80097e0 <xTaskRemoveFromEventList+0x5c>
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097dc:	4a16      	ldr	r2, [pc, #88]	; (8009838 <xTaskRemoveFromEventList+0xb4>)
 80097de:	6013      	str	r3, [r2, #0]
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097e4:	4613      	mov	r3, r2
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	4413      	add	r3, r2
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	4a13      	ldr	r2, [pc, #76]	; (800983c <xTaskRemoveFromEventList+0xb8>)
 80097ee:	441a      	add	r2, r3
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	3304      	adds	r3, #4
 80097f4:	4619      	mov	r1, r3
 80097f6:	4610      	mov	r0, r2
 80097f8:	f7fe fbbf 	bl	8007f7a <vListInsertEnd>
 80097fc:	e005      	b.n	800980a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	3318      	adds	r3, #24
 8009802:	4619      	mov	r1, r3
 8009804:	480e      	ldr	r0, [pc, #56]	; (8009840 <xTaskRemoveFromEventList+0xbc>)
 8009806:	f7fe fbb8 	bl	8007f7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800980e:	4b0d      	ldr	r3, [pc, #52]	; (8009844 <xTaskRemoveFromEventList+0xc0>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009814:	429a      	cmp	r2, r3
 8009816:	d905      	bls.n	8009824 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009818:	2301      	movs	r3, #1
 800981a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800981c:	4b0a      	ldr	r3, [pc, #40]	; (8009848 <xTaskRemoveFromEventList+0xc4>)
 800981e:	2201      	movs	r2, #1
 8009820:	601a      	str	r2, [r3, #0]
 8009822:	e001      	b.n	8009828 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009824:	2300      	movs	r3, #0
 8009826:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009828:	697b      	ldr	r3, [r7, #20]
}
 800982a:	4618      	mov	r0, r3
 800982c:	3718      	adds	r7, #24
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	20002e98 	.word	0x20002e98
 8009838:	20002e78 	.word	0x20002e78
 800983c:	200029a0 	.word	0x200029a0
 8009840:	20002e30 	.word	0x20002e30
 8009844:	2000299c 	.word	0x2000299c
 8009848:	20002e84 	.word	0x20002e84

0800984c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009854:	4b06      	ldr	r3, [pc, #24]	; (8009870 <vTaskInternalSetTimeOutState+0x24>)
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800985c:	4b05      	ldr	r3, [pc, #20]	; (8009874 <vTaskInternalSetTimeOutState+0x28>)
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	605a      	str	r2, [r3, #4]
}
 8009864:	bf00      	nop
 8009866:	370c      	adds	r7, #12
 8009868:	46bd      	mov	sp, r7
 800986a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986e:	4770      	bx	lr
 8009870:	20002e88 	.word	0x20002e88
 8009874:	20002e74 	.word	0x20002e74

08009878 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b088      	sub	sp, #32
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10a      	bne.n	800989e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800988c:	f383 8811 	msr	BASEPRI, r3
 8009890:	f3bf 8f6f 	isb	sy
 8009894:	f3bf 8f4f 	dsb	sy
 8009898:	613b      	str	r3, [r7, #16]
}
 800989a:	bf00      	nop
 800989c:	e7fe      	b.n	800989c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10a      	bne.n	80098ba <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80098a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a8:	f383 8811 	msr	BASEPRI, r3
 80098ac:	f3bf 8f6f 	isb	sy
 80098b0:	f3bf 8f4f 	dsb	sy
 80098b4:	60fb      	str	r3, [r7, #12]
}
 80098b6:	bf00      	nop
 80098b8:	e7fe      	b.n	80098b8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80098ba:	f000 ff7b 	bl	800a7b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80098be:	4b1d      	ldr	r3, [pc, #116]	; (8009934 <xTaskCheckForTimeOut+0xbc>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	69ba      	ldr	r2, [r7, #24]
 80098ca:	1ad3      	subs	r3, r2, r3
 80098cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d6:	d102      	bne.n	80098de <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80098d8:	2300      	movs	r3, #0
 80098da:	61fb      	str	r3, [r7, #28]
 80098dc:	e023      	b.n	8009926 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681a      	ldr	r2, [r3, #0]
 80098e2:	4b15      	ldr	r3, [pc, #84]	; (8009938 <xTaskCheckForTimeOut+0xc0>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	429a      	cmp	r2, r3
 80098e8:	d007      	beq.n	80098fa <xTaskCheckForTimeOut+0x82>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	69ba      	ldr	r2, [r7, #24]
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d302      	bcc.n	80098fa <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80098f4:	2301      	movs	r3, #1
 80098f6:	61fb      	str	r3, [r7, #28]
 80098f8:	e015      	b.n	8009926 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	697a      	ldr	r2, [r7, #20]
 8009900:	429a      	cmp	r2, r3
 8009902:	d20b      	bcs.n	800991c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	681a      	ldr	r2, [r3, #0]
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	1ad2      	subs	r2, r2, r3
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f7ff ff9b 	bl	800984c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009916:	2300      	movs	r3, #0
 8009918:	61fb      	str	r3, [r7, #28]
 800991a:	e004      	b.n	8009926 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	2200      	movs	r2, #0
 8009920:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009922:	2301      	movs	r3, #1
 8009924:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009926:	f000 ff75 	bl	800a814 <vPortExitCritical>

	return xReturn;
 800992a:	69fb      	ldr	r3, [r7, #28]
}
 800992c:	4618      	mov	r0, r3
 800992e:	3720      	adds	r7, #32
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}
 8009934:	20002e74 	.word	0x20002e74
 8009938:	20002e88 	.word	0x20002e88

0800993c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800993c:	b480      	push	{r7}
 800993e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009940:	4b03      	ldr	r3, [pc, #12]	; (8009950 <vTaskMissedYield+0x14>)
 8009942:	2201      	movs	r2, #1
 8009944:	601a      	str	r2, [r3, #0]
}
 8009946:	bf00      	nop
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr
 8009950:	20002e84 	.word	0x20002e84

08009954 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800995c:	f000 f852 	bl	8009a04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009960:	4b06      	ldr	r3, [pc, #24]	; (800997c <prvIdleTask+0x28>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2b01      	cmp	r3, #1
 8009966:	d9f9      	bls.n	800995c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009968:	4b05      	ldr	r3, [pc, #20]	; (8009980 <prvIdleTask+0x2c>)
 800996a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800996e:	601a      	str	r2, [r3, #0]
 8009970:	f3bf 8f4f 	dsb	sy
 8009974:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009978:	e7f0      	b.n	800995c <prvIdleTask+0x8>
 800997a:	bf00      	nop
 800997c:	200029a0 	.word	0x200029a0
 8009980:	e000ed04 	.word	0xe000ed04

08009984 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800998a:	2300      	movs	r3, #0
 800998c:	607b      	str	r3, [r7, #4]
 800998e:	e00c      	b.n	80099aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	4613      	mov	r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	4413      	add	r3, r2
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	4a12      	ldr	r2, [pc, #72]	; (80099e4 <prvInitialiseTaskLists+0x60>)
 800999c:	4413      	add	r3, r2
 800999e:	4618      	mov	r0, r3
 80099a0:	f7fe fabe 	bl	8007f20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	3301      	adds	r3, #1
 80099a8:	607b      	str	r3, [r7, #4]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2b37      	cmp	r3, #55	; 0x37
 80099ae:	d9ef      	bls.n	8009990 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80099b0:	480d      	ldr	r0, [pc, #52]	; (80099e8 <prvInitialiseTaskLists+0x64>)
 80099b2:	f7fe fab5 	bl	8007f20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80099b6:	480d      	ldr	r0, [pc, #52]	; (80099ec <prvInitialiseTaskLists+0x68>)
 80099b8:	f7fe fab2 	bl	8007f20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80099bc:	480c      	ldr	r0, [pc, #48]	; (80099f0 <prvInitialiseTaskLists+0x6c>)
 80099be:	f7fe faaf 	bl	8007f20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80099c2:	480c      	ldr	r0, [pc, #48]	; (80099f4 <prvInitialiseTaskLists+0x70>)
 80099c4:	f7fe faac 	bl	8007f20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80099c8:	480b      	ldr	r0, [pc, #44]	; (80099f8 <prvInitialiseTaskLists+0x74>)
 80099ca:	f7fe faa9 	bl	8007f20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80099ce:	4b0b      	ldr	r3, [pc, #44]	; (80099fc <prvInitialiseTaskLists+0x78>)
 80099d0:	4a05      	ldr	r2, [pc, #20]	; (80099e8 <prvInitialiseTaskLists+0x64>)
 80099d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80099d4:	4b0a      	ldr	r3, [pc, #40]	; (8009a00 <prvInitialiseTaskLists+0x7c>)
 80099d6:	4a05      	ldr	r2, [pc, #20]	; (80099ec <prvInitialiseTaskLists+0x68>)
 80099d8:	601a      	str	r2, [r3, #0]
}
 80099da:	bf00      	nop
 80099dc:	3708      	adds	r7, #8
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	200029a0 	.word	0x200029a0
 80099e8:	20002e00 	.word	0x20002e00
 80099ec:	20002e14 	.word	0x20002e14
 80099f0:	20002e30 	.word	0x20002e30
 80099f4:	20002e44 	.word	0x20002e44
 80099f8:	20002e5c 	.word	0x20002e5c
 80099fc:	20002e28 	.word	0x20002e28
 8009a00:	20002e2c 	.word	0x20002e2c

08009a04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a0a:	e019      	b.n	8009a40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009a0c:	f000 fed2 	bl	800a7b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a10:	4b10      	ldr	r3, [pc, #64]	; (8009a54 <prvCheckTasksWaitingTermination+0x50>)
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	68db      	ldr	r3, [r3, #12]
 8009a16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	3304      	adds	r3, #4
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f7fe fb09 	bl	8008034 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a22:	4b0d      	ldr	r3, [pc, #52]	; (8009a58 <prvCheckTasksWaitingTermination+0x54>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	3b01      	subs	r3, #1
 8009a28:	4a0b      	ldr	r2, [pc, #44]	; (8009a58 <prvCheckTasksWaitingTermination+0x54>)
 8009a2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009a2c:	4b0b      	ldr	r3, [pc, #44]	; (8009a5c <prvCheckTasksWaitingTermination+0x58>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	3b01      	subs	r3, #1
 8009a32:	4a0a      	ldr	r2, [pc, #40]	; (8009a5c <prvCheckTasksWaitingTermination+0x58>)
 8009a34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009a36:	f000 feed 	bl	800a814 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 f810 	bl	8009a60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a40:	4b06      	ldr	r3, [pc, #24]	; (8009a5c <prvCheckTasksWaitingTermination+0x58>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1e1      	bne.n	8009a0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	3708      	adds	r7, #8
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop
 8009a54:	20002e44 	.word	0x20002e44
 8009a58:	20002e70 	.word	0x20002e70
 8009a5c:	20002e58 	.word	0x20002e58

08009a60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	3358      	adds	r3, #88	; 0x58
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f001 f9ef 	bl	800ae50 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d108      	bne.n	8009a8e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a80:	4618      	mov	r0, r3
 8009a82:	f001 f885 	bl	800ab90 <vPortFree>
				vPortFree( pxTCB );
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f001 f882 	bl	800ab90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009a8c:	e018      	b.n	8009ac0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d103      	bne.n	8009aa0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f001 f879 	bl	800ab90 <vPortFree>
	}
 8009a9e:	e00f      	b.n	8009ac0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8009aa6:	2b02      	cmp	r3, #2
 8009aa8:	d00a      	beq.n	8009ac0 <prvDeleteTCB+0x60>
	__asm volatile
 8009aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aae:	f383 8811 	msr	BASEPRI, r3
 8009ab2:	f3bf 8f6f 	isb	sy
 8009ab6:	f3bf 8f4f 	dsb	sy
 8009aba:	60fb      	str	r3, [r7, #12]
}
 8009abc:	bf00      	nop
 8009abe:	e7fe      	b.n	8009abe <prvDeleteTCB+0x5e>
	}
 8009ac0:	bf00      	nop
 8009ac2:	3710      	adds	r7, #16
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}

08009ac8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ace:	4b0c      	ldr	r3, [pc, #48]	; (8009b00 <prvResetNextTaskUnblockTime+0x38>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d104      	bne.n	8009ae2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ad8:	4b0a      	ldr	r3, [pc, #40]	; (8009b04 <prvResetNextTaskUnblockTime+0x3c>)
 8009ada:	f04f 32ff 	mov.w	r2, #4294967295
 8009ade:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009ae0:	e008      	b.n	8009af4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ae2:	4b07      	ldr	r3, [pc, #28]	; (8009b00 <prvResetNextTaskUnblockTime+0x38>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	4a04      	ldr	r2, [pc, #16]	; (8009b04 <prvResetNextTaskUnblockTime+0x3c>)
 8009af2:	6013      	str	r3, [r2, #0]
}
 8009af4:	bf00      	nop
 8009af6:	370c      	adds	r7, #12
 8009af8:	46bd      	mov	sp, r7
 8009afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afe:	4770      	bx	lr
 8009b00:	20002e28 	.word	0x20002e28
 8009b04:	20002e90 	.word	0x20002e90

08009b08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b08:	b480      	push	{r7}
 8009b0a:	b083      	sub	sp, #12
 8009b0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b0e:	4b0b      	ldr	r3, [pc, #44]	; (8009b3c <xTaskGetSchedulerState+0x34>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d102      	bne.n	8009b1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b16:	2301      	movs	r3, #1
 8009b18:	607b      	str	r3, [r7, #4]
 8009b1a:	e008      	b.n	8009b2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b1c:	4b08      	ldr	r3, [pc, #32]	; (8009b40 <xTaskGetSchedulerState+0x38>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d102      	bne.n	8009b2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009b24:	2302      	movs	r3, #2
 8009b26:	607b      	str	r3, [r7, #4]
 8009b28:	e001      	b.n	8009b2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009b2e:	687b      	ldr	r3, [r7, #4]
	}
 8009b30:	4618      	mov	r0, r3
 8009b32:	370c      	adds	r7, #12
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr
 8009b3c:	20002e7c 	.word	0x20002e7c
 8009b40:	20002e98 	.word	0x20002e98

08009b44 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009b50:	2300      	movs	r3, #0
 8009b52:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d051      	beq.n	8009bfe <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b5e:	4b2a      	ldr	r3, [pc, #168]	; (8009c08 <xTaskPriorityInherit+0xc4>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d241      	bcs.n	8009bec <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	699b      	ldr	r3, [r3, #24]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	db06      	blt.n	8009b7e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b70:	4b25      	ldr	r3, [pc, #148]	; (8009c08 <xTaskPriorityInherit+0xc4>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b76:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	6959      	ldr	r1, [r3, #20]
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b86:	4613      	mov	r3, r2
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	4413      	add	r3, r2
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	4a1f      	ldr	r2, [pc, #124]	; (8009c0c <xTaskPriorityInherit+0xc8>)
 8009b90:	4413      	add	r3, r2
 8009b92:	4299      	cmp	r1, r3
 8009b94:	d122      	bne.n	8009bdc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	3304      	adds	r3, #4
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7fe fa4a 	bl	8008034 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009ba0:	4b19      	ldr	r3, [pc, #100]	; (8009c08 <xTaskPriorityInherit+0xc4>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bae:	4b18      	ldr	r3, [pc, #96]	; (8009c10 <xTaskPriorityInherit+0xcc>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d903      	bls.n	8009bbe <xTaskPriorityInherit+0x7a>
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bba:	4a15      	ldr	r2, [pc, #84]	; (8009c10 <xTaskPriorityInherit+0xcc>)
 8009bbc:	6013      	str	r3, [r2, #0]
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bc2:	4613      	mov	r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	4413      	add	r3, r2
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	4a10      	ldr	r2, [pc, #64]	; (8009c0c <xTaskPriorityInherit+0xc8>)
 8009bcc:	441a      	add	r2, r3
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	3304      	adds	r3, #4
 8009bd2:	4619      	mov	r1, r3
 8009bd4:	4610      	mov	r0, r2
 8009bd6:	f7fe f9d0 	bl	8007f7a <vListInsertEnd>
 8009bda:	e004      	b.n	8009be6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009bdc:	4b0a      	ldr	r3, [pc, #40]	; (8009c08 <xTaskPriorityInherit+0xc4>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009be6:	2301      	movs	r3, #1
 8009be8:	60fb      	str	r3, [r7, #12]
 8009bea:	e008      	b.n	8009bfe <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009bf0:	4b05      	ldr	r3, [pc, #20]	; (8009c08 <xTaskPriorityInherit+0xc4>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d201      	bcs.n	8009bfe <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
	}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3710      	adds	r7, #16
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}
 8009c08:	2000299c 	.word	0x2000299c
 8009c0c:	200029a0 	.word	0x200029a0
 8009c10:	20002e78 	.word	0x20002e78

08009c14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b086      	sub	sp, #24
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009c20:	2300      	movs	r3, #0
 8009c22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d056      	beq.n	8009cd8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009c2a:	4b2e      	ldr	r3, [pc, #184]	; (8009ce4 <xTaskPriorityDisinherit+0xd0>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	693a      	ldr	r2, [r7, #16]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d00a      	beq.n	8009c4a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c38:	f383 8811 	msr	BASEPRI, r3
 8009c3c:	f3bf 8f6f 	isb	sy
 8009c40:	f3bf 8f4f 	dsb	sy
 8009c44:	60fb      	str	r3, [r7, #12]
}
 8009c46:	bf00      	nop
 8009c48:	e7fe      	b.n	8009c48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d10a      	bne.n	8009c68 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c56:	f383 8811 	msr	BASEPRI, r3
 8009c5a:	f3bf 8f6f 	isb	sy
 8009c5e:	f3bf 8f4f 	dsb	sy
 8009c62:	60bb      	str	r3, [r7, #8]
}
 8009c64:	bf00      	nop
 8009c66:	e7fe      	b.n	8009c66 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c6c:	1e5a      	subs	r2, r3, #1
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d02c      	beq.n	8009cd8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d128      	bne.n	8009cd8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	3304      	adds	r3, #4
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7fe f9d2 	bl	8008034 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c9c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ca8:	4b0f      	ldr	r3, [pc, #60]	; (8009ce8 <xTaskPriorityDisinherit+0xd4>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d903      	bls.n	8009cb8 <xTaskPriorityDisinherit+0xa4>
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cb4:	4a0c      	ldr	r2, [pc, #48]	; (8009ce8 <xTaskPriorityDisinherit+0xd4>)
 8009cb6:	6013      	str	r3, [r2, #0]
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	4413      	add	r3, r2
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	4a09      	ldr	r2, [pc, #36]	; (8009cec <xTaskPriorityDisinherit+0xd8>)
 8009cc6:	441a      	add	r2, r3
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	3304      	adds	r3, #4
 8009ccc:	4619      	mov	r1, r3
 8009cce:	4610      	mov	r0, r2
 8009cd0:	f7fe f953 	bl	8007f7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009cd8:	697b      	ldr	r3, [r7, #20]
	}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3718      	adds	r7, #24
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}
 8009ce2:	bf00      	nop
 8009ce4:	2000299c 	.word	0x2000299c
 8009ce8:	20002e78 	.word	0x20002e78
 8009cec:	200029a0 	.word	0x200029a0

08009cf0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b088      	sub	sp, #32
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d06a      	beq.n	8009dde <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009d08:	69bb      	ldr	r3, [r7, #24]
 8009d0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d10a      	bne.n	8009d26 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8009d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d14:	f383 8811 	msr	BASEPRI, r3
 8009d18:	f3bf 8f6f 	isb	sy
 8009d1c:	f3bf 8f4f 	dsb	sy
 8009d20:	60fb      	str	r3, [r7, #12]
}
 8009d22:	bf00      	nop
 8009d24:	e7fe      	b.n	8009d24 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d902      	bls.n	8009d36 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	61fb      	str	r3, [r7, #28]
 8009d34:	e002      	b.n	8009d3c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d3a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d40:	69fa      	ldr	r2, [r7, #28]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d04b      	beq.n	8009dde <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009d46:	69bb      	ldr	r3, [r7, #24]
 8009d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d4a:	697a      	ldr	r2, [r7, #20]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d146      	bne.n	8009dde <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009d50:	4b25      	ldr	r3, [pc, #148]	; (8009de8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	69ba      	ldr	r2, [r7, #24]
 8009d56:	429a      	cmp	r2, r3
 8009d58:	d10a      	bne.n	8009d70 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8009d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5e:	f383 8811 	msr	BASEPRI, r3
 8009d62:	f3bf 8f6f 	isb	sy
 8009d66:	f3bf 8f4f 	dsb	sy
 8009d6a:	60bb      	str	r3, [r7, #8]
}
 8009d6c:	bf00      	nop
 8009d6e:	e7fe      	b.n	8009d6e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009d70:	69bb      	ldr	r3, [r7, #24]
 8009d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d74:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	69fa      	ldr	r2, [r7, #28]
 8009d7a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009d7c:	69bb      	ldr	r3, [r7, #24]
 8009d7e:	699b      	ldr	r3, [r3, #24]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	db04      	blt.n	8009d8e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009d8e:	69bb      	ldr	r3, [r7, #24]
 8009d90:	6959      	ldr	r1, [r3, #20]
 8009d92:	693a      	ldr	r2, [r7, #16]
 8009d94:	4613      	mov	r3, r2
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	4413      	add	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	4a13      	ldr	r2, [pc, #76]	; (8009dec <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009d9e:	4413      	add	r3, r2
 8009da0:	4299      	cmp	r1, r3
 8009da2:	d11c      	bne.n	8009dde <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009da4:	69bb      	ldr	r3, [r7, #24]
 8009da6:	3304      	adds	r3, #4
 8009da8:	4618      	mov	r0, r3
 8009daa:	f7fe f943 	bl	8008034 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009dae:	69bb      	ldr	r3, [r7, #24]
 8009db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009db2:	4b0f      	ldr	r3, [pc, #60]	; (8009df0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d903      	bls.n	8009dc2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dbe:	4a0c      	ldr	r2, [pc, #48]	; (8009df0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009dc0:	6013      	str	r3, [r2, #0]
 8009dc2:	69bb      	ldr	r3, [r7, #24]
 8009dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	4413      	add	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	4a07      	ldr	r2, [pc, #28]	; (8009dec <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009dd0:	441a      	add	r2, r3
 8009dd2:	69bb      	ldr	r3, [r7, #24]
 8009dd4:	3304      	adds	r3, #4
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	4610      	mov	r0, r2
 8009dda:	f7fe f8ce 	bl	8007f7a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009dde:	bf00      	nop
 8009de0:	3720      	adds	r7, #32
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop
 8009de8:	2000299c 	.word	0x2000299c
 8009dec:	200029a0 	.word	0x200029a0
 8009df0:	20002e78 	.word	0x20002e78

08009df4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009df4:	b480      	push	{r7}
 8009df6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009df8:	4b07      	ldr	r3, [pc, #28]	; (8009e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d004      	beq.n	8009e0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009e00:	4b05      	ldr	r3, [pc, #20]	; (8009e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009e06:	3201      	adds	r2, #1
 8009e08:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8009e0a:	4b03      	ldr	r3, [pc, #12]	; (8009e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
	}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr
 8009e18:	2000299c 	.word	0x2000299c

08009e1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009e26:	4b21      	ldr	r3, [pc, #132]	; (8009eac <prvAddCurrentTaskToDelayedList+0x90>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e2c:	4b20      	ldr	r3, [pc, #128]	; (8009eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	3304      	adds	r3, #4
 8009e32:	4618      	mov	r0, r3
 8009e34:	f7fe f8fe 	bl	8008034 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e3e:	d10a      	bne.n	8009e56 <prvAddCurrentTaskToDelayedList+0x3a>
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d007      	beq.n	8009e56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e46:	4b1a      	ldr	r3, [pc, #104]	; (8009eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	3304      	adds	r3, #4
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	4819      	ldr	r0, [pc, #100]	; (8009eb4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009e50:	f7fe f893 	bl	8007f7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009e54:	e026      	b.n	8009ea4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009e56:	68fa      	ldr	r2, [r7, #12]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	4413      	add	r3, r2
 8009e5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009e5e:	4b14      	ldr	r3, [pc, #80]	; (8009eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	68ba      	ldr	r2, [r7, #8]
 8009e64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009e66:	68ba      	ldr	r2, [r7, #8]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d209      	bcs.n	8009e82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e6e:	4b12      	ldr	r3, [pc, #72]	; (8009eb8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	4b0f      	ldr	r3, [pc, #60]	; (8009eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	3304      	adds	r3, #4
 8009e78:	4619      	mov	r1, r3
 8009e7a:	4610      	mov	r0, r2
 8009e7c:	f7fe f8a1 	bl	8007fc2 <vListInsert>
}
 8009e80:	e010      	b.n	8009ea4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e82:	4b0e      	ldr	r3, [pc, #56]	; (8009ebc <prvAddCurrentTaskToDelayedList+0xa0>)
 8009e84:	681a      	ldr	r2, [r3, #0]
 8009e86:	4b0a      	ldr	r3, [pc, #40]	; (8009eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	4610      	mov	r0, r2
 8009e90:	f7fe f897 	bl	8007fc2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009e94:	4b0a      	ldr	r3, [pc, #40]	; (8009ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68ba      	ldr	r2, [r7, #8]
 8009e9a:	429a      	cmp	r2, r3
 8009e9c:	d202      	bcs.n	8009ea4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009e9e:	4a08      	ldr	r2, [pc, #32]	; (8009ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	6013      	str	r3, [r2, #0]
}
 8009ea4:	bf00      	nop
 8009ea6:	3710      	adds	r7, #16
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	20002e74 	.word	0x20002e74
 8009eb0:	2000299c 	.word	0x2000299c
 8009eb4:	20002e5c 	.word	0x20002e5c
 8009eb8:	20002e2c 	.word	0x20002e2c
 8009ebc:	20002e28 	.word	0x20002e28
 8009ec0:	20002e90 	.word	0x20002e90

08009ec4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b08a      	sub	sp, #40	; 0x28
 8009ec8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009ece:	f000 fb07 	bl	800a4e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009ed2:	4b1c      	ldr	r3, [pc, #112]	; (8009f44 <xTimerCreateTimerTask+0x80>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d021      	beq.n	8009f1e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009eda:	2300      	movs	r3, #0
 8009edc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009ee2:	1d3a      	adds	r2, r7, #4
 8009ee4:	f107 0108 	add.w	r1, r7, #8
 8009ee8:	f107 030c 	add.w	r3, r7, #12
 8009eec:	4618      	mov	r0, r3
 8009eee:	f7fd fffd 	bl	8007eec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009ef2:	6879      	ldr	r1, [r7, #4]
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	9202      	str	r2, [sp, #8]
 8009efa:	9301      	str	r3, [sp, #4]
 8009efc:	2302      	movs	r3, #2
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	2300      	movs	r3, #0
 8009f02:	460a      	mov	r2, r1
 8009f04:	4910      	ldr	r1, [pc, #64]	; (8009f48 <xTimerCreateTimerTask+0x84>)
 8009f06:	4811      	ldr	r0, [pc, #68]	; (8009f4c <xTimerCreateTimerTask+0x88>)
 8009f08:	f7fe ff94 	bl	8008e34 <xTaskCreateStatic>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	4a10      	ldr	r2, [pc, #64]	; (8009f50 <xTimerCreateTimerTask+0x8c>)
 8009f10:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009f12:	4b0f      	ldr	r3, [pc, #60]	; (8009f50 <xTimerCreateTimerTask+0x8c>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d001      	beq.n	8009f1e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d10a      	bne.n	8009f3a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	613b      	str	r3, [r7, #16]
}
 8009f36:	bf00      	nop
 8009f38:	e7fe      	b.n	8009f38 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009f3a:	697b      	ldr	r3, [r7, #20]
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3718      	adds	r7, #24
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	20002ed4 	.word	0x20002ed4
 8009f48:	0800b998 	.word	0x0800b998
 8009f4c:	0800a089 	.word	0x0800a089
 8009f50:	20002ed8 	.word	0x20002ed8

08009f54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b08a      	sub	sp, #40	; 0x28
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	607a      	str	r2, [r7, #4]
 8009f60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009f62:	2300      	movs	r3, #0
 8009f64:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10a      	bne.n	8009f82 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f70:	f383 8811 	msr	BASEPRI, r3
 8009f74:	f3bf 8f6f 	isb	sy
 8009f78:	f3bf 8f4f 	dsb	sy
 8009f7c:	623b      	str	r3, [r7, #32]
}
 8009f7e:	bf00      	nop
 8009f80:	e7fe      	b.n	8009f80 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009f82:	4b1a      	ldr	r3, [pc, #104]	; (8009fec <xTimerGenericCommand+0x98>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d02a      	beq.n	8009fe0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	2b05      	cmp	r3, #5
 8009f9a:	dc18      	bgt.n	8009fce <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009f9c:	f7ff fdb4 	bl	8009b08 <xTaskGetSchedulerState>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	d109      	bne.n	8009fba <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009fa6:	4b11      	ldr	r3, [pc, #68]	; (8009fec <xTimerGenericCommand+0x98>)
 8009fa8:	6818      	ldr	r0, [r3, #0]
 8009faa:	f107 0110 	add.w	r1, r7, #16
 8009fae:	2300      	movs	r3, #0
 8009fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fb2:	f7fe f9a7 	bl	8008304 <xQueueGenericSend>
 8009fb6:	6278      	str	r0, [r7, #36]	; 0x24
 8009fb8:	e012      	b.n	8009fe0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009fba:	4b0c      	ldr	r3, [pc, #48]	; (8009fec <xTimerGenericCommand+0x98>)
 8009fbc:	6818      	ldr	r0, [r3, #0]
 8009fbe:	f107 0110 	add.w	r1, r7, #16
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f7fe f99d 	bl	8008304 <xQueueGenericSend>
 8009fca:	6278      	str	r0, [r7, #36]	; 0x24
 8009fcc:	e008      	b.n	8009fe0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009fce:	4b07      	ldr	r3, [pc, #28]	; (8009fec <xTimerGenericCommand+0x98>)
 8009fd0:	6818      	ldr	r0, [r3, #0]
 8009fd2:	f107 0110 	add.w	r1, r7, #16
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	683a      	ldr	r2, [r7, #0]
 8009fda:	f7fe fa91 	bl	8008500 <xQueueGenericSendFromISR>
 8009fde:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3728      	adds	r7, #40	; 0x28
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	20002ed4 	.word	0x20002ed4

08009ff0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b088      	sub	sp, #32
 8009ff4:	af02      	add	r7, sp, #8
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ffa:	4b22      	ldr	r3, [pc, #136]	; (800a084 <prvProcessExpiredTimer+0x94>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	68db      	ldr	r3, [r3, #12]
 800a000:	68db      	ldr	r3, [r3, #12]
 800a002:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	3304      	adds	r3, #4
 800a008:	4618      	mov	r0, r3
 800a00a:	f7fe f813 	bl	8008034 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a014:	f003 0304 	and.w	r3, r3, #4
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d022      	beq.n	800a062 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	699a      	ldr	r2, [r3, #24]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	18d1      	adds	r1, r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	683a      	ldr	r2, [r7, #0]
 800a028:	6978      	ldr	r0, [r7, #20]
 800a02a:	f000 f8d1 	bl	800a1d0 <prvInsertTimerInActiveList>
 800a02e:	4603      	mov	r3, r0
 800a030:	2b00      	cmp	r3, #0
 800a032:	d01f      	beq.n	800a074 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a034:	2300      	movs	r3, #0
 800a036:	9300      	str	r3, [sp, #0]
 800a038:	2300      	movs	r3, #0
 800a03a:	687a      	ldr	r2, [r7, #4]
 800a03c:	2100      	movs	r1, #0
 800a03e:	6978      	ldr	r0, [r7, #20]
 800a040:	f7ff ff88 	bl	8009f54 <xTimerGenericCommand>
 800a044:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d113      	bne.n	800a074 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a050:	f383 8811 	msr	BASEPRI, r3
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	f3bf 8f4f 	dsb	sy
 800a05c:	60fb      	str	r3, [r7, #12]
}
 800a05e:	bf00      	nop
 800a060:	e7fe      	b.n	800a060 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a068:	f023 0301 	bic.w	r3, r3, #1
 800a06c:	b2da      	uxtb	r2, r3
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	6a1b      	ldr	r3, [r3, #32]
 800a078:	6978      	ldr	r0, [r7, #20]
 800a07a:	4798      	blx	r3
}
 800a07c:	bf00      	nop
 800a07e:	3718      	adds	r7, #24
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}
 800a084:	20002ecc 	.word	0x20002ecc

0800a088 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a090:	f107 0308 	add.w	r3, r7, #8
 800a094:	4618      	mov	r0, r3
 800a096:	f000 f857 	bl	800a148 <prvGetNextExpireTime>
 800a09a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	4619      	mov	r1, r3
 800a0a0:	68f8      	ldr	r0, [r7, #12]
 800a0a2:	f000 f803 	bl	800a0ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a0a6:	f000 f8d5 	bl	800a254 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a0aa:	e7f1      	b.n	800a090 <prvTimerTask+0x8>

0800a0ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b084      	sub	sp, #16
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a0b6:	f7ff f91f 	bl	80092f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0ba:	f107 0308 	add.w	r3, r7, #8
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f000 f866 	bl	800a190 <prvSampleTimeNow>
 800a0c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d130      	bne.n	800a12e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d10a      	bne.n	800a0e8 <prvProcessTimerOrBlockTask+0x3c>
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d806      	bhi.n	800a0e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a0da:	f7ff f91b 	bl	8009314 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a0de:	68f9      	ldr	r1, [r7, #12]
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f7ff ff85 	bl	8009ff0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a0e6:	e024      	b.n	800a132 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d008      	beq.n	800a100 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a0ee:	4b13      	ldr	r3, [pc, #76]	; (800a13c <prvProcessTimerOrBlockTask+0x90>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d101      	bne.n	800a0fc <prvProcessTimerOrBlockTask+0x50>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	e000      	b.n	800a0fe <prvProcessTimerOrBlockTask+0x52>
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a100:	4b0f      	ldr	r3, [pc, #60]	; (800a140 <prvProcessTimerOrBlockTask+0x94>)
 800a102:	6818      	ldr	r0, [r3, #0]
 800a104:	687a      	ldr	r2, [r7, #4]
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	1ad3      	subs	r3, r2, r3
 800a10a:	683a      	ldr	r2, [r7, #0]
 800a10c:	4619      	mov	r1, r3
 800a10e:	f7fe fe5d 	bl	8008dcc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a112:	f7ff f8ff 	bl	8009314 <xTaskResumeAll>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10a      	bne.n	800a132 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a11c:	4b09      	ldr	r3, [pc, #36]	; (800a144 <prvProcessTimerOrBlockTask+0x98>)
 800a11e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a122:	601a      	str	r2, [r3, #0]
 800a124:	f3bf 8f4f 	dsb	sy
 800a128:	f3bf 8f6f 	isb	sy
}
 800a12c:	e001      	b.n	800a132 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a12e:	f7ff f8f1 	bl	8009314 <xTaskResumeAll>
}
 800a132:	bf00      	nop
 800a134:	3710      	adds	r7, #16
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	bf00      	nop
 800a13c:	20002ed0 	.word	0x20002ed0
 800a140:	20002ed4 	.word	0x20002ed4
 800a144:	e000ed04 	.word	0xe000ed04

0800a148 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a150:	4b0e      	ldr	r3, [pc, #56]	; (800a18c <prvGetNextExpireTime+0x44>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d101      	bne.n	800a15e <prvGetNextExpireTime+0x16>
 800a15a:	2201      	movs	r2, #1
 800a15c:	e000      	b.n	800a160 <prvGetNextExpireTime+0x18>
 800a15e:	2200      	movs	r2, #0
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d105      	bne.n	800a178 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a16c:	4b07      	ldr	r3, [pc, #28]	; (800a18c <prvGetNextExpireTime+0x44>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	60fb      	str	r3, [r7, #12]
 800a176:	e001      	b.n	800a17c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a178:	2300      	movs	r3, #0
 800a17a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a17c:	68fb      	ldr	r3, [r7, #12]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3714      	adds	r7, #20
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop
 800a18c:	20002ecc 	.word	0x20002ecc

0800a190 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b084      	sub	sp, #16
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a198:	f7ff f95a 	bl	8009450 <xTaskGetTickCount>
 800a19c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a19e:	4b0b      	ldr	r3, [pc, #44]	; (800a1cc <prvSampleTimeNow+0x3c>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d205      	bcs.n	800a1b4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a1a8:	f000 f936 	bl	800a418 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	601a      	str	r2, [r3, #0]
 800a1b2:	e002      	b.n	800a1ba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a1ba:	4a04      	ldr	r2, [pc, #16]	; (800a1cc <prvSampleTimeNow+0x3c>)
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
 800a1ca:	bf00      	nop
 800a1cc:	20002edc 	.word	0x20002edc

0800a1d0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b086      	sub	sp, #24
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]
 800a1dc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	68ba      	ldr	r2, [r7, #8]
 800a1e6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	68fa      	ldr	r2, [r7, #12]
 800a1ec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a1ee:	68ba      	ldr	r2, [r7, #8]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d812      	bhi.n	800a21c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1f6:	687a      	ldr	r2, [r7, #4]
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	1ad2      	subs	r2, r2, r3
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	699b      	ldr	r3, [r3, #24]
 800a200:	429a      	cmp	r2, r3
 800a202:	d302      	bcc.n	800a20a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a204:	2301      	movs	r3, #1
 800a206:	617b      	str	r3, [r7, #20]
 800a208:	e01b      	b.n	800a242 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a20a:	4b10      	ldr	r3, [pc, #64]	; (800a24c <prvInsertTimerInActiveList+0x7c>)
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3304      	adds	r3, #4
 800a212:	4619      	mov	r1, r3
 800a214:	4610      	mov	r0, r2
 800a216:	f7fd fed4 	bl	8007fc2 <vListInsert>
 800a21a:	e012      	b.n	800a242 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	429a      	cmp	r2, r3
 800a222:	d206      	bcs.n	800a232 <prvInsertTimerInActiveList+0x62>
 800a224:	68ba      	ldr	r2, [r7, #8]
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d302      	bcc.n	800a232 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a22c:	2301      	movs	r3, #1
 800a22e:	617b      	str	r3, [r7, #20]
 800a230:	e007      	b.n	800a242 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a232:	4b07      	ldr	r3, [pc, #28]	; (800a250 <prvInsertTimerInActiveList+0x80>)
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3304      	adds	r3, #4
 800a23a:	4619      	mov	r1, r3
 800a23c:	4610      	mov	r0, r2
 800a23e:	f7fd fec0 	bl	8007fc2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a242:	697b      	ldr	r3, [r7, #20]
}
 800a244:	4618      	mov	r0, r3
 800a246:	3718      	adds	r7, #24
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}
 800a24c:	20002ed0 	.word	0x20002ed0
 800a250:	20002ecc 	.word	0x20002ecc

0800a254 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b08e      	sub	sp, #56	; 0x38
 800a258:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a25a:	e0ca      	b.n	800a3f2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	da18      	bge.n	800a294 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a262:	1d3b      	adds	r3, r7, #4
 800a264:	3304      	adds	r3, #4
 800a266:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d10a      	bne.n	800a284 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a272:	f383 8811 	msr	BASEPRI, r3
 800a276:	f3bf 8f6f 	isb	sy
 800a27a:	f3bf 8f4f 	dsb	sy
 800a27e:	61fb      	str	r3, [r7, #28]
}
 800a280:	bf00      	nop
 800a282:	e7fe      	b.n	800a282 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a28a:	6850      	ldr	r0, [r2, #4]
 800a28c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a28e:	6892      	ldr	r2, [r2, #8]
 800a290:	4611      	mov	r1, r2
 800a292:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2b00      	cmp	r3, #0
 800a298:	f2c0 80ab 	blt.w	800a3f2 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a2:	695b      	ldr	r3, [r3, #20]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d004      	beq.n	800a2b2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2aa:	3304      	adds	r3, #4
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f7fd fec1 	bl	8008034 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a2b2:	463b      	mov	r3, r7
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f7ff ff6b 	bl	800a190 <prvSampleTimeNow>
 800a2ba:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2b09      	cmp	r3, #9
 800a2c0:	f200 8096 	bhi.w	800a3f0 <prvProcessReceivedCommands+0x19c>
 800a2c4:	a201      	add	r2, pc, #4	; (adr r2, 800a2cc <prvProcessReceivedCommands+0x78>)
 800a2c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ca:	bf00      	nop
 800a2cc:	0800a2f5 	.word	0x0800a2f5
 800a2d0:	0800a2f5 	.word	0x0800a2f5
 800a2d4:	0800a2f5 	.word	0x0800a2f5
 800a2d8:	0800a369 	.word	0x0800a369
 800a2dc:	0800a37d 	.word	0x0800a37d
 800a2e0:	0800a3c7 	.word	0x0800a3c7
 800a2e4:	0800a2f5 	.word	0x0800a2f5
 800a2e8:	0800a2f5 	.word	0x0800a2f5
 800a2ec:	0800a369 	.word	0x0800a369
 800a2f0:	0800a37d 	.word	0x0800a37d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a2f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2fa:	f043 0301 	orr.w	r3, r3, #1
 800a2fe:	b2da      	uxtb	r2, r3
 800a300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a302:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a306:	68ba      	ldr	r2, [r7, #8]
 800a308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a30a:	699b      	ldr	r3, [r3, #24]
 800a30c:	18d1      	adds	r1, r2, r3
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a312:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a314:	f7ff ff5c 	bl	800a1d0 <prvInsertTimerInActiveList>
 800a318:	4603      	mov	r3, r0
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d069      	beq.n	800a3f2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a31e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a320:	6a1b      	ldr	r3, [r3, #32]
 800a322:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a324:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a328:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a32c:	f003 0304 	and.w	r3, r3, #4
 800a330:	2b00      	cmp	r3, #0
 800a332:	d05e      	beq.n	800a3f2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a338:	699b      	ldr	r3, [r3, #24]
 800a33a:	441a      	add	r2, r3
 800a33c:	2300      	movs	r3, #0
 800a33e:	9300      	str	r3, [sp, #0]
 800a340:	2300      	movs	r3, #0
 800a342:	2100      	movs	r1, #0
 800a344:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a346:	f7ff fe05 	bl	8009f54 <xTimerGenericCommand>
 800a34a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a34c:	6a3b      	ldr	r3, [r7, #32]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d14f      	bne.n	800a3f2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a356:	f383 8811 	msr	BASEPRI, r3
 800a35a:	f3bf 8f6f 	isb	sy
 800a35e:	f3bf 8f4f 	dsb	sy
 800a362:	61bb      	str	r3, [r7, #24]
}
 800a364:	bf00      	nop
 800a366:	e7fe      	b.n	800a366 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a36a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a36e:	f023 0301 	bic.w	r3, r3, #1
 800a372:	b2da      	uxtb	r2, r3
 800a374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a376:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a37a:	e03a      	b.n	800a3f2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a37e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a382:	f043 0301 	orr.w	r3, r3, #1
 800a386:	b2da      	uxtb	r2, r3
 800a388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a38a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a38e:	68ba      	ldr	r2, [r7, #8]
 800a390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a392:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a396:	699b      	ldr	r3, [r3, #24]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10a      	bne.n	800a3b2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a0:	f383 8811 	msr	BASEPRI, r3
 800a3a4:	f3bf 8f6f 	isb	sy
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	617b      	str	r3, [r7, #20]
}
 800a3ae:	bf00      	nop
 800a3b0:	e7fe      	b.n	800a3b0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a3b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b4:	699a      	ldr	r2, [r3, #24]
 800a3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b8:	18d1      	adds	r1, r2, r3
 800a3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3c0:	f7ff ff06 	bl	800a1d0 <prvInsertTimerInActiveList>
					break;
 800a3c4:	e015      	b.n	800a3f2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3cc:	f003 0302 	and.w	r3, r3, #2
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d103      	bne.n	800a3dc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a3d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3d6:	f000 fbdb 	bl	800ab90 <vPortFree>
 800a3da:	e00a      	b.n	800a3f2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3e2:	f023 0301 	bic.w	r3, r3, #1
 800a3e6:	b2da      	uxtb	r2, r3
 800a3e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a3ee:	e000      	b.n	800a3f2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800a3f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a3f2:	4b08      	ldr	r3, [pc, #32]	; (800a414 <prvProcessReceivedCommands+0x1c0>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	1d39      	adds	r1, r7, #4
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f7fe f9a8 	bl	8008750 <xQueueReceive>
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	f47f af2a 	bne.w	800a25c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a408:	bf00      	nop
 800a40a:	bf00      	nop
 800a40c:	3730      	adds	r7, #48	; 0x30
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
 800a412:	bf00      	nop
 800a414:	20002ed4 	.word	0x20002ed4

0800a418 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b088      	sub	sp, #32
 800a41c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a41e:	e048      	b.n	800a4b2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a420:	4b2d      	ldr	r3, [pc, #180]	; (800a4d8 <prvSwitchTimerLists+0xc0>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a42a:	4b2b      	ldr	r3, [pc, #172]	; (800a4d8 <prvSwitchTimerLists+0xc0>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	68db      	ldr	r3, [r3, #12]
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	3304      	adds	r3, #4
 800a438:	4618      	mov	r0, r3
 800a43a:	f7fd fdfb 	bl	8008034 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	6a1b      	ldr	r3, [r3, #32]
 800a442:	68f8      	ldr	r0, [r7, #12]
 800a444:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a44c:	f003 0304 	and.w	r3, r3, #4
 800a450:	2b00      	cmp	r3, #0
 800a452:	d02e      	beq.n	800a4b2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	693a      	ldr	r2, [r7, #16]
 800a45a:	4413      	add	r3, r2
 800a45c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	429a      	cmp	r2, r3
 800a464:	d90e      	bls.n	800a484 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	68ba      	ldr	r2, [r7, #8]
 800a46a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	68fa      	ldr	r2, [r7, #12]
 800a470:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a472:	4b19      	ldr	r3, [pc, #100]	; (800a4d8 <prvSwitchTimerLists+0xc0>)
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	3304      	adds	r3, #4
 800a47a:	4619      	mov	r1, r3
 800a47c:	4610      	mov	r0, r2
 800a47e:	f7fd fda0 	bl	8007fc2 <vListInsert>
 800a482:	e016      	b.n	800a4b2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a484:	2300      	movs	r3, #0
 800a486:	9300      	str	r3, [sp, #0]
 800a488:	2300      	movs	r3, #0
 800a48a:	693a      	ldr	r2, [r7, #16]
 800a48c:	2100      	movs	r1, #0
 800a48e:	68f8      	ldr	r0, [r7, #12]
 800a490:	f7ff fd60 	bl	8009f54 <xTimerGenericCommand>
 800a494:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d10a      	bne.n	800a4b2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a0:	f383 8811 	msr	BASEPRI, r3
 800a4a4:	f3bf 8f6f 	isb	sy
 800a4a8:	f3bf 8f4f 	dsb	sy
 800a4ac:	603b      	str	r3, [r7, #0]
}
 800a4ae:	bf00      	nop
 800a4b0:	e7fe      	b.n	800a4b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4b2:	4b09      	ldr	r3, [pc, #36]	; (800a4d8 <prvSwitchTimerLists+0xc0>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d1b1      	bne.n	800a420 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a4bc:	4b06      	ldr	r3, [pc, #24]	; (800a4d8 <prvSwitchTimerLists+0xc0>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a4c2:	4b06      	ldr	r3, [pc, #24]	; (800a4dc <prvSwitchTimerLists+0xc4>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a04      	ldr	r2, [pc, #16]	; (800a4d8 <prvSwitchTimerLists+0xc0>)
 800a4c8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a4ca:	4a04      	ldr	r2, [pc, #16]	; (800a4dc <prvSwitchTimerLists+0xc4>)
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	6013      	str	r3, [r2, #0]
}
 800a4d0:	bf00      	nop
 800a4d2:	3718      	adds	r7, #24
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}
 800a4d8:	20002ecc 	.word	0x20002ecc
 800a4dc:	20002ed0 	.word	0x20002ed0

0800a4e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a4e6:	f000 f965 	bl	800a7b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a4ea:	4b15      	ldr	r3, [pc, #84]	; (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d120      	bne.n	800a534 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a4f2:	4814      	ldr	r0, [pc, #80]	; (800a544 <prvCheckForValidListAndQueue+0x64>)
 800a4f4:	f7fd fd14 	bl	8007f20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a4f8:	4813      	ldr	r0, [pc, #76]	; (800a548 <prvCheckForValidListAndQueue+0x68>)
 800a4fa:	f7fd fd11 	bl	8007f20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a4fe:	4b13      	ldr	r3, [pc, #76]	; (800a54c <prvCheckForValidListAndQueue+0x6c>)
 800a500:	4a10      	ldr	r2, [pc, #64]	; (800a544 <prvCheckForValidListAndQueue+0x64>)
 800a502:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a504:	4b12      	ldr	r3, [pc, #72]	; (800a550 <prvCheckForValidListAndQueue+0x70>)
 800a506:	4a10      	ldr	r2, [pc, #64]	; (800a548 <prvCheckForValidListAndQueue+0x68>)
 800a508:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a50a:	2300      	movs	r3, #0
 800a50c:	9300      	str	r3, [sp, #0]
 800a50e:	4b11      	ldr	r3, [pc, #68]	; (800a554 <prvCheckForValidListAndQueue+0x74>)
 800a510:	4a11      	ldr	r2, [pc, #68]	; (800a558 <prvCheckForValidListAndQueue+0x78>)
 800a512:	2110      	movs	r1, #16
 800a514:	200a      	movs	r0, #10
 800a516:	f7fd fe1f 	bl	8008158 <xQueueGenericCreateStatic>
 800a51a:	4603      	mov	r3, r0
 800a51c:	4a08      	ldr	r2, [pc, #32]	; (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a51e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a520:	4b07      	ldr	r3, [pc, #28]	; (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d005      	beq.n	800a534 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a528:	4b05      	ldr	r3, [pc, #20]	; (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	490b      	ldr	r1, [pc, #44]	; (800a55c <prvCheckForValidListAndQueue+0x7c>)
 800a52e:	4618      	mov	r0, r3
 800a530:	f7fe fc22 	bl	8008d78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a534:	f000 f96e 	bl	800a814 <vPortExitCritical>
}
 800a538:	bf00      	nop
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	20002ed4 	.word	0x20002ed4
 800a544:	20002ea4 	.word	0x20002ea4
 800a548:	20002eb8 	.word	0x20002eb8
 800a54c:	20002ecc 	.word	0x20002ecc
 800a550:	20002ed0 	.word	0x20002ed0
 800a554:	20002f80 	.word	0x20002f80
 800a558:	20002ee0 	.word	0x20002ee0
 800a55c:	0800b9a0 	.word	0x0800b9a0

0800a560 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a560:	b480      	push	{r7}
 800a562:	b085      	sub	sp, #20
 800a564:	af00      	add	r7, sp, #0
 800a566:	60f8      	str	r0, [r7, #12]
 800a568:	60b9      	str	r1, [r7, #8]
 800a56a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	3b04      	subs	r3, #4
 800a570:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a578:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	3b04      	subs	r3, #4
 800a57e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	f023 0201 	bic.w	r2, r3, #1
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	3b04      	subs	r3, #4
 800a58e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a590:	4a0c      	ldr	r2, [pc, #48]	; (800a5c4 <pxPortInitialiseStack+0x64>)
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	3b14      	subs	r3, #20
 800a59a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	3b04      	subs	r3, #4
 800a5a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f06f 0202 	mvn.w	r2, #2
 800a5ae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	3b20      	subs	r3, #32
 800a5b4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3714      	adds	r7, #20
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c2:	4770      	bx	lr
 800a5c4:	0800a5c9 	.word	0x0800a5c9

0800a5c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b085      	sub	sp, #20
 800a5cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a5d2:	4b12      	ldr	r3, [pc, #72]	; (800a61c <prvTaskExitError+0x54>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5da:	d00a      	beq.n	800a5f2 <prvTaskExitError+0x2a>
	__asm volatile
 800a5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e0:	f383 8811 	msr	BASEPRI, r3
 800a5e4:	f3bf 8f6f 	isb	sy
 800a5e8:	f3bf 8f4f 	dsb	sy
 800a5ec:	60fb      	str	r3, [r7, #12]
}
 800a5ee:	bf00      	nop
 800a5f0:	e7fe      	b.n	800a5f0 <prvTaskExitError+0x28>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f6:	f383 8811 	msr	BASEPRI, r3
 800a5fa:	f3bf 8f6f 	isb	sy
 800a5fe:	f3bf 8f4f 	dsb	sy
 800a602:	60bb      	str	r3, [r7, #8]
}
 800a604:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a606:	bf00      	nop
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d0fc      	beq.n	800a608 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a60e:	bf00      	nop
 800a610:	bf00      	nop
 800a612:	3714      	adds	r7, #20
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	20000030 	.word	0x20000030

0800a620 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a620:	4b07      	ldr	r3, [pc, #28]	; (800a640 <pxCurrentTCBConst2>)
 800a622:	6819      	ldr	r1, [r3, #0]
 800a624:	6808      	ldr	r0, [r1, #0]
 800a626:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62a:	f380 8809 	msr	PSP, r0
 800a62e:	f3bf 8f6f 	isb	sy
 800a632:	f04f 0000 	mov.w	r0, #0
 800a636:	f380 8811 	msr	BASEPRI, r0
 800a63a:	4770      	bx	lr
 800a63c:	f3af 8000 	nop.w

0800a640 <pxCurrentTCBConst2>:
 800a640:	2000299c 	.word	0x2000299c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a644:	bf00      	nop
 800a646:	bf00      	nop

0800a648 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a648:	4808      	ldr	r0, [pc, #32]	; (800a66c <prvPortStartFirstTask+0x24>)
 800a64a:	6800      	ldr	r0, [r0, #0]
 800a64c:	6800      	ldr	r0, [r0, #0]
 800a64e:	f380 8808 	msr	MSP, r0
 800a652:	f04f 0000 	mov.w	r0, #0
 800a656:	f380 8814 	msr	CONTROL, r0
 800a65a:	b662      	cpsie	i
 800a65c:	b661      	cpsie	f
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	f3bf 8f6f 	isb	sy
 800a666:	df00      	svc	0
 800a668:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a66a:	bf00      	nop
 800a66c:	e000ed08 	.word	0xe000ed08

0800a670 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b086      	sub	sp, #24
 800a674:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a676:	4b46      	ldr	r3, [pc, #280]	; (800a790 <xPortStartScheduler+0x120>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a46      	ldr	r2, [pc, #280]	; (800a794 <xPortStartScheduler+0x124>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d10a      	bne.n	800a696 <xPortStartScheduler+0x26>
	__asm volatile
 800a680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a684:	f383 8811 	msr	BASEPRI, r3
 800a688:	f3bf 8f6f 	isb	sy
 800a68c:	f3bf 8f4f 	dsb	sy
 800a690:	613b      	str	r3, [r7, #16]
}
 800a692:	bf00      	nop
 800a694:	e7fe      	b.n	800a694 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a696:	4b3e      	ldr	r3, [pc, #248]	; (800a790 <xPortStartScheduler+0x120>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a3f      	ldr	r2, [pc, #252]	; (800a798 <xPortStartScheduler+0x128>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d10a      	bne.n	800a6b6 <xPortStartScheduler+0x46>
	__asm volatile
 800a6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a4:	f383 8811 	msr	BASEPRI, r3
 800a6a8:	f3bf 8f6f 	isb	sy
 800a6ac:	f3bf 8f4f 	dsb	sy
 800a6b0:	60fb      	str	r3, [r7, #12]
}
 800a6b2:	bf00      	nop
 800a6b4:	e7fe      	b.n	800a6b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a6b6:	4b39      	ldr	r3, [pc, #228]	; (800a79c <xPortStartScheduler+0x12c>)
 800a6b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	b2db      	uxtb	r3, r3
 800a6c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	22ff      	movs	r2, #255	; 0xff
 800a6c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	781b      	ldrb	r3, [r3, #0]
 800a6cc:	b2db      	uxtb	r3, r3
 800a6ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a6d0:	78fb      	ldrb	r3, [r7, #3]
 800a6d2:	b2db      	uxtb	r3, r3
 800a6d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a6d8:	b2da      	uxtb	r2, r3
 800a6da:	4b31      	ldr	r3, [pc, #196]	; (800a7a0 <xPortStartScheduler+0x130>)
 800a6dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a6de:	4b31      	ldr	r3, [pc, #196]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a6e0:	2207      	movs	r2, #7
 800a6e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a6e4:	e009      	b.n	800a6fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a6e6:	4b2f      	ldr	r3, [pc, #188]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	3b01      	subs	r3, #1
 800a6ec:	4a2d      	ldr	r2, [pc, #180]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a6ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a6f0:	78fb      	ldrb	r3, [r7, #3]
 800a6f2:	b2db      	uxtb	r3, r3
 800a6f4:	005b      	lsls	r3, r3, #1
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a6fa:	78fb      	ldrb	r3, [r7, #3]
 800a6fc:	b2db      	uxtb	r3, r3
 800a6fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a702:	2b80      	cmp	r3, #128	; 0x80
 800a704:	d0ef      	beq.n	800a6e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a706:	4b27      	ldr	r3, [pc, #156]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f1c3 0307 	rsb	r3, r3, #7
 800a70e:	2b04      	cmp	r3, #4
 800a710:	d00a      	beq.n	800a728 <xPortStartScheduler+0xb8>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	60bb      	str	r3, [r7, #8]
}
 800a724:	bf00      	nop
 800a726:	e7fe      	b.n	800a726 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a728:	4b1e      	ldr	r3, [pc, #120]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	021b      	lsls	r3, r3, #8
 800a72e:	4a1d      	ldr	r2, [pc, #116]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a730:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a732:	4b1c      	ldr	r3, [pc, #112]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a73a:	4a1a      	ldr	r2, [pc, #104]	; (800a7a4 <xPortStartScheduler+0x134>)
 800a73c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	b2da      	uxtb	r2, r3
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a746:	4b18      	ldr	r3, [pc, #96]	; (800a7a8 <xPortStartScheduler+0x138>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	4a17      	ldr	r2, [pc, #92]	; (800a7a8 <xPortStartScheduler+0x138>)
 800a74c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a750:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a752:	4b15      	ldr	r3, [pc, #84]	; (800a7a8 <xPortStartScheduler+0x138>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a14      	ldr	r2, [pc, #80]	; (800a7a8 <xPortStartScheduler+0x138>)
 800a758:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a75c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a75e:	f000 f8dd 	bl	800a91c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a762:	4b12      	ldr	r3, [pc, #72]	; (800a7ac <xPortStartScheduler+0x13c>)
 800a764:	2200      	movs	r2, #0
 800a766:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a768:	f000 f8fc 	bl	800a964 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a76c:	4b10      	ldr	r3, [pc, #64]	; (800a7b0 <xPortStartScheduler+0x140>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4a0f      	ldr	r2, [pc, #60]	; (800a7b0 <xPortStartScheduler+0x140>)
 800a772:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a776:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a778:	f7ff ff66 	bl	800a648 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a77c:	f7fe ff32 	bl	80095e4 <vTaskSwitchContext>
	prvTaskExitError();
 800a780:	f7ff ff22 	bl	800a5c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a784:	2300      	movs	r3, #0
}
 800a786:	4618      	mov	r0, r3
 800a788:	3718      	adds	r7, #24
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	e000ed00 	.word	0xe000ed00
 800a794:	410fc271 	.word	0x410fc271
 800a798:	410fc270 	.word	0x410fc270
 800a79c:	e000e400 	.word	0xe000e400
 800a7a0:	20002fd0 	.word	0x20002fd0
 800a7a4:	20002fd4 	.word	0x20002fd4
 800a7a8:	e000ed20 	.word	0xe000ed20
 800a7ac:	20000030 	.word	0x20000030
 800a7b0:	e000ef34 	.word	0xe000ef34

0800a7b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
	__asm volatile
 800a7ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7be:	f383 8811 	msr	BASEPRI, r3
 800a7c2:	f3bf 8f6f 	isb	sy
 800a7c6:	f3bf 8f4f 	dsb	sy
 800a7ca:	607b      	str	r3, [r7, #4]
}
 800a7cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a7ce:	4b0f      	ldr	r3, [pc, #60]	; (800a80c <vPortEnterCritical+0x58>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	4a0d      	ldr	r2, [pc, #52]	; (800a80c <vPortEnterCritical+0x58>)
 800a7d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a7d8:	4b0c      	ldr	r3, [pc, #48]	; (800a80c <vPortEnterCritical+0x58>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	d10f      	bne.n	800a800 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a7e0:	4b0b      	ldr	r3, [pc, #44]	; (800a810 <vPortEnterCritical+0x5c>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	b2db      	uxtb	r3, r3
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d00a      	beq.n	800a800 <vPortEnterCritical+0x4c>
	__asm volatile
 800a7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ee:	f383 8811 	msr	BASEPRI, r3
 800a7f2:	f3bf 8f6f 	isb	sy
 800a7f6:	f3bf 8f4f 	dsb	sy
 800a7fa:	603b      	str	r3, [r7, #0]
}
 800a7fc:	bf00      	nop
 800a7fe:	e7fe      	b.n	800a7fe <vPortEnterCritical+0x4a>
	}
}
 800a800:	bf00      	nop
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr
 800a80c:	20000030 	.word	0x20000030
 800a810:	e000ed04 	.word	0xe000ed04

0800a814 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a814:	b480      	push	{r7}
 800a816:	b083      	sub	sp, #12
 800a818:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a81a:	4b12      	ldr	r3, [pc, #72]	; (800a864 <vPortExitCritical+0x50>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10a      	bne.n	800a838 <vPortExitCritical+0x24>
	__asm volatile
 800a822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a826:	f383 8811 	msr	BASEPRI, r3
 800a82a:	f3bf 8f6f 	isb	sy
 800a82e:	f3bf 8f4f 	dsb	sy
 800a832:	607b      	str	r3, [r7, #4]
}
 800a834:	bf00      	nop
 800a836:	e7fe      	b.n	800a836 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a838:	4b0a      	ldr	r3, [pc, #40]	; (800a864 <vPortExitCritical+0x50>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	3b01      	subs	r3, #1
 800a83e:	4a09      	ldr	r2, [pc, #36]	; (800a864 <vPortExitCritical+0x50>)
 800a840:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a842:	4b08      	ldr	r3, [pc, #32]	; (800a864 <vPortExitCritical+0x50>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d105      	bne.n	800a856 <vPortExitCritical+0x42>
 800a84a:	2300      	movs	r3, #0
 800a84c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	f383 8811 	msr	BASEPRI, r3
}
 800a854:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a856:	bf00      	nop
 800a858:	370c      	adds	r7, #12
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr
 800a862:	bf00      	nop
 800a864:	20000030 	.word	0x20000030
	...

0800a870 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a870:	f3ef 8009 	mrs	r0, PSP
 800a874:	f3bf 8f6f 	isb	sy
 800a878:	4b15      	ldr	r3, [pc, #84]	; (800a8d0 <pxCurrentTCBConst>)
 800a87a:	681a      	ldr	r2, [r3, #0]
 800a87c:	f01e 0f10 	tst.w	lr, #16
 800a880:	bf08      	it	eq
 800a882:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a886:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a88a:	6010      	str	r0, [r2, #0]
 800a88c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a890:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a894:	f380 8811 	msr	BASEPRI, r0
 800a898:	f3bf 8f4f 	dsb	sy
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f7fe fea0 	bl	80095e4 <vTaskSwitchContext>
 800a8a4:	f04f 0000 	mov.w	r0, #0
 800a8a8:	f380 8811 	msr	BASEPRI, r0
 800a8ac:	bc09      	pop	{r0, r3}
 800a8ae:	6819      	ldr	r1, [r3, #0]
 800a8b0:	6808      	ldr	r0, [r1, #0]
 800a8b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b6:	f01e 0f10 	tst.w	lr, #16
 800a8ba:	bf08      	it	eq
 800a8bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a8c0:	f380 8809 	msr	PSP, r0
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	4770      	bx	lr
 800a8ca:	bf00      	nop
 800a8cc:	f3af 8000 	nop.w

0800a8d0 <pxCurrentTCBConst>:
 800a8d0:	2000299c 	.word	0x2000299c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a8d4:	bf00      	nop
 800a8d6:	bf00      	nop

0800a8d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b082      	sub	sp, #8
 800a8dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a8de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e2:	f383 8811 	msr	BASEPRI, r3
 800a8e6:	f3bf 8f6f 	isb	sy
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	607b      	str	r3, [r7, #4]
}
 800a8f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a8f2:	f7fe fdbd 	bl	8009470 <xTaskIncrementTick>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d003      	beq.n	800a904 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a8fc:	4b06      	ldr	r3, [pc, #24]	; (800a918 <xPortSysTickHandler+0x40>)
 800a8fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a902:	601a      	str	r2, [r3, #0]
 800a904:	2300      	movs	r3, #0
 800a906:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	f383 8811 	msr	BASEPRI, r3
}
 800a90e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a910:	bf00      	nop
 800a912:	3708      	adds	r7, #8
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}
 800a918:	e000ed04 	.word	0xe000ed04

0800a91c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a91c:	b480      	push	{r7}
 800a91e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a920:	4b0b      	ldr	r3, [pc, #44]	; (800a950 <vPortSetupTimerInterrupt+0x34>)
 800a922:	2200      	movs	r2, #0
 800a924:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a926:	4b0b      	ldr	r3, [pc, #44]	; (800a954 <vPortSetupTimerInterrupt+0x38>)
 800a928:	2200      	movs	r2, #0
 800a92a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a92c:	4b0a      	ldr	r3, [pc, #40]	; (800a958 <vPortSetupTimerInterrupt+0x3c>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4a0a      	ldr	r2, [pc, #40]	; (800a95c <vPortSetupTimerInterrupt+0x40>)
 800a932:	fba2 2303 	umull	r2, r3, r2, r3
 800a936:	099b      	lsrs	r3, r3, #6
 800a938:	4a09      	ldr	r2, [pc, #36]	; (800a960 <vPortSetupTimerInterrupt+0x44>)
 800a93a:	3b01      	subs	r3, #1
 800a93c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a93e:	4b04      	ldr	r3, [pc, #16]	; (800a950 <vPortSetupTimerInterrupt+0x34>)
 800a940:	2207      	movs	r2, #7
 800a942:	601a      	str	r2, [r3, #0]
}
 800a944:	bf00      	nop
 800a946:	46bd      	mov	sp, r7
 800a948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94c:	4770      	bx	lr
 800a94e:	bf00      	nop
 800a950:	e000e010 	.word	0xe000e010
 800a954:	e000e018 	.word	0xe000e018
 800a958:	2000001c 	.word	0x2000001c
 800a95c:	10624dd3 	.word	0x10624dd3
 800a960:	e000e014 	.word	0xe000e014

0800a964 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a964:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a974 <vPortEnableVFP+0x10>
 800a968:	6801      	ldr	r1, [r0, #0]
 800a96a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a96e:	6001      	str	r1, [r0, #0]
 800a970:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a972:	bf00      	nop
 800a974:	e000ed88 	.word	0xe000ed88

0800a978 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a97e:	f3ef 8305 	mrs	r3, IPSR
 800a982:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	2b0f      	cmp	r3, #15
 800a988:	d914      	bls.n	800a9b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a98a:	4a17      	ldr	r2, [pc, #92]	; (800a9e8 <vPortValidateInterruptPriority+0x70>)
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	4413      	add	r3, r2
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a994:	4b15      	ldr	r3, [pc, #84]	; (800a9ec <vPortValidateInterruptPriority+0x74>)
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	7afa      	ldrb	r2, [r7, #11]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d20a      	bcs.n	800a9b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a2:	f383 8811 	msr	BASEPRI, r3
 800a9a6:	f3bf 8f6f 	isb	sy
 800a9aa:	f3bf 8f4f 	dsb	sy
 800a9ae:	607b      	str	r3, [r7, #4]
}
 800a9b0:	bf00      	nop
 800a9b2:	e7fe      	b.n	800a9b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a9b4:	4b0e      	ldr	r3, [pc, #56]	; (800a9f0 <vPortValidateInterruptPriority+0x78>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a9bc:	4b0d      	ldr	r3, [pc, #52]	; (800a9f4 <vPortValidateInterruptPriority+0x7c>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d90a      	bls.n	800a9da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c8:	f383 8811 	msr	BASEPRI, r3
 800a9cc:	f3bf 8f6f 	isb	sy
 800a9d0:	f3bf 8f4f 	dsb	sy
 800a9d4:	603b      	str	r3, [r7, #0]
}
 800a9d6:	bf00      	nop
 800a9d8:	e7fe      	b.n	800a9d8 <vPortValidateInterruptPriority+0x60>
	}
 800a9da:	bf00      	nop
 800a9dc:	3714      	adds	r7, #20
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr
 800a9e6:	bf00      	nop
 800a9e8:	e000e3f0 	.word	0xe000e3f0
 800a9ec:	20002fd0 	.word	0x20002fd0
 800a9f0:	e000ed0c 	.word	0xe000ed0c
 800a9f4:	20002fd4 	.word	0x20002fd4

0800a9f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b08a      	sub	sp, #40	; 0x28
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa00:	2300      	movs	r3, #0
 800aa02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aa04:	f7fe fc78 	bl	80092f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aa08:	4b5b      	ldr	r3, [pc, #364]	; (800ab78 <pvPortMalloc+0x180>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d101      	bne.n	800aa14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aa10:	f000 f920 	bl	800ac54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa14:	4b59      	ldr	r3, [pc, #356]	; (800ab7c <pvPortMalloc+0x184>)
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	4013      	ands	r3, r2
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	f040 8093 	bne.w	800ab48 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d01d      	beq.n	800aa64 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800aa28:	2208      	movs	r2, #8
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	4413      	add	r3, r2
 800aa2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f003 0307 	and.w	r3, r3, #7
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d014      	beq.n	800aa64 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f023 0307 	bic.w	r3, r3, #7
 800aa40:	3308      	adds	r3, #8
 800aa42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f003 0307 	and.w	r3, r3, #7
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d00a      	beq.n	800aa64 <pvPortMalloc+0x6c>
	__asm volatile
 800aa4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa52:	f383 8811 	msr	BASEPRI, r3
 800aa56:	f3bf 8f6f 	isb	sy
 800aa5a:	f3bf 8f4f 	dsb	sy
 800aa5e:	617b      	str	r3, [r7, #20]
}
 800aa60:	bf00      	nop
 800aa62:	e7fe      	b.n	800aa62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d06e      	beq.n	800ab48 <pvPortMalloc+0x150>
 800aa6a:	4b45      	ldr	r3, [pc, #276]	; (800ab80 <pvPortMalloc+0x188>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	687a      	ldr	r2, [r7, #4]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d869      	bhi.n	800ab48 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aa74:	4b43      	ldr	r3, [pc, #268]	; (800ab84 <pvPortMalloc+0x18c>)
 800aa76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aa78:	4b42      	ldr	r3, [pc, #264]	; (800ab84 <pvPortMalloc+0x18c>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa7e:	e004      	b.n	800aa8a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800aa80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aa84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa8c:	685b      	ldr	r3, [r3, #4]
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d903      	bls.n	800aa9c <pvPortMalloc+0xa4>
 800aa94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1f1      	bne.n	800aa80 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aa9c:	4b36      	ldr	r3, [pc, #216]	; (800ab78 <pvPortMalloc+0x180>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d050      	beq.n	800ab48 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	2208      	movs	r2, #8
 800aaac:	4413      	add	r3, r2
 800aaae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	6a3b      	ldr	r3, [r7, #32]
 800aab6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaba:	685a      	ldr	r2, [r3, #4]
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	1ad2      	subs	r2, r2, r3
 800aac0:	2308      	movs	r3, #8
 800aac2:	005b      	lsls	r3, r3, #1
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d91f      	bls.n	800ab08 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	4413      	add	r3, r2
 800aace:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aad0:	69bb      	ldr	r3, [r7, #24]
 800aad2:	f003 0307 	and.w	r3, r3, #7
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00a      	beq.n	800aaf0 <pvPortMalloc+0xf8>
	__asm volatile
 800aada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aade:	f383 8811 	msr	BASEPRI, r3
 800aae2:	f3bf 8f6f 	isb	sy
 800aae6:	f3bf 8f4f 	dsb	sy
 800aaea:	613b      	str	r3, [r7, #16]
}
 800aaec:	bf00      	nop
 800aaee:	e7fe      	b.n	800aaee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aaf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf2:	685a      	ldr	r2, [r3, #4]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	1ad2      	subs	r2, r2, r3
 800aaf8:	69bb      	ldr	r3, [r7, #24]
 800aafa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aafe:	687a      	ldr	r2, [r7, #4]
 800ab00:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ab02:	69b8      	ldr	r0, [r7, #24]
 800ab04:	f000 f908 	bl	800ad18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ab08:	4b1d      	ldr	r3, [pc, #116]	; (800ab80 <pvPortMalloc+0x188>)
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	1ad3      	subs	r3, r2, r3
 800ab12:	4a1b      	ldr	r2, [pc, #108]	; (800ab80 <pvPortMalloc+0x188>)
 800ab14:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab16:	4b1a      	ldr	r3, [pc, #104]	; (800ab80 <pvPortMalloc+0x188>)
 800ab18:	681a      	ldr	r2, [r3, #0]
 800ab1a:	4b1b      	ldr	r3, [pc, #108]	; (800ab88 <pvPortMalloc+0x190>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	429a      	cmp	r2, r3
 800ab20:	d203      	bcs.n	800ab2a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab22:	4b17      	ldr	r3, [pc, #92]	; (800ab80 <pvPortMalloc+0x188>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4a18      	ldr	r2, [pc, #96]	; (800ab88 <pvPortMalloc+0x190>)
 800ab28:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab2c:	685a      	ldr	r2, [r3, #4]
 800ab2e:	4b13      	ldr	r3, [pc, #76]	; (800ab7c <pvPortMalloc+0x184>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	431a      	orrs	r2, r3
 800ab34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab36:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ab38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ab3e:	4b13      	ldr	r3, [pc, #76]	; (800ab8c <pvPortMalloc+0x194>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	3301      	adds	r3, #1
 800ab44:	4a11      	ldr	r2, [pc, #68]	; (800ab8c <pvPortMalloc+0x194>)
 800ab46:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ab48:	f7fe fbe4 	bl	8009314 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab4c:	69fb      	ldr	r3, [r7, #28]
 800ab4e:	f003 0307 	and.w	r3, r3, #7
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d00a      	beq.n	800ab6c <pvPortMalloc+0x174>
	__asm volatile
 800ab56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5a:	f383 8811 	msr	BASEPRI, r3
 800ab5e:	f3bf 8f6f 	isb	sy
 800ab62:	f3bf 8f4f 	dsb	sy
 800ab66:	60fb      	str	r3, [r7, #12]
}
 800ab68:	bf00      	nop
 800ab6a:	e7fe      	b.n	800ab6a <pvPortMalloc+0x172>
	return pvReturn;
 800ab6c:	69fb      	ldr	r3, [r7, #28]
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3728      	adds	r7, #40	; 0x28
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
 800ab76:	bf00      	nop
 800ab78:	20003b98 	.word	0x20003b98
 800ab7c:	20003bac 	.word	0x20003bac
 800ab80:	20003b9c 	.word	0x20003b9c
 800ab84:	20003b90 	.word	0x20003b90
 800ab88:	20003ba0 	.word	0x20003ba0
 800ab8c:	20003ba4 	.word	0x20003ba4

0800ab90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d04d      	beq.n	800ac3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aba2:	2308      	movs	r3, #8
 800aba4:	425b      	negs	r3, r3
 800aba6:	697a      	ldr	r2, [r7, #20]
 800aba8:	4413      	add	r3, r2
 800abaa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800abb0:	693b      	ldr	r3, [r7, #16]
 800abb2:	685a      	ldr	r2, [r3, #4]
 800abb4:	4b24      	ldr	r3, [pc, #144]	; (800ac48 <vPortFree+0xb8>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	4013      	ands	r3, r2
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d10a      	bne.n	800abd4 <vPortFree+0x44>
	__asm volatile
 800abbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc2:	f383 8811 	msr	BASEPRI, r3
 800abc6:	f3bf 8f6f 	isb	sy
 800abca:	f3bf 8f4f 	dsb	sy
 800abce:	60fb      	str	r3, [r7, #12]
}
 800abd0:	bf00      	nop
 800abd2:	e7fe      	b.n	800abd2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d00a      	beq.n	800abf2 <vPortFree+0x62>
	__asm volatile
 800abdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe0:	f383 8811 	msr	BASEPRI, r3
 800abe4:	f3bf 8f6f 	isb	sy
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	60bb      	str	r3, [r7, #8]
}
 800abee:	bf00      	nop
 800abf0:	e7fe      	b.n	800abf0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	685a      	ldr	r2, [r3, #4]
 800abf6:	4b14      	ldr	r3, [pc, #80]	; (800ac48 <vPortFree+0xb8>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4013      	ands	r3, r2
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d01e      	beq.n	800ac3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d11a      	bne.n	800ac3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	685a      	ldr	r2, [r3, #4]
 800ac0c:	4b0e      	ldr	r3, [pc, #56]	; (800ac48 <vPortFree+0xb8>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	43db      	mvns	r3, r3
 800ac12:	401a      	ands	r2, r3
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ac18:	f7fe fb6e 	bl	80092f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	685a      	ldr	r2, [r3, #4]
 800ac20:	4b0a      	ldr	r3, [pc, #40]	; (800ac4c <vPortFree+0xbc>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4413      	add	r3, r2
 800ac26:	4a09      	ldr	r2, [pc, #36]	; (800ac4c <vPortFree+0xbc>)
 800ac28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ac2a:	6938      	ldr	r0, [r7, #16]
 800ac2c:	f000 f874 	bl	800ad18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ac30:	4b07      	ldr	r3, [pc, #28]	; (800ac50 <vPortFree+0xc0>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	3301      	adds	r3, #1
 800ac36:	4a06      	ldr	r2, [pc, #24]	; (800ac50 <vPortFree+0xc0>)
 800ac38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ac3a:	f7fe fb6b 	bl	8009314 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac3e:	bf00      	nop
 800ac40:	3718      	adds	r7, #24
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
 800ac46:	bf00      	nop
 800ac48:	20003bac 	.word	0x20003bac
 800ac4c:	20003b9c 	.word	0x20003b9c
 800ac50:	20003ba8 	.word	0x20003ba8

0800ac54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ac54:	b480      	push	{r7}
 800ac56:	b085      	sub	sp, #20
 800ac58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ac5a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800ac5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ac60:	4b27      	ldr	r3, [pc, #156]	; (800ad00 <prvHeapInit+0xac>)
 800ac62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	f003 0307 	and.w	r3, r3, #7
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d00c      	beq.n	800ac88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	3307      	adds	r3, #7
 800ac72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f023 0307 	bic.w	r3, r3, #7
 800ac7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ac7c:	68ba      	ldr	r2, [r7, #8]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	1ad3      	subs	r3, r2, r3
 800ac82:	4a1f      	ldr	r2, [pc, #124]	; (800ad00 <prvHeapInit+0xac>)
 800ac84:	4413      	add	r3, r2
 800ac86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ac8c:	4a1d      	ldr	r2, [pc, #116]	; (800ad04 <prvHeapInit+0xb0>)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ac92:	4b1c      	ldr	r3, [pc, #112]	; (800ad04 <prvHeapInit+0xb0>)
 800ac94:	2200      	movs	r2, #0
 800ac96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	68ba      	ldr	r2, [r7, #8]
 800ac9c:	4413      	add	r3, r2
 800ac9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aca0:	2208      	movs	r2, #8
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	1a9b      	subs	r3, r3, r2
 800aca6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	f023 0307 	bic.w	r3, r3, #7
 800acae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	4a15      	ldr	r2, [pc, #84]	; (800ad08 <prvHeapInit+0xb4>)
 800acb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800acb6:	4b14      	ldr	r3, [pc, #80]	; (800ad08 <prvHeapInit+0xb4>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2200      	movs	r2, #0
 800acbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800acbe:	4b12      	ldr	r3, [pc, #72]	; (800ad08 <prvHeapInit+0xb4>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	2200      	movs	r2, #0
 800acc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	1ad2      	subs	r2, r2, r3
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800acd4:	4b0c      	ldr	r3, [pc, #48]	; (800ad08 <prvHeapInit+0xb4>)
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	4a0a      	ldr	r2, [pc, #40]	; (800ad0c <prvHeapInit+0xb8>)
 800ace2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	4a09      	ldr	r2, [pc, #36]	; (800ad10 <prvHeapInit+0xbc>)
 800acea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800acec:	4b09      	ldr	r3, [pc, #36]	; (800ad14 <prvHeapInit+0xc0>)
 800acee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800acf2:	601a      	str	r2, [r3, #0]
}
 800acf4:	bf00      	nop
 800acf6:	3714      	adds	r7, #20
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr
 800ad00:	20002fd8 	.word	0x20002fd8
 800ad04:	20003b90 	.word	0x20003b90
 800ad08:	20003b98 	.word	0x20003b98
 800ad0c:	20003ba0 	.word	0x20003ba0
 800ad10:	20003b9c 	.word	0x20003b9c
 800ad14:	20003bac 	.word	0x20003bac

0800ad18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b085      	sub	sp, #20
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad20:	4b28      	ldr	r3, [pc, #160]	; (800adc4 <prvInsertBlockIntoFreeList+0xac>)
 800ad22:	60fb      	str	r3, [r7, #12]
 800ad24:	e002      	b.n	800ad2c <prvInsertBlockIntoFreeList+0x14>
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	60fb      	str	r3, [r7, #12]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	687a      	ldr	r2, [r7, #4]
 800ad32:	429a      	cmp	r2, r3
 800ad34:	d8f7      	bhi.n	800ad26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	68ba      	ldr	r2, [r7, #8]
 800ad40:	4413      	add	r3, r2
 800ad42:	687a      	ldr	r2, [r7, #4]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d108      	bne.n	800ad5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	685a      	ldr	r2, [r3, #4]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	685b      	ldr	r3, [r3, #4]
 800ad50:	441a      	add	r2, r3
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	68ba      	ldr	r2, [r7, #8]
 800ad64:	441a      	add	r2, r3
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d118      	bne.n	800ada0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681a      	ldr	r2, [r3, #0]
 800ad72:	4b15      	ldr	r3, [pc, #84]	; (800adc8 <prvInsertBlockIntoFreeList+0xb0>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	429a      	cmp	r2, r3
 800ad78:	d00d      	beq.n	800ad96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	685a      	ldr	r2, [r3, #4]
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	441a      	add	r2, r3
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	681a      	ldr	r2, [r3, #0]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	601a      	str	r2, [r3, #0]
 800ad94:	e008      	b.n	800ada8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ad96:	4b0c      	ldr	r3, [pc, #48]	; (800adc8 <prvInsertBlockIntoFreeList+0xb0>)
 800ad98:	681a      	ldr	r2, [r3, #0]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	601a      	str	r2, [r3, #0]
 800ad9e:	e003      	b.n	800ada8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681a      	ldr	r2, [r3, #0]
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	429a      	cmp	r2, r3
 800adae:	d002      	beq.n	800adb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800adb6:	bf00      	nop
 800adb8:	3714      	adds	r7, #20
 800adba:	46bd      	mov	sp, r7
 800adbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc0:	4770      	bx	lr
 800adc2:	bf00      	nop
 800adc4:	20003b90 	.word	0x20003b90
 800adc8:	20003b98 	.word	0x20003b98

0800adcc <_vsniprintf_r>:
 800adcc:	b530      	push	{r4, r5, lr}
 800adce:	4614      	mov	r4, r2
 800add0:	2c00      	cmp	r4, #0
 800add2:	b09b      	sub	sp, #108	; 0x6c
 800add4:	4605      	mov	r5, r0
 800add6:	461a      	mov	r2, r3
 800add8:	da05      	bge.n	800ade6 <_vsniprintf_r+0x1a>
 800adda:	238b      	movs	r3, #139	; 0x8b
 800addc:	6003      	str	r3, [r0, #0]
 800adde:	f04f 30ff 	mov.w	r0, #4294967295
 800ade2:	b01b      	add	sp, #108	; 0x6c
 800ade4:	bd30      	pop	{r4, r5, pc}
 800ade6:	f44f 7302 	mov.w	r3, #520	; 0x208
 800adea:	f8ad 300c 	strh.w	r3, [sp, #12]
 800adee:	bf14      	ite	ne
 800adf0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800adf4:	4623      	moveq	r3, r4
 800adf6:	9302      	str	r3, [sp, #8]
 800adf8:	9305      	str	r3, [sp, #20]
 800adfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800adfe:	9100      	str	r1, [sp, #0]
 800ae00:	9104      	str	r1, [sp, #16]
 800ae02:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ae06:	4669      	mov	r1, sp
 800ae08:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ae0a:	f000 fa03 	bl	800b214 <_svfiprintf_r>
 800ae0e:	1c43      	adds	r3, r0, #1
 800ae10:	bfbc      	itt	lt
 800ae12:	238b      	movlt	r3, #139	; 0x8b
 800ae14:	602b      	strlt	r3, [r5, #0]
 800ae16:	2c00      	cmp	r4, #0
 800ae18:	d0e3      	beq.n	800ade2 <_vsniprintf_r+0x16>
 800ae1a:	9b00      	ldr	r3, [sp, #0]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	701a      	strb	r2, [r3, #0]
 800ae20:	e7df      	b.n	800ade2 <_vsniprintf_r+0x16>
	...

0800ae24 <vsniprintf>:
 800ae24:	b507      	push	{r0, r1, r2, lr}
 800ae26:	9300      	str	r3, [sp, #0]
 800ae28:	4613      	mov	r3, r2
 800ae2a:	460a      	mov	r2, r1
 800ae2c:	4601      	mov	r1, r0
 800ae2e:	4803      	ldr	r0, [pc, #12]	; (800ae3c <vsniprintf+0x18>)
 800ae30:	6800      	ldr	r0, [r0, #0]
 800ae32:	f7ff ffcb 	bl	800adcc <_vsniprintf_r>
 800ae36:	b003      	add	sp, #12
 800ae38:	f85d fb04 	ldr.w	pc, [sp], #4
 800ae3c:	20000080 	.word	0x20000080

0800ae40 <memset>:
 800ae40:	4402      	add	r2, r0
 800ae42:	4603      	mov	r3, r0
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d100      	bne.n	800ae4a <memset+0xa>
 800ae48:	4770      	bx	lr
 800ae4a:	f803 1b01 	strb.w	r1, [r3], #1
 800ae4e:	e7f9      	b.n	800ae44 <memset+0x4>

0800ae50 <_reclaim_reent>:
 800ae50:	4b29      	ldr	r3, [pc, #164]	; (800aef8 <_reclaim_reent+0xa8>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4283      	cmp	r3, r0
 800ae56:	b570      	push	{r4, r5, r6, lr}
 800ae58:	4604      	mov	r4, r0
 800ae5a:	d04b      	beq.n	800aef4 <_reclaim_reent+0xa4>
 800ae5c:	69c3      	ldr	r3, [r0, #28]
 800ae5e:	b143      	cbz	r3, 800ae72 <_reclaim_reent+0x22>
 800ae60:	68db      	ldr	r3, [r3, #12]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d144      	bne.n	800aef0 <_reclaim_reent+0xa0>
 800ae66:	69e3      	ldr	r3, [r4, #28]
 800ae68:	6819      	ldr	r1, [r3, #0]
 800ae6a:	b111      	cbz	r1, 800ae72 <_reclaim_reent+0x22>
 800ae6c:	4620      	mov	r0, r4
 800ae6e:	f000 f87f 	bl	800af70 <_free_r>
 800ae72:	6961      	ldr	r1, [r4, #20]
 800ae74:	b111      	cbz	r1, 800ae7c <_reclaim_reent+0x2c>
 800ae76:	4620      	mov	r0, r4
 800ae78:	f000 f87a 	bl	800af70 <_free_r>
 800ae7c:	69e1      	ldr	r1, [r4, #28]
 800ae7e:	b111      	cbz	r1, 800ae86 <_reclaim_reent+0x36>
 800ae80:	4620      	mov	r0, r4
 800ae82:	f000 f875 	bl	800af70 <_free_r>
 800ae86:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ae88:	b111      	cbz	r1, 800ae90 <_reclaim_reent+0x40>
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 f870 	bl	800af70 <_free_r>
 800ae90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae92:	b111      	cbz	r1, 800ae9a <_reclaim_reent+0x4a>
 800ae94:	4620      	mov	r0, r4
 800ae96:	f000 f86b 	bl	800af70 <_free_r>
 800ae9a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ae9c:	b111      	cbz	r1, 800aea4 <_reclaim_reent+0x54>
 800ae9e:	4620      	mov	r0, r4
 800aea0:	f000 f866 	bl	800af70 <_free_r>
 800aea4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800aea6:	b111      	cbz	r1, 800aeae <_reclaim_reent+0x5e>
 800aea8:	4620      	mov	r0, r4
 800aeaa:	f000 f861 	bl	800af70 <_free_r>
 800aeae:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800aeb0:	b111      	cbz	r1, 800aeb8 <_reclaim_reent+0x68>
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	f000 f85c 	bl	800af70 <_free_r>
 800aeb8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800aeba:	b111      	cbz	r1, 800aec2 <_reclaim_reent+0x72>
 800aebc:	4620      	mov	r0, r4
 800aebe:	f000 f857 	bl	800af70 <_free_r>
 800aec2:	6a23      	ldr	r3, [r4, #32]
 800aec4:	b1b3      	cbz	r3, 800aef4 <_reclaim_reent+0xa4>
 800aec6:	4620      	mov	r0, r4
 800aec8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aecc:	4718      	bx	r3
 800aece:	5949      	ldr	r1, [r1, r5]
 800aed0:	b941      	cbnz	r1, 800aee4 <_reclaim_reent+0x94>
 800aed2:	3504      	adds	r5, #4
 800aed4:	69e3      	ldr	r3, [r4, #28]
 800aed6:	2d80      	cmp	r5, #128	; 0x80
 800aed8:	68d9      	ldr	r1, [r3, #12]
 800aeda:	d1f8      	bne.n	800aece <_reclaim_reent+0x7e>
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 f847 	bl	800af70 <_free_r>
 800aee2:	e7c0      	b.n	800ae66 <_reclaim_reent+0x16>
 800aee4:	680e      	ldr	r6, [r1, #0]
 800aee6:	4620      	mov	r0, r4
 800aee8:	f000 f842 	bl	800af70 <_free_r>
 800aeec:	4631      	mov	r1, r6
 800aeee:	e7ef      	b.n	800aed0 <_reclaim_reent+0x80>
 800aef0:	2500      	movs	r5, #0
 800aef2:	e7ef      	b.n	800aed4 <_reclaim_reent+0x84>
 800aef4:	bd70      	pop	{r4, r5, r6, pc}
 800aef6:	bf00      	nop
 800aef8:	20000080 	.word	0x20000080

0800aefc <__errno>:
 800aefc:	4b01      	ldr	r3, [pc, #4]	; (800af04 <__errno+0x8>)
 800aefe:	6818      	ldr	r0, [r3, #0]
 800af00:	4770      	bx	lr
 800af02:	bf00      	nop
 800af04:	20000080 	.word	0x20000080

0800af08 <__libc_init_array>:
 800af08:	b570      	push	{r4, r5, r6, lr}
 800af0a:	4d0d      	ldr	r5, [pc, #52]	; (800af40 <__libc_init_array+0x38>)
 800af0c:	4c0d      	ldr	r4, [pc, #52]	; (800af44 <__libc_init_array+0x3c>)
 800af0e:	1b64      	subs	r4, r4, r5
 800af10:	10a4      	asrs	r4, r4, #2
 800af12:	2600      	movs	r6, #0
 800af14:	42a6      	cmp	r6, r4
 800af16:	d109      	bne.n	800af2c <__libc_init_array+0x24>
 800af18:	4d0b      	ldr	r5, [pc, #44]	; (800af48 <__libc_init_array+0x40>)
 800af1a:	4c0c      	ldr	r4, [pc, #48]	; (800af4c <__libc_init_array+0x44>)
 800af1c:	f000 fcb2 	bl	800b884 <_init>
 800af20:	1b64      	subs	r4, r4, r5
 800af22:	10a4      	asrs	r4, r4, #2
 800af24:	2600      	movs	r6, #0
 800af26:	42a6      	cmp	r6, r4
 800af28:	d105      	bne.n	800af36 <__libc_init_array+0x2e>
 800af2a:	bd70      	pop	{r4, r5, r6, pc}
 800af2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800af30:	4798      	blx	r3
 800af32:	3601      	adds	r6, #1
 800af34:	e7ee      	b.n	800af14 <__libc_init_array+0xc>
 800af36:	f855 3b04 	ldr.w	r3, [r5], #4
 800af3a:	4798      	blx	r3
 800af3c:	3601      	adds	r6, #1
 800af3e:	e7f2      	b.n	800af26 <__libc_init_array+0x1e>
 800af40:	0800bb88 	.word	0x0800bb88
 800af44:	0800bb88 	.word	0x0800bb88
 800af48:	0800bb88 	.word	0x0800bb88
 800af4c:	0800bb8c 	.word	0x0800bb8c

0800af50 <__retarget_lock_acquire_recursive>:
 800af50:	4770      	bx	lr

0800af52 <__retarget_lock_release_recursive>:
 800af52:	4770      	bx	lr

0800af54 <memcpy>:
 800af54:	440a      	add	r2, r1
 800af56:	4291      	cmp	r1, r2
 800af58:	f100 33ff 	add.w	r3, r0, #4294967295
 800af5c:	d100      	bne.n	800af60 <memcpy+0xc>
 800af5e:	4770      	bx	lr
 800af60:	b510      	push	{r4, lr}
 800af62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af66:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af6a:	4291      	cmp	r1, r2
 800af6c:	d1f9      	bne.n	800af62 <memcpy+0xe>
 800af6e:	bd10      	pop	{r4, pc}

0800af70 <_free_r>:
 800af70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af72:	2900      	cmp	r1, #0
 800af74:	d044      	beq.n	800b000 <_free_r+0x90>
 800af76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af7a:	9001      	str	r0, [sp, #4]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	f1a1 0404 	sub.w	r4, r1, #4
 800af82:	bfb8      	it	lt
 800af84:	18e4      	addlt	r4, r4, r3
 800af86:	f000 f8df 	bl	800b148 <__malloc_lock>
 800af8a:	4a1e      	ldr	r2, [pc, #120]	; (800b004 <_free_r+0x94>)
 800af8c:	9801      	ldr	r0, [sp, #4]
 800af8e:	6813      	ldr	r3, [r2, #0]
 800af90:	b933      	cbnz	r3, 800afa0 <_free_r+0x30>
 800af92:	6063      	str	r3, [r4, #4]
 800af94:	6014      	str	r4, [r2, #0]
 800af96:	b003      	add	sp, #12
 800af98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af9c:	f000 b8da 	b.w	800b154 <__malloc_unlock>
 800afa0:	42a3      	cmp	r3, r4
 800afa2:	d908      	bls.n	800afb6 <_free_r+0x46>
 800afa4:	6825      	ldr	r5, [r4, #0]
 800afa6:	1961      	adds	r1, r4, r5
 800afa8:	428b      	cmp	r3, r1
 800afaa:	bf01      	itttt	eq
 800afac:	6819      	ldreq	r1, [r3, #0]
 800afae:	685b      	ldreq	r3, [r3, #4]
 800afb0:	1949      	addeq	r1, r1, r5
 800afb2:	6021      	streq	r1, [r4, #0]
 800afb4:	e7ed      	b.n	800af92 <_free_r+0x22>
 800afb6:	461a      	mov	r2, r3
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	b10b      	cbz	r3, 800afc0 <_free_r+0x50>
 800afbc:	42a3      	cmp	r3, r4
 800afbe:	d9fa      	bls.n	800afb6 <_free_r+0x46>
 800afc0:	6811      	ldr	r1, [r2, #0]
 800afc2:	1855      	adds	r5, r2, r1
 800afc4:	42a5      	cmp	r5, r4
 800afc6:	d10b      	bne.n	800afe0 <_free_r+0x70>
 800afc8:	6824      	ldr	r4, [r4, #0]
 800afca:	4421      	add	r1, r4
 800afcc:	1854      	adds	r4, r2, r1
 800afce:	42a3      	cmp	r3, r4
 800afd0:	6011      	str	r1, [r2, #0]
 800afd2:	d1e0      	bne.n	800af96 <_free_r+0x26>
 800afd4:	681c      	ldr	r4, [r3, #0]
 800afd6:	685b      	ldr	r3, [r3, #4]
 800afd8:	6053      	str	r3, [r2, #4]
 800afda:	440c      	add	r4, r1
 800afdc:	6014      	str	r4, [r2, #0]
 800afde:	e7da      	b.n	800af96 <_free_r+0x26>
 800afe0:	d902      	bls.n	800afe8 <_free_r+0x78>
 800afe2:	230c      	movs	r3, #12
 800afe4:	6003      	str	r3, [r0, #0]
 800afe6:	e7d6      	b.n	800af96 <_free_r+0x26>
 800afe8:	6825      	ldr	r5, [r4, #0]
 800afea:	1961      	adds	r1, r4, r5
 800afec:	428b      	cmp	r3, r1
 800afee:	bf04      	itt	eq
 800aff0:	6819      	ldreq	r1, [r3, #0]
 800aff2:	685b      	ldreq	r3, [r3, #4]
 800aff4:	6063      	str	r3, [r4, #4]
 800aff6:	bf04      	itt	eq
 800aff8:	1949      	addeq	r1, r1, r5
 800affa:	6021      	streq	r1, [r4, #0]
 800affc:	6054      	str	r4, [r2, #4]
 800affe:	e7ca      	b.n	800af96 <_free_r+0x26>
 800b000:	b003      	add	sp, #12
 800b002:	bd30      	pop	{r4, r5, pc}
 800b004:	20003cf0 	.word	0x20003cf0

0800b008 <sbrk_aligned>:
 800b008:	b570      	push	{r4, r5, r6, lr}
 800b00a:	4e0e      	ldr	r6, [pc, #56]	; (800b044 <sbrk_aligned+0x3c>)
 800b00c:	460c      	mov	r4, r1
 800b00e:	6831      	ldr	r1, [r6, #0]
 800b010:	4605      	mov	r5, r0
 800b012:	b911      	cbnz	r1, 800b01a <sbrk_aligned+0x12>
 800b014:	f000 fba6 	bl	800b764 <_sbrk_r>
 800b018:	6030      	str	r0, [r6, #0]
 800b01a:	4621      	mov	r1, r4
 800b01c:	4628      	mov	r0, r5
 800b01e:	f000 fba1 	bl	800b764 <_sbrk_r>
 800b022:	1c43      	adds	r3, r0, #1
 800b024:	d00a      	beq.n	800b03c <sbrk_aligned+0x34>
 800b026:	1cc4      	adds	r4, r0, #3
 800b028:	f024 0403 	bic.w	r4, r4, #3
 800b02c:	42a0      	cmp	r0, r4
 800b02e:	d007      	beq.n	800b040 <sbrk_aligned+0x38>
 800b030:	1a21      	subs	r1, r4, r0
 800b032:	4628      	mov	r0, r5
 800b034:	f000 fb96 	bl	800b764 <_sbrk_r>
 800b038:	3001      	adds	r0, #1
 800b03a:	d101      	bne.n	800b040 <sbrk_aligned+0x38>
 800b03c:	f04f 34ff 	mov.w	r4, #4294967295
 800b040:	4620      	mov	r0, r4
 800b042:	bd70      	pop	{r4, r5, r6, pc}
 800b044:	20003cf4 	.word	0x20003cf4

0800b048 <_malloc_r>:
 800b048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b04c:	1ccd      	adds	r5, r1, #3
 800b04e:	f025 0503 	bic.w	r5, r5, #3
 800b052:	3508      	adds	r5, #8
 800b054:	2d0c      	cmp	r5, #12
 800b056:	bf38      	it	cc
 800b058:	250c      	movcc	r5, #12
 800b05a:	2d00      	cmp	r5, #0
 800b05c:	4607      	mov	r7, r0
 800b05e:	db01      	blt.n	800b064 <_malloc_r+0x1c>
 800b060:	42a9      	cmp	r1, r5
 800b062:	d905      	bls.n	800b070 <_malloc_r+0x28>
 800b064:	230c      	movs	r3, #12
 800b066:	603b      	str	r3, [r7, #0]
 800b068:	2600      	movs	r6, #0
 800b06a:	4630      	mov	r0, r6
 800b06c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b070:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b144 <_malloc_r+0xfc>
 800b074:	f000 f868 	bl	800b148 <__malloc_lock>
 800b078:	f8d8 3000 	ldr.w	r3, [r8]
 800b07c:	461c      	mov	r4, r3
 800b07e:	bb5c      	cbnz	r4, 800b0d8 <_malloc_r+0x90>
 800b080:	4629      	mov	r1, r5
 800b082:	4638      	mov	r0, r7
 800b084:	f7ff ffc0 	bl	800b008 <sbrk_aligned>
 800b088:	1c43      	adds	r3, r0, #1
 800b08a:	4604      	mov	r4, r0
 800b08c:	d155      	bne.n	800b13a <_malloc_r+0xf2>
 800b08e:	f8d8 4000 	ldr.w	r4, [r8]
 800b092:	4626      	mov	r6, r4
 800b094:	2e00      	cmp	r6, #0
 800b096:	d145      	bne.n	800b124 <_malloc_r+0xdc>
 800b098:	2c00      	cmp	r4, #0
 800b09a:	d048      	beq.n	800b12e <_malloc_r+0xe6>
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	4631      	mov	r1, r6
 800b0a0:	4638      	mov	r0, r7
 800b0a2:	eb04 0903 	add.w	r9, r4, r3
 800b0a6:	f000 fb5d 	bl	800b764 <_sbrk_r>
 800b0aa:	4581      	cmp	r9, r0
 800b0ac:	d13f      	bne.n	800b12e <_malloc_r+0xe6>
 800b0ae:	6821      	ldr	r1, [r4, #0]
 800b0b0:	1a6d      	subs	r5, r5, r1
 800b0b2:	4629      	mov	r1, r5
 800b0b4:	4638      	mov	r0, r7
 800b0b6:	f7ff ffa7 	bl	800b008 <sbrk_aligned>
 800b0ba:	3001      	adds	r0, #1
 800b0bc:	d037      	beq.n	800b12e <_malloc_r+0xe6>
 800b0be:	6823      	ldr	r3, [r4, #0]
 800b0c0:	442b      	add	r3, r5
 800b0c2:	6023      	str	r3, [r4, #0]
 800b0c4:	f8d8 3000 	ldr.w	r3, [r8]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d038      	beq.n	800b13e <_malloc_r+0xf6>
 800b0cc:	685a      	ldr	r2, [r3, #4]
 800b0ce:	42a2      	cmp	r2, r4
 800b0d0:	d12b      	bne.n	800b12a <_malloc_r+0xe2>
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	605a      	str	r2, [r3, #4]
 800b0d6:	e00f      	b.n	800b0f8 <_malloc_r+0xb0>
 800b0d8:	6822      	ldr	r2, [r4, #0]
 800b0da:	1b52      	subs	r2, r2, r5
 800b0dc:	d41f      	bmi.n	800b11e <_malloc_r+0xd6>
 800b0de:	2a0b      	cmp	r2, #11
 800b0e0:	d917      	bls.n	800b112 <_malloc_r+0xca>
 800b0e2:	1961      	adds	r1, r4, r5
 800b0e4:	42a3      	cmp	r3, r4
 800b0e6:	6025      	str	r5, [r4, #0]
 800b0e8:	bf18      	it	ne
 800b0ea:	6059      	strne	r1, [r3, #4]
 800b0ec:	6863      	ldr	r3, [r4, #4]
 800b0ee:	bf08      	it	eq
 800b0f0:	f8c8 1000 	streq.w	r1, [r8]
 800b0f4:	5162      	str	r2, [r4, r5]
 800b0f6:	604b      	str	r3, [r1, #4]
 800b0f8:	4638      	mov	r0, r7
 800b0fa:	f104 060b 	add.w	r6, r4, #11
 800b0fe:	f000 f829 	bl	800b154 <__malloc_unlock>
 800b102:	f026 0607 	bic.w	r6, r6, #7
 800b106:	1d23      	adds	r3, r4, #4
 800b108:	1af2      	subs	r2, r6, r3
 800b10a:	d0ae      	beq.n	800b06a <_malloc_r+0x22>
 800b10c:	1b9b      	subs	r3, r3, r6
 800b10e:	50a3      	str	r3, [r4, r2]
 800b110:	e7ab      	b.n	800b06a <_malloc_r+0x22>
 800b112:	42a3      	cmp	r3, r4
 800b114:	6862      	ldr	r2, [r4, #4]
 800b116:	d1dd      	bne.n	800b0d4 <_malloc_r+0x8c>
 800b118:	f8c8 2000 	str.w	r2, [r8]
 800b11c:	e7ec      	b.n	800b0f8 <_malloc_r+0xb0>
 800b11e:	4623      	mov	r3, r4
 800b120:	6864      	ldr	r4, [r4, #4]
 800b122:	e7ac      	b.n	800b07e <_malloc_r+0x36>
 800b124:	4634      	mov	r4, r6
 800b126:	6876      	ldr	r6, [r6, #4]
 800b128:	e7b4      	b.n	800b094 <_malloc_r+0x4c>
 800b12a:	4613      	mov	r3, r2
 800b12c:	e7cc      	b.n	800b0c8 <_malloc_r+0x80>
 800b12e:	230c      	movs	r3, #12
 800b130:	603b      	str	r3, [r7, #0]
 800b132:	4638      	mov	r0, r7
 800b134:	f000 f80e 	bl	800b154 <__malloc_unlock>
 800b138:	e797      	b.n	800b06a <_malloc_r+0x22>
 800b13a:	6025      	str	r5, [r4, #0]
 800b13c:	e7dc      	b.n	800b0f8 <_malloc_r+0xb0>
 800b13e:	605b      	str	r3, [r3, #4]
 800b140:	deff      	udf	#255	; 0xff
 800b142:	bf00      	nop
 800b144:	20003cf0 	.word	0x20003cf0

0800b148 <__malloc_lock>:
 800b148:	4801      	ldr	r0, [pc, #4]	; (800b150 <__malloc_lock+0x8>)
 800b14a:	f7ff bf01 	b.w	800af50 <__retarget_lock_acquire_recursive>
 800b14e:	bf00      	nop
 800b150:	20003cec 	.word	0x20003cec

0800b154 <__malloc_unlock>:
 800b154:	4801      	ldr	r0, [pc, #4]	; (800b15c <__malloc_unlock+0x8>)
 800b156:	f7ff befc 	b.w	800af52 <__retarget_lock_release_recursive>
 800b15a:	bf00      	nop
 800b15c:	20003cec 	.word	0x20003cec

0800b160 <__ssputs_r>:
 800b160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b164:	688e      	ldr	r6, [r1, #8]
 800b166:	461f      	mov	r7, r3
 800b168:	42be      	cmp	r6, r7
 800b16a:	680b      	ldr	r3, [r1, #0]
 800b16c:	4682      	mov	sl, r0
 800b16e:	460c      	mov	r4, r1
 800b170:	4690      	mov	r8, r2
 800b172:	d82c      	bhi.n	800b1ce <__ssputs_r+0x6e>
 800b174:	898a      	ldrh	r2, [r1, #12]
 800b176:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b17a:	d026      	beq.n	800b1ca <__ssputs_r+0x6a>
 800b17c:	6965      	ldr	r5, [r4, #20]
 800b17e:	6909      	ldr	r1, [r1, #16]
 800b180:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b184:	eba3 0901 	sub.w	r9, r3, r1
 800b188:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b18c:	1c7b      	adds	r3, r7, #1
 800b18e:	444b      	add	r3, r9
 800b190:	106d      	asrs	r5, r5, #1
 800b192:	429d      	cmp	r5, r3
 800b194:	bf38      	it	cc
 800b196:	461d      	movcc	r5, r3
 800b198:	0553      	lsls	r3, r2, #21
 800b19a:	d527      	bpl.n	800b1ec <__ssputs_r+0x8c>
 800b19c:	4629      	mov	r1, r5
 800b19e:	f7ff ff53 	bl	800b048 <_malloc_r>
 800b1a2:	4606      	mov	r6, r0
 800b1a4:	b360      	cbz	r0, 800b200 <__ssputs_r+0xa0>
 800b1a6:	6921      	ldr	r1, [r4, #16]
 800b1a8:	464a      	mov	r2, r9
 800b1aa:	f7ff fed3 	bl	800af54 <memcpy>
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b1b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1b8:	81a3      	strh	r3, [r4, #12]
 800b1ba:	6126      	str	r6, [r4, #16]
 800b1bc:	6165      	str	r5, [r4, #20]
 800b1be:	444e      	add	r6, r9
 800b1c0:	eba5 0509 	sub.w	r5, r5, r9
 800b1c4:	6026      	str	r6, [r4, #0]
 800b1c6:	60a5      	str	r5, [r4, #8]
 800b1c8:	463e      	mov	r6, r7
 800b1ca:	42be      	cmp	r6, r7
 800b1cc:	d900      	bls.n	800b1d0 <__ssputs_r+0x70>
 800b1ce:	463e      	mov	r6, r7
 800b1d0:	6820      	ldr	r0, [r4, #0]
 800b1d2:	4632      	mov	r2, r6
 800b1d4:	4641      	mov	r1, r8
 800b1d6:	f000 faab 	bl	800b730 <memmove>
 800b1da:	68a3      	ldr	r3, [r4, #8]
 800b1dc:	1b9b      	subs	r3, r3, r6
 800b1de:	60a3      	str	r3, [r4, #8]
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	4433      	add	r3, r6
 800b1e4:	6023      	str	r3, [r4, #0]
 800b1e6:	2000      	movs	r0, #0
 800b1e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1ec:	462a      	mov	r2, r5
 800b1ee:	f000 fac9 	bl	800b784 <_realloc_r>
 800b1f2:	4606      	mov	r6, r0
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d1e0      	bne.n	800b1ba <__ssputs_r+0x5a>
 800b1f8:	6921      	ldr	r1, [r4, #16]
 800b1fa:	4650      	mov	r0, sl
 800b1fc:	f7ff feb8 	bl	800af70 <_free_r>
 800b200:	230c      	movs	r3, #12
 800b202:	f8ca 3000 	str.w	r3, [sl]
 800b206:	89a3      	ldrh	r3, [r4, #12]
 800b208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b20c:	81a3      	strh	r3, [r4, #12]
 800b20e:	f04f 30ff 	mov.w	r0, #4294967295
 800b212:	e7e9      	b.n	800b1e8 <__ssputs_r+0x88>

0800b214 <_svfiprintf_r>:
 800b214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b218:	4698      	mov	r8, r3
 800b21a:	898b      	ldrh	r3, [r1, #12]
 800b21c:	061b      	lsls	r3, r3, #24
 800b21e:	b09d      	sub	sp, #116	; 0x74
 800b220:	4607      	mov	r7, r0
 800b222:	460d      	mov	r5, r1
 800b224:	4614      	mov	r4, r2
 800b226:	d50e      	bpl.n	800b246 <_svfiprintf_r+0x32>
 800b228:	690b      	ldr	r3, [r1, #16]
 800b22a:	b963      	cbnz	r3, 800b246 <_svfiprintf_r+0x32>
 800b22c:	2140      	movs	r1, #64	; 0x40
 800b22e:	f7ff ff0b 	bl	800b048 <_malloc_r>
 800b232:	6028      	str	r0, [r5, #0]
 800b234:	6128      	str	r0, [r5, #16]
 800b236:	b920      	cbnz	r0, 800b242 <_svfiprintf_r+0x2e>
 800b238:	230c      	movs	r3, #12
 800b23a:	603b      	str	r3, [r7, #0]
 800b23c:	f04f 30ff 	mov.w	r0, #4294967295
 800b240:	e0d0      	b.n	800b3e4 <_svfiprintf_r+0x1d0>
 800b242:	2340      	movs	r3, #64	; 0x40
 800b244:	616b      	str	r3, [r5, #20]
 800b246:	2300      	movs	r3, #0
 800b248:	9309      	str	r3, [sp, #36]	; 0x24
 800b24a:	2320      	movs	r3, #32
 800b24c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b250:	f8cd 800c 	str.w	r8, [sp, #12]
 800b254:	2330      	movs	r3, #48	; 0x30
 800b256:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b3fc <_svfiprintf_r+0x1e8>
 800b25a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b25e:	f04f 0901 	mov.w	r9, #1
 800b262:	4623      	mov	r3, r4
 800b264:	469a      	mov	sl, r3
 800b266:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b26a:	b10a      	cbz	r2, 800b270 <_svfiprintf_r+0x5c>
 800b26c:	2a25      	cmp	r2, #37	; 0x25
 800b26e:	d1f9      	bne.n	800b264 <_svfiprintf_r+0x50>
 800b270:	ebba 0b04 	subs.w	fp, sl, r4
 800b274:	d00b      	beq.n	800b28e <_svfiprintf_r+0x7a>
 800b276:	465b      	mov	r3, fp
 800b278:	4622      	mov	r2, r4
 800b27a:	4629      	mov	r1, r5
 800b27c:	4638      	mov	r0, r7
 800b27e:	f7ff ff6f 	bl	800b160 <__ssputs_r>
 800b282:	3001      	adds	r0, #1
 800b284:	f000 80a9 	beq.w	800b3da <_svfiprintf_r+0x1c6>
 800b288:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b28a:	445a      	add	r2, fp
 800b28c:	9209      	str	r2, [sp, #36]	; 0x24
 800b28e:	f89a 3000 	ldrb.w	r3, [sl]
 800b292:	2b00      	cmp	r3, #0
 800b294:	f000 80a1 	beq.w	800b3da <_svfiprintf_r+0x1c6>
 800b298:	2300      	movs	r3, #0
 800b29a:	f04f 32ff 	mov.w	r2, #4294967295
 800b29e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2a2:	f10a 0a01 	add.w	sl, sl, #1
 800b2a6:	9304      	str	r3, [sp, #16]
 800b2a8:	9307      	str	r3, [sp, #28]
 800b2aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b2ae:	931a      	str	r3, [sp, #104]	; 0x68
 800b2b0:	4654      	mov	r4, sl
 800b2b2:	2205      	movs	r2, #5
 800b2b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2b8:	4850      	ldr	r0, [pc, #320]	; (800b3fc <_svfiprintf_r+0x1e8>)
 800b2ba:	f7f4 ff91 	bl	80001e0 <memchr>
 800b2be:	9a04      	ldr	r2, [sp, #16]
 800b2c0:	b9d8      	cbnz	r0, 800b2fa <_svfiprintf_r+0xe6>
 800b2c2:	06d0      	lsls	r0, r2, #27
 800b2c4:	bf44      	itt	mi
 800b2c6:	2320      	movmi	r3, #32
 800b2c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2cc:	0711      	lsls	r1, r2, #28
 800b2ce:	bf44      	itt	mi
 800b2d0:	232b      	movmi	r3, #43	; 0x2b
 800b2d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2d6:	f89a 3000 	ldrb.w	r3, [sl]
 800b2da:	2b2a      	cmp	r3, #42	; 0x2a
 800b2dc:	d015      	beq.n	800b30a <_svfiprintf_r+0xf6>
 800b2de:	9a07      	ldr	r2, [sp, #28]
 800b2e0:	4654      	mov	r4, sl
 800b2e2:	2000      	movs	r0, #0
 800b2e4:	f04f 0c0a 	mov.w	ip, #10
 800b2e8:	4621      	mov	r1, r4
 800b2ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2ee:	3b30      	subs	r3, #48	; 0x30
 800b2f0:	2b09      	cmp	r3, #9
 800b2f2:	d94d      	bls.n	800b390 <_svfiprintf_r+0x17c>
 800b2f4:	b1b0      	cbz	r0, 800b324 <_svfiprintf_r+0x110>
 800b2f6:	9207      	str	r2, [sp, #28]
 800b2f8:	e014      	b.n	800b324 <_svfiprintf_r+0x110>
 800b2fa:	eba0 0308 	sub.w	r3, r0, r8
 800b2fe:	fa09 f303 	lsl.w	r3, r9, r3
 800b302:	4313      	orrs	r3, r2
 800b304:	9304      	str	r3, [sp, #16]
 800b306:	46a2      	mov	sl, r4
 800b308:	e7d2      	b.n	800b2b0 <_svfiprintf_r+0x9c>
 800b30a:	9b03      	ldr	r3, [sp, #12]
 800b30c:	1d19      	adds	r1, r3, #4
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	9103      	str	r1, [sp, #12]
 800b312:	2b00      	cmp	r3, #0
 800b314:	bfbb      	ittet	lt
 800b316:	425b      	neglt	r3, r3
 800b318:	f042 0202 	orrlt.w	r2, r2, #2
 800b31c:	9307      	strge	r3, [sp, #28]
 800b31e:	9307      	strlt	r3, [sp, #28]
 800b320:	bfb8      	it	lt
 800b322:	9204      	strlt	r2, [sp, #16]
 800b324:	7823      	ldrb	r3, [r4, #0]
 800b326:	2b2e      	cmp	r3, #46	; 0x2e
 800b328:	d10c      	bne.n	800b344 <_svfiprintf_r+0x130>
 800b32a:	7863      	ldrb	r3, [r4, #1]
 800b32c:	2b2a      	cmp	r3, #42	; 0x2a
 800b32e:	d134      	bne.n	800b39a <_svfiprintf_r+0x186>
 800b330:	9b03      	ldr	r3, [sp, #12]
 800b332:	1d1a      	adds	r2, r3, #4
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	9203      	str	r2, [sp, #12]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	bfb8      	it	lt
 800b33c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b340:	3402      	adds	r4, #2
 800b342:	9305      	str	r3, [sp, #20]
 800b344:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b40c <_svfiprintf_r+0x1f8>
 800b348:	7821      	ldrb	r1, [r4, #0]
 800b34a:	2203      	movs	r2, #3
 800b34c:	4650      	mov	r0, sl
 800b34e:	f7f4 ff47 	bl	80001e0 <memchr>
 800b352:	b138      	cbz	r0, 800b364 <_svfiprintf_r+0x150>
 800b354:	9b04      	ldr	r3, [sp, #16]
 800b356:	eba0 000a 	sub.w	r0, r0, sl
 800b35a:	2240      	movs	r2, #64	; 0x40
 800b35c:	4082      	lsls	r2, r0
 800b35e:	4313      	orrs	r3, r2
 800b360:	3401      	adds	r4, #1
 800b362:	9304      	str	r3, [sp, #16]
 800b364:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b368:	4825      	ldr	r0, [pc, #148]	; (800b400 <_svfiprintf_r+0x1ec>)
 800b36a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b36e:	2206      	movs	r2, #6
 800b370:	f7f4 ff36 	bl	80001e0 <memchr>
 800b374:	2800      	cmp	r0, #0
 800b376:	d038      	beq.n	800b3ea <_svfiprintf_r+0x1d6>
 800b378:	4b22      	ldr	r3, [pc, #136]	; (800b404 <_svfiprintf_r+0x1f0>)
 800b37a:	bb1b      	cbnz	r3, 800b3c4 <_svfiprintf_r+0x1b0>
 800b37c:	9b03      	ldr	r3, [sp, #12]
 800b37e:	3307      	adds	r3, #7
 800b380:	f023 0307 	bic.w	r3, r3, #7
 800b384:	3308      	adds	r3, #8
 800b386:	9303      	str	r3, [sp, #12]
 800b388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b38a:	4433      	add	r3, r6
 800b38c:	9309      	str	r3, [sp, #36]	; 0x24
 800b38e:	e768      	b.n	800b262 <_svfiprintf_r+0x4e>
 800b390:	fb0c 3202 	mla	r2, ip, r2, r3
 800b394:	460c      	mov	r4, r1
 800b396:	2001      	movs	r0, #1
 800b398:	e7a6      	b.n	800b2e8 <_svfiprintf_r+0xd4>
 800b39a:	2300      	movs	r3, #0
 800b39c:	3401      	adds	r4, #1
 800b39e:	9305      	str	r3, [sp, #20]
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	f04f 0c0a 	mov.w	ip, #10
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3ac:	3a30      	subs	r2, #48	; 0x30
 800b3ae:	2a09      	cmp	r2, #9
 800b3b0:	d903      	bls.n	800b3ba <_svfiprintf_r+0x1a6>
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d0c6      	beq.n	800b344 <_svfiprintf_r+0x130>
 800b3b6:	9105      	str	r1, [sp, #20]
 800b3b8:	e7c4      	b.n	800b344 <_svfiprintf_r+0x130>
 800b3ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3be:	4604      	mov	r4, r0
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e7f0      	b.n	800b3a6 <_svfiprintf_r+0x192>
 800b3c4:	ab03      	add	r3, sp, #12
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	462a      	mov	r2, r5
 800b3ca:	4b0f      	ldr	r3, [pc, #60]	; (800b408 <_svfiprintf_r+0x1f4>)
 800b3cc:	a904      	add	r1, sp, #16
 800b3ce:	4638      	mov	r0, r7
 800b3d0:	f3af 8000 	nop.w
 800b3d4:	1c42      	adds	r2, r0, #1
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	d1d6      	bne.n	800b388 <_svfiprintf_r+0x174>
 800b3da:	89ab      	ldrh	r3, [r5, #12]
 800b3dc:	065b      	lsls	r3, r3, #25
 800b3de:	f53f af2d 	bmi.w	800b23c <_svfiprintf_r+0x28>
 800b3e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3e4:	b01d      	add	sp, #116	; 0x74
 800b3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ea:	ab03      	add	r3, sp, #12
 800b3ec:	9300      	str	r3, [sp, #0]
 800b3ee:	462a      	mov	r2, r5
 800b3f0:	4b05      	ldr	r3, [pc, #20]	; (800b408 <_svfiprintf_r+0x1f4>)
 800b3f2:	a904      	add	r1, sp, #16
 800b3f4:	4638      	mov	r0, r7
 800b3f6:	f000 f879 	bl	800b4ec <_printf_i>
 800b3fa:	e7eb      	b.n	800b3d4 <_svfiprintf_r+0x1c0>
 800b3fc:	0800bb4c 	.word	0x0800bb4c
 800b400:	0800bb56 	.word	0x0800bb56
 800b404:	00000000 	.word	0x00000000
 800b408:	0800b161 	.word	0x0800b161
 800b40c:	0800bb52 	.word	0x0800bb52

0800b410 <_printf_common>:
 800b410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b414:	4616      	mov	r6, r2
 800b416:	4699      	mov	r9, r3
 800b418:	688a      	ldr	r2, [r1, #8]
 800b41a:	690b      	ldr	r3, [r1, #16]
 800b41c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b420:	4293      	cmp	r3, r2
 800b422:	bfb8      	it	lt
 800b424:	4613      	movlt	r3, r2
 800b426:	6033      	str	r3, [r6, #0]
 800b428:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b42c:	4607      	mov	r7, r0
 800b42e:	460c      	mov	r4, r1
 800b430:	b10a      	cbz	r2, 800b436 <_printf_common+0x26>
 800b432:	3301      	adds	r3, #1
 800b434:	6033      	str	r3, [r6, #0]
 800b436:	6823      	ldr	r3, [r4, #0]
 800b438:	0699      	lsls	r1, r3, #26
 800b43a:	bf42      	ittt	mi
 800b43c:	6833      	ldrmi	r3, [r6, #0]
 800b43e:	3302      	addmi	r3, #2
 800b440:	6033      	strmi	r3, [r6, #0]
 800b442:	6825      	ldr	r5, [r4, #0]
 800b444:	f015 0506 	ands.w	r5, r5, #6
 800b448:	d106      	bne.n	800b458 <_printf_common+0x48>
 800b44a:	f104 0a19 	add.w	sl, r4, #25
 800b44e:	68e3      	ldr	r3, [r4, #12]
 800b450:	6832      	ldr	r2, [r6, #0]
 800b452:	1a9b      	subs	r3, r3, r2
 800b454:	42ab      	cmp	r3, r5
 800b456:	dc26      	bgt.n	800b4a6 <_printf_common+0x96>
 800b458:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b45c:	1e13      	subs	r3, r2, #0
 800b45e:	6822      	ldr	r2, [r4, #0]
 800b460:	bf18      	it	ne
 800b462:	2301      	movne	r3, #1
 800b464:	0692      	lsls	r2, r2, #26
 800b466:	d42b      	bmi.n	800b4c0 <_printf_common+0xb0>
 800b468:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b46c:	4649      	mov	r1, r9
 800b46e:	4638      	mov	r0, r7
 800b470:	47c0      	blx	r8
 800b472:	3001      	adds	r0, #1
 800b474:	d01e      	beq.n	800b4b4 <_printf_common+0xa4>
 800b476:	6823      	ldr	r3, [r4, #0]
 800b478:	6922      	ldr	r2, [r4, #16]
 800b47a:	f003 0306 	and.w	r3, r3, #6
 800b47e:	2b04      	cmp	r3, #4
 800b480:	bf02      	ittt	eq
 800b482:	68e5      	ldreq	r5, [r4, #12]
 800b484:	6833      	ldreq	r3, [r6, #0]
 800b486:	1aed      	subeq	r5, r5, r3
 800b488:	68a3      	ldr	r3, [r4, #8]
 800b48a:	bf0c      	ite	eq
 800b48c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b490:	2500      	movne	r5, #0
 800b492:	4293      	cmp	r3, r2
 800b494:	bfc4      	itt	gt
 800b496:	1a9b      	subgt	r3, r3, r2
 800b498:	18ed      	addgt	r5, r5, r3
 800b49a:	2600      	movs	r6, #0
 800b49c:	341a      	adds	r4, #26
 800b49e:	42b5      	cmp	r5, r6
 800b4a0:	d11a      	bne.n	800b4d8 <_printf_common+0xc8>
 800b4a2:	2000      	movs	r0, #0
 800b4a4:	e008      	b.n	800b4b8 <_printf_common+0xa8>
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	4652      	mov	r2, sl
 800b4aa:	4649      	mov	r1, r9
 800b4ac:	4638      	mov	r0, r7
 800b4ae:	47c0      	blx	r8
 800b4b0:	3001      	adds	r0, #1
 800b4b2:	d103      	bne.n	800b4bc <_printf_common+0xac>
 800b4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4bc:	3501      	adds	r5, #1
 800b4be:	e7c6      	b.n	800b44e <_printf_common+0x3e>
 800b4c0:	18e1      	adds	r1, r4, r3
 800b4c2:	1c5a      	adds	r2, r3, #1
 800b4c4:	2030      	movs	r0, #48	; 0x30
 800b4c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b4ca:	4422      	add	r2, r4
 800b4cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b4d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b4d4:	3302      	adds	r3, #2
 800b4d6:	e7c7      	b.n	800b468 <_printf_common+0x58>
 800b4d8:	2301      	movs	r3, #1
 800b4da:	4622      	mov	r2, r4
 800b4dc:	4649      	mov	r1, r9
 800b4de:	4638      	mov	r0, r7
 800b4e0:	47c0      	blx	r8
 800b4e2:	3001      	adds	r0, #1
 800b4e4:	d0e6      	beq.n	800b4b4 <_printf_common+0xa4>
 800b4e6:	3601      	adds	r6, #1
 800b4e8:	e7d9      	b.n	800b49e <_printf_common+0x8e>
	...

0800b4ec <_printf_i>:
 800b4ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4f0:	7e0f      	ldrb	r7, [r1, #24]
 800b4f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b4f4:	2f78      	cmp	r7, #120	; 0x78
 800b4f6:	4691      	mov	r9, r2
 800b4f8:	4680      	mov	r8, r0
 800b4fa:	460c      	mov	r4, r1
 800b4fc:	469a      	mov	sl, r3
 800b4fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b502:	d807      	bhi.n	800b514 <_printf_i+0x28>
 800b504:	2f62      	cmp	r7, #98	; 0x62
 800b506:	d80a      	bhi.n	800b51e <_printf_i+0x32>
 800b508:	2f00      	cmp	r7, #0
 800b50a:	f000 80d4 	beq.w	800b6b6 <_printf_i+0x1ca>
 800b50e:	2f58      	cmp	r7, #88	; 0x58
 800b510:	f000 80c0 	beq.w	800b694 <_printf_i+0x1a8>
 800b514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b518:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b51c:	e03a      	b.n	800b594 <_printf_i+0xa8>
 800b51e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b522:	2b15      	cmp	r3, #21
 800b524:	d8f6      	bhi.n	800b514 <_printf_i+0x28>
 800b526:	a101      	add	r1, pc, #4	; (adr r1, 800b52c <_printf_i+0x40>)
 800b528:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b52c:	0800b585 	.word	0x0800b585
 800b530:	0800b599 	.word	0x0800b599
 800b534:	0800b515 	.word	0x0800b515
 800b538:	0800b515 	.word	0x0800b515
 800b53c:	0800b515 	.word	0x0800b515
 800b540:	0800b515 	.word	0x0800b515
 800b544:	0800b599 	.word	0x0800b599
 800b548:	0800b515 	.word	0x0800b515
 800b54c:	0800b515 	.word	0x0800b515
 800b550:	0800b515 	.word	0x0800b515
 800b554:	0800b515 	.word	0x0800b515
 800b558:	0800b69d 	.word	0x0800b69d
 800b55c:	0800b5c5 	.word	0x0800b5c5
 800b560:	0800b657 	.word	0x0800b657
 800b564:	0800b515 	.word	0x0800b515
 800b568:	0800b515 	.word	0x0800b515
 800b56c:	0800b6bf 	.word	0x0800b6bf
 800b570:	0800b515 	.word	0x0800b515
 800b574:	0800b5c5 	.word	0x0800b5c5
 800b578:	0800b515 	.word	0x0800b515
 800b57c:	0800b515 	.word	0x0800b515
 800b580:	0800b65f 	.word	0x0800b65f
 800b584:	682b      	ldr	r3, [r5, #0]
 800b586:	1d1a      	adds	r2, r3, #4
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	602a      	str	r2, [r5, #0]
 800b58c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b590:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b594:	2301      	movs	r3, #1
 800b596:	e09f      	b.n	800b6d8 <_printf_i+0x1ec>
 800b598:	6820      	ldr	r0, [r4, #0]
 800b59a:	682b      	ldr	r3, [r5, #0]
 800b59c:	0607      	lsls	r7, r0, #24
 800b59e:	f103 0104 	add.w	r1, r3, #4
 800b5a2:	6029      	str	r1, [r5, #0]
 800b5a4:	d501      	bpl.n	800b5aa <_printf_i+0xbe>
 800b5a6:	681e      	ldr	r6, [r3, #0]
 800b5a8:	e003      	b.n	800b5b2 <_printf_i+0xc6>
 800b5aa:	0646      	lsls	r6, r0, #25
 800b5ac:	d5fb      	bpl.n	800b5a6 <_printf_i+0xba>
 800b5ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b5b2:	2e00      	cmp	r6, #0
 800b5b4:	da03      	bge.n	800b5be <_printf_i+0xd2>
 800b5b6:	232d      	movs	r3, #45	; 0x2d
 800b5b8:	4276      	negs	r6, r6
 800b5ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5be:	485a      	ldr	r0, [pc, #360]	; (800b728 <_printf_i+0x23c>)
 800b5c0:	230a      	movs	r3, #10
 800b5c2:	e012      	b.n	800b5ea <_printf_i+0xfe>
 800b5c4:	682b      	ldr	r3, [r5, #0]
 800b5c6:	6820      	ldr	r0, [r4, #0]
 800b5c8:	1d19      	adds	r1, r3, #4
 800b5ca:	6029      	str	r1, [r5, #0]
 800b5cc:	0605      	lsls	r5, r0, #24
 800b5ce:	d501      	bpl.n	800b5d4 <_printf_i+0xe8>
 800b5d0:	681e      	ldr	r6, [r3, #0]
 800b5d2:	e002      	b.n	800b5da <_printf_i+0xee>
 800b5d4:	0641      	lsls	r1, r0, #25
 800b5d6:	d5fb      	bpl.n	800b5d0 <_printf_i+0xe4>
 800b5d8:	881e      	ldrh	r6, [r3, #0]
 800b5da:	4853      	ldr	r0, [pc, #332]	; (800b728 <_printf_i+0x23c>)
 800b5dc:	2f6f      	cmp	r7, #111	; 0x6f
 800b5de:	bf0c      	ite	eq
 800b5e0:	2308      	moveq	r3, #8
 800b5e2:	230a      	movne	r3, #10
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b5ea:	6865      	ldr	r5, [r4, #4]
 800b5ec:	60a5      	str	r5, [r4, #8]
 800b5ee:	2d00      	cmp	r5, #0
 800b5f0:	bfa2      	ittt	ge
 800b5f2:	6821      	ldrge	r1, [r4, #0]
 800b5f4:	f021 0104 	bicge.w	r1, r1, #4
 800b5f8:	6021      	strge	r1, [r4, #0]
 800b5fa:	b90e      	cbnz	r6, 800b600 <_printf_i+0x114>
 800b5fc:	2d00      	cmp	r5, #0
 800b5fe:	d04b      	beq.n	800b698 <_printf_i+0x1ac>
 800b600:	4615      	mov	r5, r2
 800b602:	fbb6 f1f3 	udiv	r1, r6, r3
 800b606:	fb03 6711 	mls	r7, r3, r1, r6
 800b60a:	5dc7      	ldrb	r7, [r0, r7]
 800b60c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b610:	4637      	mov	r7, r6
 800b612:	42bb      	cmp	r3, r7
 800b614:	460e      	mov	r6, r1
 800b616:	d9f4      	bls.n	800b602 <_printf_i+0x116>
 800b618:	2b08      	cmp	r3, #8
 800b61a:	d10b      	bne.n	800b634 <_printf_i+0x148>
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	07de      	lsls	r6, r3, #31
 800b620:	d508      	bpl.n	800b634 <_printf_i+0x148>
 800b622:	6923      	ldr	r3, [r4, #16]
 800b624:	6861      	ldr	r1, [r4, #4]
 800b626:	4299      	cmp	r1, r3
 800b628:	bfde      	ittt	le
 800b62a:	2330      	movle	r3, #48	; 0x30
 800b62c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b630:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b634:	1b52      	subs	r2, r2, r5
 800b636:	6122      	str	r2, [r4, #16]
 800b638:	f8cd a000 	str.w	sl, [sp]
 800b63c:	464b      	mov	r3, r9
 800b63e:	aa03      	add	r2, sp, #12
 800b640:	4621      	mov	r1, r4
 800b642:	4640      	mov	r0, r8
 800b644:	f7ff fee4 	bl	800b410 <_printf_common>
 800b648:	3001      	adds	r0, #1
 800b64a:	d14a      	bne.n	800b6e2 <_printf_i+0x1f6>
 800b64c:	f04f 30ff 	mov.w	r0, #4294967295
 800b650:	b004      	add	sp, #16
 800b652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b656:	6823      	ldr	r3, [r4, #0]
 800b658:	f043 0320 	orr.w	r3, r3, #32
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	4833      	ldr	r0, [pc, #204]	; (800b72c <_printf_i+0x240>)
 800b660:	2778      	movs	r7, #120	; 0x78
 800b662:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b666:	6823      	ldr	r3, [r4, #0]
 800b668:	6829      	ldr	r1, [r5, #0]
 800b66a:	061f      	lsls	r7, r3, #24
 800b66c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b670:	d402      	bmi.n	800b678 <_printf_i+0x18c>
 800b672:	065f      	lsls	r7, r3, #25
 800b674:	bf48      	it	mi
 800b676:	b2b6      	uxthmi	r6, r6
 800b678:	07df      	lsls	r7, r3, #31
 800b67a:	bf48      	it	mi
 800b67c:	f043 0320 	orrmi.w	r3, r3, #32
 800b680:	6029      	str	r1, [r5, #0]
 800b682:	bf48      	it	mi
 800b684:	6023      	strmi	r3, [r4, #0]
 800b686:	b91e      	cbnz	r6, 800b690 <_printf_i+0x1a4>
 800b688:	6823      	ldr	r3, [r4, #0]
 800b68a:	f023 0320 	bic.w	r3, r3, #32
 800b68e:	6023      	str	r3, [r4, #0]
 800b690:	2310      	movs	r3, #16
 800b692:	e7a7      	b.n	800b5e4 <_printf_i+0xf8>
 800b694:	4824      	ldr	r0, [pc, #144]	; (800b728 <_printf_i+0x23c>)
 800b696:	e7e4      	b.n	800b662 <_printf_i+0x176>
 800b698:	4615      	mov	r5, r2
 800b69a:	e7bd      	b.n	800b618 <_printf_i+0x12c>
 800b69c:	682b      	ldr	r3, [r5, #0]
 800b69e:	6826      	ldr	r6, [r4, #0]
 800b6a0:	6961      	ldr	r1, [r4, #20]
 800b6a2:	1d18      	adds	r0, r3, #4
 800b6a4:	6028      	str	r0, [r5, #0]
 800b6a6:	0635      	lsls	r5, r6, #24
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	d501      	bpl.n	800b6b0 <_printf_i+0x1c4>
 800b6ac:	6019      	str	r1, [r3, #0]
 800b6ae:	e002      	b.n	800b6b6 <_printf_i+0x1ca>
 800b6b0:	0670      	lsls	r0, r6, #25
 800b6b2:	d5fb      	bpl.n	800b6ac <_printf_i+0x1c0>
 800b6b4:	8019      	strh	r1, [r3, #0]
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	6123      	str	r3, [r4, #16]
 800b6ba:	4615      	mov	r5, r2
 800b6bc:	e7bc      	b.n	800b638 <_printf_i+0x14c>
 800b6be:	682b      	ldr	r3, [r5, #0]
 800b6c0:	1d1a      	adds	r2, r3, #4
 800b6c2:	602a      	str	r2, [r5, #0]
 800b6c4:	681d      	ldr	r5, [r3, #0]
 800b6c6:	6862      	ldr	r2, [r4, #4]
 800b6c8:	2100      	movs	r1, #0
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	f7f4 fd88 	bl	80001e0 <memchr>
 800b6d0:	b108      	cbz	r0, 800b6d6 <_printf_i+0x1ea>
 800b6d2:	1b40      	subs	r0, r0, r5
 800b6d4:	6060      	str	r0, [r4, #4]
 800b6d6:	6863      	ldr	r3, [r4, #4]
 800b6d8:	6123      	str	r3, [r4, #16]
 800b6da:	2300      	movs	r3, #0
 800b6dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6e0:	e7aa      	b.n	800b638 <_printf_i+0x14c>
 800b6e2:	6923      	ldr	r3, [r4, #16]
 800b6e4:	462a      	mov	r2, r5
 800b6e6:	4649      	mov	r1, r9
 800b6e8:	4640      	mov	r0, r8
 800b6ea:	47d0      	blx	sl
 800b6ec:	3001      	adds	r0, #1
 800b6ee:	d0ad      	beq.n	800b64c <_printf_i+0x160>
 800b6f0:	6823      	ldr	r3, [r4, #0]
 800b6f2:	079b      	lsls	r3, r3, #30
 800b6f4:	d413      	bmi.n	800b71e <_printf_i+0x232>
 800b6f6:	68e0      	ldr	r0, [r4, #12]
 800b6f8:	9b03      	ldr	r3, [sp, #12]
 800b6fa:	4298      	cmp	r0, r3
 800b6fc:	bfb8      	it	lt
 800b6fe:	4618      	movlt	r0, r3
 800b700:	e7a6      	b.n	800b650 <_printf_i+0x164>
 800b702:	2301      	movs	r3, #1
 800b704:	4632      	mov	r2, r6
 800b706:	4649      	mov	r1, r9
 800b708:	4640      	mov	r0, r8
 800b70a:	47d0      	blx	sl
 800b70c:	3001      	adds	r0, #1
 800b70e:	d09d      	beq.n	800b64c <_printf_i+0x160>
 800b710:	3501      	adds	r5, #1
 800b712:	68e3      	ldr	r3, [r4, #12]
 800b714:	9903      	ldr	r1, [sp, #12]
 800b716:	1a5b      	subs	r3, r3, r1
 800b718:	42ab      	cmp	r3, r5
 800b71a:	dcf2      	bgt.n	800b702 <_printf_i+0x216>
 800b71c:	e7eb      	b.n	800b6f6 <_printf_i+0x20a>
 800b71e:	2500      	movs	r5, #0
 800b720:	f104 0619 	add.w	r6, r4, #25
 800b724:	e7f5      	b.n	800b712 <_printf_i+0x226>
 800b726:	bf00      	nop
 800b728:	0800bb5d 	.word	0x0800bb5d
 800b72c:	0800bb6e 	.word	0x0800bb6e

0800b730 <memmove>:
 800b730:	4288      	cmp	r0, r1
 800b732:	b510      	push	{r4, lr}
 800b734:	eb01 0402 	add.w	r4, r1, r2
 800b738:	d902      	bls.n	800b740 <memmove+0x10>
 800b73a:	4284      	cmp	r4, r0
 800b73c:	4623      	mov	r3, r4
 800b73e:	d807      	bhi.n	800b750 <memmove+0x20>
 800b740:	1e43      	subs	r3, r0, #1
 800b742:	42a1      	cmp	r1, r4
 800b744:	d008      	beq.n	800b758 <memmove+0x28>
 800b746:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b74a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b74e:	e7f8      	b.n	800b742 <memmove+0x12>
 800b750:	4402      	add	r2, r0
 800b752:	4601      	mov	r1, r0
 800b754:	428a      	cmp	r2, r1
 800b756:	d100      	bne.n	800b75a <memmove+0x2a>
 800b758:	bd10      	pop	{r4, pc}
 800b75a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b75e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b762:	e7f7      	b.n	800b754 <memmove+0x24>

0800b764 <_sbrk_r>:
 800b764:	b538      	push	{r3, r4, r5, lr}
 800b766:	4d06      	ldr	r5, [pc, #24]	; (800b780 <_sbrk_r+0x1c>)
 800b768:	2300      	movs	r3, #0
 800b76a:	4604      	mov	r4, r0
 800b76c:	4608      	mov	r0, r1
 800b76e:	602b      	str	r3, [r5, #0]
 800b770:	f7f6 f98a 	bl	8001a88 <_sbrk>
 800b774:	1c43      	adds	r3, r0, #1
 800b776:	d102      	bne.n	800b77e <_sbrk_r+0x1a>
 800b778:	682b      	ldr	r3, [r5, #0]
 800b77a:	b103      	cbz	r3, 800b77e <_sbrk_r+0x1a>
 800b77c:	6023      	str	r3, [r4, #0]
 800b77e:	bd38      	pop	{r3, r4, r5, pc}
 800b780:	20003ce8 	.word	0x20003ce8

0800b784 <_realloc_r>:
 800b784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b788:	4680      	mov	r8, r0
 800b78a:	4614      	mov	r4, r2
 800b78c:	460e      	mov	r6, r1
 800b78e:	b921      	cbnz	r1, 800b79a <_realloc_r+0x16>
 800b790:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b794:	4611      	mov	r1, r2
 800b796:	f7ff bc57 	b.w	800b048 <_malloc_r>
 800b79a:	b92a      	cbnz	r2, 800b7a8 <_realloc_r+0x24>
 800b79c:	f7ff fbe8 	bl	800af70 <_free_r>
 800b7a0:	4625      	mov	r5, r4
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7a8:	f000 f81b 	bl	800b7e2 <_malloc_usable_size_r>
 800b7ac:	4284      	cmp	r4, r0
 800b7ae:	4607      	mov	r7, r0
 800b7b0:	d802      	bhi.n	800b7b8 <_realloc_r+0x34>
 800b7b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b7b6:	d812      	bhi.n	800b7de <_realloc_r+0x5a>
 800b7b8:	4621      	mov	r1, r4
 800b7ba:	4640      	mov	r0, r8
 800b7bc:	f7ff fc44 	bl	800b048 <_malloc_r>
 800b7c0:	4605      	mov	r5, r0
 800b7c2:	2800      	cmp	r0, #0
 800b7c4:	d0ed      	beq.n	800b7a2 <_realloc_r+0x1e>
 800b7c6:	42bc      	cmp	r4, r7
 800b7c8:	4622      	mov	r2, r4
 800b7ca:	4631      	mov	r1, r6
 800b7cc:	bf28      	it	cs
 800b7ce:	463a      	movcs	r2, r7
 800b7d0:	f7ff fbc0 	bl	800af54 <memcpy>
 800b7d4:	4631      	mov	r1, r6
 800b7d6:	4640      	mov	r0, r8
 800b7d8:	f7ff fbca 	bl	800af70 <_free_r>
 800b7dc:	e7e1      	b.n	800b7a2 <_realloc_r+0x1e>
 800b7de:	4635      	mov	r5, r6
 800b7e0:	e7df      	b.n	800b7a2 <_realloc_r+0x1e>

0800b7e2 <_malloc_usable_size_r>:
 800b7e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7e6:	1f18      	subs	r0, r3, #4
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	bfbc      	itt	lt
 800b7ec:	580b      	ldrlt	r3, [r1, r0]
 800b7ee:	18c0      	addlt	r0, r0, r3
 800b7f0:	4770      	bx	lr
	...

0800b7f4 <round>:
 800b7f4:	ec53 2b10 	vmov	r2, r3, d0
 800b7f8:	b570      	push	{r4, r5, r6, lr}
 800b7fa:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800b7fe:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800b802:	2813      	cmp	r0, #19
 800b804:	ee10 5a10 	vmov	r5, s0
 800b808:	4619      	mov	r1, r3
 800b80a:	dc18      	bgt.n	800b83e <round+0x4a>
 800b80c:	2800      	cmp	r0, #0
 800b80e:	da09      	bge.n	800b824 <round+0x30>
 800b810:	3001      	adds	r0, #1
 800b812:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800b816:	d103      	bne.n	800b820 <round+0x2c>
 800b818:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800b81c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b820:	2300      	movs	r3, #0
 800b822:	e02a      	b.n	800b87a <round+0x86>
 800b824:	4c16      	ldr	r4, [pc, #88]	; (800b880 <round+0x8c>)
 800b826:	4104      	asrs	r4, r0
 800b828:	ea03 0604 	and.w	r6, r3, r4
 800b82c:	4316      	orrs	r6, r2
 800b82e:	d011      	beq.n	800b854 <round+0x60>
 800b830:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b834:	4103      	asrs	r3, r0
 800b836:	440b      	add	r3, r1
 800b838:	ea23 0104 	bic.w	r1, r3, r4
 800b83c:	e7f0      	b.n	800b820 <round+0x2c>
 800b83e:	2833      	cmp	r0, #51	; 0x33
 800b840:	dd0b      	ble.n	800b85a <round+0x66>
 800b842:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b846:	d105      	bne.n	800b854 <round+0x60>
 800b848:	ee10 0a10 	vmov	r0, s0
 800b84c:	f7f4 fd1e 	bl	800028c <__adddf3>
 800b850:	4602      	mov	r2, r0
 800b852:	460b      	mov	r3, r1
 800b854:	ec43 2b10 	vmov	d0, r2, r3
 800b858:	bd70      	pop	{r4, r5, r6, pc}
 800b85a:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800b85e:	f04f 34ff 	mov.w	r4, #4294967295
 800b862:	40f4      	lsrs	r4, r6
 800b864:	4214      	tst	r4, r2
 800b866:	d0f5      	beq.n	800b854 <round+0x60>
 800b868:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800b86c:	2301      	movs	r3, #1
 800b86e:	4083      	lsls	r3, r0
 800b870:	195b      	adds	r3, r3, r5
 800b872:	bf28      	it	cs
 800b874:	3101      	addcs	r1, #1
 800b876:	ea23 0304 	bic.w	r3, r3, r4
 800b87a:	461a      	mov	r2, r3
 800b87c:	460b      	mov	r3, r1
 800b87e:	e7e9      	b.n	800b854 <round+0x60>
 800b880:	000fffff 	.word	0x000fffff

0800b884 <_init>:
 800b884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b886:	bf00      	nop
 800b888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b88a:	bc08      	pop	{r3}
 800b88c:	469e      	mov	lr, r3
 800b88e:	4770      	bx	lr

0800b890 <_fini>:
 800b890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b892:	bf00      	nop
 800b894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b896:	bc08      	pop	{r3}
 800b898:	469e      	mov	lr, r3
 800b89a:	4770      	bx	lr
