# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tangerineA7_200.ip_user_files/ipstatic" \
"../../../../tangerineA7_200.gen/sources_1/ip/gfxBufRam/sim/gfxBufRam.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/keyboardFifo/sim/keyboardFifo.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/uartFiFo/sim/uartFiFo.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/fastRam/sim/fastRam.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/systemRam/sim/systemRam.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/fontPROM/sim/fontPROM.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../tangerineA7_200.ip_user_files/ipstatic" \
"../../../../tangerineA7_200.srcs/sources_1/new/usb_hid_host.v" \
"../../../../tangerineA7_200.srcs/sources_1/new/usb_hid_host_rom.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
