Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Mitch\Dropbox\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS.qsys --block-symbol-file --output-directory=C:\Users\Mitch\Dropbox\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding altpll [altpll 15.0]
Progress: Parameterizing module altpll
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding c0 [altera_clock_bridge 15.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 15.0]
Progress: Parameterizing module c2
Progress: Adding cfi_flash [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding epp_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_scl
Progress: Adding epp_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_sda
Progress: Adding i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_sda
Progress: Adding ir [altera_avalon_pio 15.0]
Progress: Parameterizing module ir
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd
Progress: Adding ledg [altera_avalon_pio 15.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.0]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding rs232 [altera_avalon_uart 15.0]
Progress: Parameterizing module rs232
Progress: Adding sd_clk [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_wp_n
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram_controller
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sma_in [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_in
Progress: Adding sma_out [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_out
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding to_hw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_sig
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_flash_bridge_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.0]
Progress: Parameterizing module tri_state_flash_bridge_pinSharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SD_CARD_NIOS.Altera_UP_SD_Card_Avalon_Interface: File C:/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip not found
Warning: DE2_115_SD_CARD_NIOS.Altera_UP_SD_Card_Avalon_Interface: File C:/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf not found
Warning: DE2_115_SD_CARD_NIOS.Altera_UP_SD_Card_Avalon_Interface: File C:/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp not found
Warning: DE2_115_SD_CARD_NIOS.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Warning: DE2_115_SD_CARD_NIOS.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: DE2_115_SD_CARD_NIOS.epp_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.ir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sma_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Mitch\Dropbox\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS.qsys --synthesis=VERILOG --output-directory=C:\Users\Mitch\Dropbox\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding altpll [altpll 15.0]
Progress: Parameterizing module altpll
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding c0 [altera_clock_bridge 15.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 15.0]
Progress: Parameterizing module c2
Progress: Adding cfi_flash [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding epp_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_scl
Progress: Adding epp_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_sda
Progress: Adding i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_sda
Progress: Adding ir [altera_avalon_pio 15.0]
Progress: Parameterizing module ir
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd
Progress: Adding ledg [altera_avalon_pio 15.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.0]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding rs232 [altera_avalon_uart 15.0]
Progress: Parameterizing module rs232
Progress: Adding sd_clk [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_wp_n
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram_controller
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sma_in [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_in
Progress: Adding sma_out [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_out
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding to_hw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_sig
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_flash_bridge_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.0]
Progress: Parameterizing module tri_state_flash_bridge_pinSharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SD_CARD_NIOS.Altera_UP_SD_Card_Avalon_Interface: File C:/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip not found
Warning: DE2_115_SD_CARD_NIOS.Altera_UP_SD_Card_Avalon_Interface: File C:/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf not found
Warning: DE2_115_SD_CARD_NIOS.Altera_UP_SD_Card_Avalon_Interface: File C:/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp not found
Warning: DE2_115_SD_CARD_NIOS.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Warning: DE2_115_SD_CARD_NIOS.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: DE2_115_SD_CARD_NIOS.epp_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.ir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sma_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS: Generating DE2_115_SD_CARD_NIOS "DE2_115_SD_CARD_NIOS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_008.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0
Info: Inserting clock-crossing logic between cmd_demux.src18 and cmd_mux_018.sink0
Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17
Info: Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux.sink18
Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19
Warning: DE2_115_SD_CARD_NIOS: "No matching role found for rs232:s1:dataavailable (dataavailable)"
Warning: DE2_115_SD_CARD_NIOS: "No matching role found for rs232:s1:readyfordata (readyfordata)"
Error: Altera_UP_SD_Card_Avalon_Interface_0: C:\altera\15.0\ip\altera\university_program\memory\altera_up_sd_card_avalon_interface\hdl\Altera_UP_SD_Card_Memory_Block.qip (The system cannot find the file specified)
Error: Altera_UP_SD_Card_Avalon_Interface_0: C:\altera\15.0\ip\altera\university_program\memory\altera_up_sd_card_avalon_interface\hdl\Altera_UP_SD_Card_Memory_Block.bsf (The system cannot find the file specified)
Error: Altera_UP_SD_Card_Avalon_Interface_0: C:\altera\15.0\ip\altera\university_program\memory\altera_up_sd_card_avalon_interface\hdl\Altera_UP_SD_Card_Memory_Block.cmp (The system cannot find the file specified)
Info: Altera_UP_SD_Card_Avalon_Interface_0: "DE2_115_SD_CARD_NIOS" instantiated Altera_UP_SD_Card_Avalon_Interface "Altera_UP_SD_Card_Avalon_Interface_0"
Error: Generation stopped, 41 or more modules remaining
Info: DE2_115_SD_CARD_NIOS: Done "DE2_115_SD_CARD_NIOS" with 31 modules, 12 files
Error: ip-generate failed with exit code 1: 4 Errors, 7 Warnings
Info: Finished: Create HDL design files for synthesis
