{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "e5e06f10",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generated testbench_10_valid.mem with 10 RV32I instructions.\n"
     ]
    }
   ],
   "source": [
    "import random\n",
    "\n",
    "# RISC-V opcode definitions\n",
    "OPCODES = {\n",
    "    \"LUI\":     0b0110111,\n",
    "    \"AUIPC\":   0b0010111,\n",
    "    \"JAL\":     0b1101111,\n",
    "    \"JALR\":    0b1100111,\n",
    "    \"BRANCH\":  0b1100011,\n",
    "    \"LOAD\":    0b0000011,\n",
    "    \"STORE\":   0b0100011,\n",
    "    \"OP_IMM\":  0b0010011,\n",
    "    \"OP\":      0b0110011,\n",
    "    \"FENCE\":   0b0001111,\n",
    "    \"SYSTEM\":  0b1110011\n",
    "}\n",
    "\n",
    "# R-type\n",
    "def gen_r(funct7, rs2, rs1, funct3, rd, opcode):\n",
    "    return (funct7 << 25) | (rs2 << 20) | (rs1 << 15) | (funct3 << 12) | (rd << 7) | opcode\n",
    "\n",
    "# I-type\n",
    "def gen_i(imm, rs1, funct3, rd, opcode):\n",
    "    return ((imm & 0xFFF) << 20) | (rs1 << 15) | (funct3 << 12) | (rd << 7) | opcode\n",
    "\n",
    "# S-type\n",
    "def gen_s(imm, rs2, rs1, funct3, opcode):\n",
    "    imm11_5 = (imm >> 5) & 0x7F\n",
    "    imm4_0 = imm & 0x1F\n",
    "    return (imm11_5 << 25) | (rs2 << 20) | (rs1 << 15) | (funct3 << 12) | (imm4_0 << 7) | opcode\n",
    "\n",
    "# B-type\n",
    "def gen_b(imm, rs2, rs1, funct3, opcode):\n",
    "    imm = imm >> 1\n",
    "    return ((imm >> 11) & 1) << 31 | ((imm >> 1) & 0x3F) << 25 | (rs2 << 20) | (rs1 << 15) | \\\n",
    "           (funct3 << 12) | ((imm & 0xF) << 8) | ((imm >> 10) & 1) << 7 | opcode\n",
    "\n",
    "# U-type\n",
    "def gen_u(imm, rd, opcode):\n",
    "    return (imm << 12) | (rd << 7) | opcode\n",
    "\n",
    "# J-type\n",
    "def gen_j(imm, rd, opcode):\n",
    "    imm = imm >> 1\n",
    "    return ((imm >> 19) & 0xFF) << 12 | ((imm >> 11) & 1) << 20 | (imm & 0x3FF) << 21 | \\\n",
    "           ((imm >> 10) & 1) << 31 | (rd << 7) | opcode\n",
    "\n",
    "def generate_10_valid_instructions():\n",
    "    instructions = []\n",
    "\n",
    "    for _ in range(10):\n",
    "        instr_type = random.choice([\n",
    "            \"ADDI\", \"SLTI\", \"SLTIU\", \"XORI\", \"ORI\", \"ANDI\",\n",
    "            \"SLLI\", \"SRLI\", \"SRAI\",  # I-type ALU\n",
    "            \"LB\", \"LH\", \"LW\", \"LBU\", \"LHU\",  # Load\n",
    "            \"SB\", \"SH\", \"SW\",  # Store\n",
    "            \"BEQ\", \"BNE\", \"BLT\", \"BGE\", \"BLTU\", \"BGEU\",  # Branch\n",
    "            \"ADD\", \"SUB\", \"SLL\", \"SLT\", \"SLTU\", \"XOR\", \"SRL\", \"SRA\", \"OR\", \"AND\",  # R-type\n",
    "            \"LUI\", \"AUIPC\",  # U-type\n",
    "            \"JAL\", \"JALR\",  # J-type\n",
    "            \"PAUSE\", \"FENCE_TSO\", \"EBREAK\"\n",
    "        ])\n",
    "\n",
    "        rs1 = random.randint(0, 31)\n",
    "        rs2 = random.randint(0, 31)\n",
    "        rd = random.randint(1, 31)\n",
    "        imm12 = random.randint(-2048, 2047)\n",
    "        imm13 = random.choice(range(-4096, 4096, 2))\n",
    "        imm20 = random.randint(0, (1 << 20) - 1)\n",
    "\n",
    "        if instr_type == \"ADDI\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b000, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"SLTI\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b010, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"SLTIU\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b011, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"XORI\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b100, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"ORI\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b110, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"ANDI\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b111, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"SLLI\":\n",
    "            instructions.append(gen_i(rs2 & 0x1F, rs1, 0b001, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"SRLI\":\n",
    "            instructions.append(gen_i((0b0000000 << 5) | (rs2 & 0x1F), rs1, 0b101, rd, OPCODES[\"OP_IMM\"]))\n",
    "        elif instr_type == \"SRAI\":\n",
    "            instructions.append(gen_i((0b0100000 << 5) | (rs2 & 0x1F), rs1, 0b101, rd, OPCODES[\"OP_IMM\"]))\n",
    "\n",
    "        elif instr_type == \"LB\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b000, rd, OPCODES[\"LOAD\"]))\n",
    "        elif instr_type == \"LH\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b001, rd, OPCODES[\"LOAD\"]))\n",
    "        elif instr_type == \"LW\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b010, rd, OPCODES[\"LOAD\"]))\n",
    "        elif instr_type == \"LBU\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b100, rd, OPCODES[\"LOAD\"]))\n",
    "        elif instr_type == \"LHU\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b101, rd, OPCODES[\"LOAD\"]))\n",
    "\n",
    "        elif instr_type == \"SB\":\n",
    "            instructions.append(gen_s(imm12, rs2, rs1, 0b000, OPCODES[\"STORE\"]))\n",
    "        elif instr_type == \"SH\":\n",
    "            instructions.append(gen_s(imm12, rs2, rs1, 0b001, OPCODES[\"STORE\"]))\n",
    "        elif instr_type == \"SW\":\n",
    "            instructions.append(gen_s(imm12, rs2, rs1, 0b010, OPCODES[\"STORE\"]))\n",
    "\n",
    "        elif instr_type == \"BEQ\":\n",
    "            instructions.append(gen_b(imm13, rs2, rs1, 0b000, OPCODES[\"BRANCH\"]))\n",
    "        elif instr_type == \"BNE\":\n",
    "            instructions.append(gen_b(imm13, rs2, rs1, 0b001, OPCODES[\"BRANCH\"]))\n",
    "        elif instr_type == \"BLT\":\n",
    "            instructions.append(gen_b(imm13, rs2, rs1, 0b100, OPCODES[\"BRANCH\"]))\n",
    "        elif instr_type == \"BGE\":\n",
    "            instructions.append(gen_b(imm13, rs2, rs1, 0b101, OPCODES[\"BRANCH\"]))\n",
    "        elif instr_type == \"BLTU\":\n",
    "            instructions.append(gen_b(imm13, rs2, rs1, 0b110, OPCODES[\"BRANCH\"]))\n",
    "        elif instr_type == \"BGEU\":\n",
    "            instructions.append(gen_b(imm13, rs2, rs1, 0b111, OPCODES[\"BRANCH\"]))\n",
    "\n",
    "        elif instr_type == \"ADD\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b000, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"SUB\":\n",
    "            instructions.append(gen_r(0b0100000, rs2, rs1, 0b000, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"SLL\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b001, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"SLT\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b010, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"SLTU\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b011, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"XOR\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b100, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"SRL\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b101, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"SRA\":\n",
    "            instructions.append(gen_r(0b0100000, rs2, rs1, 0b101, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"OR\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b110, rd, OPCODES[\"OP\"]))\n",
    "        elif instr_type == \"AND\":\n",
    "            instructions.append(gen_r(0b0000000, rs2, rs1, 0b111, rd, OPCODES[\"OP\"]))\n",
    "\n",
    "        elif instr_type == \"LUI\":\n",
    "            instructions.append(gen_u(imm20, rd, OPCODES[\"LUI\"]))\n",
    "        elif instr_type == \"AUIPC\":\n",
    "            instructions.append(gen_u(imm20, rd, OPCODES[\"AUIPC\"]))\n",
    "\n",
    "        elif instr_type == \"JAL\":\n",
    "            instructions.append(gen_j(imm20, rd, OPCODES[\"JAL\"]))\n",
    "        elif instr_type == \"JALR\":\n",
    "            instructions.append(gen_i(imm12, rs1, 0b000, rd, OPCODES[\"JALR\"]))\n",
    "\n",
    "        elif instr_type == \"PAUSE\":\n",
    "    # Use imm=0x010, which is the canonical encoding for PAUSE (pred=1, succ=0)\n",
    "            instructions.append(gen_i(0x010, 0, 0b000, 0, OPCODES[\"FENCE\"]))\n",
    "\n",
    "        elif instr_type == \"FENCE_TSO\":\n",
    "    # Use imm=0xFF, a valid but artificial pred/succ mask for testing\n",
    "            instructions.append(gen_i(0xFF, 0, 0b000, 0, OPCODES[\"FENCE\"]))\n",
    "\n",
    "        elif instr_type == \"EBREAK\":\n",
    "            instructions.append(gen_i(1, 0, 0b000, 0, OPCODES[\"SYSTEM\"]))\n",
    "\n",
    "    return instructions\n",
    "\n",
    "\n",
    "# Write instructions to a .mem file in Verilog `32'b...` format\n",
    "# Print and save as Verilog-style binary\n",
    "def disassemble_and_write(filename, instructions):\n",
    "    for idx, instr in enumerate(instructions):\n",
    "        print(f\"{idx + 1:2d}: 32'b{instr:032b}\")\n",
    "    with open(filename, 'w') as f:\n",
    "        for instr in instructions:\n",
    "            f.write(f\"32'b{instr:032b}\\n\")\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    instructions = generate_10_valid_instructions()\n",
    "    write_verilog_32b(\"testbench_10_valid.mem\", instructions)\n",
    "    print(\"Generated testbench_10_valid.mem with 10 RV32I instructions.\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "08506cba",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
