<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1460047172751" xml:lang="en-us">
  
  <title class="- topic/title " id="TitleErrorPseudoFaultGenerationCountDownRegister_EL1">ERXPFGCDN_EL1,
    Selected Error Pseudo Fault Generation Count Down Register, EL1</title>
  <shortdesc class="- topic/shortdesc ">Register ERXPFGCDN_EL1 accesses the ERR&lt;n&gt;PFGCND register for the error record selected by ERRSELR_EL1.SEL.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">If ERRSELR_EL1.SEL==0, then ERXPFGCDN_EL1 accesses the ERR0PFGCDN
        register of the core error record. See <xref class="- topic/xref " href="lau1457356434204.xml" keyref="Err0pfgcdnErr0PseudoFaultGenerationCountDownRegister" type="reference">ERR0PFGCDN, Error Pseudo Fault Generation Count Down Register<desc class="- topic/desc ">ERR0PFGCDN is the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> node register that generates one of the errors that are enabled in the corresponding ERR0PFGCTL register.</desc></xref>.</p>
      <p class="- topic/p ">If ERRSELR_EL1.SEL==1, then ERXPFGCDN_EL1 accesses the ERR1PFGCDNR register of the <keyword class="- topic/keyword ">DSU</keyword> error record. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                    Shared Unit</keyword></ph> Technical Reference Manual</ph></cite>.</p>
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            <p class="- topic/p ">There are no configuration notes.</p>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessing the ERXPFGCDN_EL1</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">This register can be read using MRS with the following syntax:</p>
            <codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MRS &lt;Xt&gt;,&lt;systemreg&gt;</codeblock>
            <p class="- topic/p ">This register can be written using MSR with the following
              syntax:</p>
            <codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MSR &lt;Xt&gt;,&lt;systemreg&gt;</codeblock>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">This syntax is encoded with the following settings in the instruction
        encoding:</p>
      <table class="- topic/table " id="table_c3j_wfs_cv">
        <tgroup class="- topic/tgroup " cols="6">
          <colspec class="- topic/colspec " colname="col1" colnum="1"/><colspec class="- topic/colspec " colname="col2" colnum="2"/><colspec class="- topic/colspec " colname="col3" colnum="3"/><colspec class="- topic/colspec " colname="col4" colnum="4"/><colspec class="- topic/colspec " colname="col5" colnum="5"/><colspec class="- topic/colspec " colname="col6" colnum="6"/><thead class="- topic/thead ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">&lt;systemreg&gt;</entry>
              <entry class="- topic/entry " colname="col2">op0</entry>
              <entry class="- topic/entry " colname="col3">op1</entry>
              <entry class="- topic/entry " colname="col4">CRn</entry>
              <entry class="- topic/entry " colname="col5">CRm</entry>
              <entry class="- topic/entry " colname="col6">op2</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C2_2</entry>
              <entry class="- topic/entry " colname="col2">11</entry>
              <entry class="- topic/entry " colname="col3">000</entry>
              <entry class="- topic/entry " colname="col4">1111</entry>
              <entry class="- topic/entry " colname="col5">0010</entry>
              <entry class="- topic/entry " colname="col6">010</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      
      
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessibility</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">This register is accessible in software as follows:</p>
          </dd>
        </dlentry>
      </dl>
      <table class="- topic/table " id="table_br1_4vf_1v">
        <tgroup class="- topic/tgroup " cols="8">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colwidth="100pt"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col5" colnum="5" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col6" colnum="6" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col7" colnum="7" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col8" colnum="8" colwidth="30pt"/>
          <thead class="- topic/thead ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1" morerows="1">&lt;syntax&gt;</entry>
              <entry class="- topic/entry " colname="col2" nameend="col4" namest="col2">Control</entry>
              <entry class="- topic/entry " colname="col5" nameend="col8" namest="col5">Accessibility</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">E2H</entry>
              <entry class="- topic/entry " colname="col2">TGE</entry>
              <entry class="- topic/entry " colname="col3">NS</entry>
              <entry class="- topic/entry " colname="col4">EL0</entry>
              <entry class="- topic/entry " colname="col5">EL1</entry>
              <entry class="- topic/entry " colname="col6">EL2</entry>
              <entry class="- topic/entry " colname="col7">EL3</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C2_2</entry>
              <entry class="- topic/entry " colname="col2">x</entry>
              <entry class="- topic/entry " colname="col3">x</entry>
              <entry class="- topic/entry " colname="col4">0</entry>
              <entry class="- topic/entry " colname="col5">-</entry>
              <entry class="- topic/entry " colname="col6">RW</entry>
              <entry class="- topic/entry " colname="col7">n/a</entry>
              <entry class="- topic/entry " colname="col8">RW</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C2_2</entry>
              <entry class="- topic/entry " colname="col2">x</entry>
              <entry class="- topic/entry " colname="col3">0</entry>
              <entry class="- topic/entry " colname="col4">1</entry>
              <entry class="- topic/entry " colname="col5">-</entry>
              <entry class="- topic/entry " colname="col6">RW</entry>
              <entry class="- topic/entry " colname="col7">RW</entry>
              <entry class="- topic/entry " colname="col8">RW</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C2_2</entry>
              <entry class="- topic/entry " colname="col2">x</entry>
              <entry class="- topic/entry " colname="col3">1</entry>
              <entry class="- topic/entry " colname="col4">1</entry>
              <entry class="- topic/entry " colname="col5">-</entry>
              <entry class="- topic/entry " colname="col6">n/a</entry>
              <entry class="- topic/entry " colname="col7">RW</entry>
              <entry class="- topic/entry " colname="col8">RW</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1" nameend="col8" namest="col1">
                <dl class="- topic/dl " compact="yes">
                  <dlentry class="- topic/dlentry ">
                    <dt class="- topic/dt ">n/a</dt>
                    <dd class="- topic/dd ">Not accessible. Executing the PE at this Exception level is not permitted.</dd>
                  </dlentry>
                </dl>
              </entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Traps and enables</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">For a description of the prioritization of any generated exceptions, see <cite class="- topic/cite ">Exception priority order</cite> in the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite> for exceptions taken to AArch32 state, and see <cite class="- topic/cite ">Synchronous exception prioritization</cite> for exceptions taken to AArch64 state. Subject to these prioritization rules, the following traps and enables are applicable when accessing this register.</p>
            
          </dd>
          <dd class="- topic/dd ">
            <p class="- topic/p ">ERXPFGCDN_EL1 is accessible at EL3 and can be accessible at EL1
              and EL2 depending on the value of bit[5] in ACTLR_EL2 and ACTLR_EL3. See <xref class="- topic/xref " href="lau1443434705598.xml" keyref="ActlrEl2AuxiliaryControlRegisterEl2" type="reference">ACTLR_EL2, Auxiliary Control Register, EL2<desc class="- topic/desc ">The ACTLR_EL2 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for EL2.</desc></xref> and <xref class="- topic/xref " href="lau1443434859896.xml" keyref="ActlrEl3AuxiliaryControlRegisterEl3" type="reference">ACTLR_EL3, Auxiliary Control Register, EL3<desc class="- topic/desc ">The ACTLR_EL3 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for EL3.</desc></xref>.</p>
          </dd>
          
          <dd class="- topic/dd ">
            <p class="- topic/p ">ERXPFGCDN_EL1 is <term class="- topic/term " outputclass="archterm">UNDEFINED</term> at EL0.</p>
            
            
            
            
          </dd>
        </dlentry>
      </dl>
    </section>
  </refbody>
</reference>