module partsel_00218(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [6:29] x4;
  wire signed [31:5] x5;
  wire [1:26] x6;
  wire [24:2] x7;
  wire signed [26:7] x8;
  wire [31:5] x9;
  wire [25:0] x10;
  wire [30:3] x11;
  wire signed [3:24] x12;
  wire signed [28:1] x13;
  wire signed [31:3] x14;
  wire [5:28] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [26:7] p0 = 433192491;
  localparam signed [24:1] p1 = 181437771;
  localparam [5:31] p2 = 151535475;
  localparam signed [26:6] p3 = 161470739;
  assign x4 = x2[14 + s2];
  assign x5 = {((ctrl[0] && !ctrl[2] || !ctrl[1] ? ({x2[29 + s1 -: 2], p1} + (x4 & x3[17 + s1 -: 6])) : {2{x1[16 -: 2]}}) | (p1[13 + s1 +: 5] - p3[13 +: 1])), p2[17 +: 4]};
  assign x6 = p2[9];
  assign x7 = (!ctrl[3] || ctrl[2] || ctrl[2] ? x1[4 + s0 +: 7] : (p3 & (x0[10 + s3 +: 7] & {2{x0}})));
  assign x8 = p1[9 +: 4];
  assign x9 = p1;
  assign x10 = ((p2[18 -: 3] & x1[22 -: 4]) & ((!ctrl[1] || !ctrl[0] || !ctrl[3] ? (x7 + p1) : ((x0[21 + s1 -: 3] - p3) - x3)) + x9));
  assign x11 = x10;
  assign x12 = {2{x6[11 +: 4]}};
  assign x13 = (p0[2 + s2 +: 8] & p3[6 + s1 -: 5]);
  assign x14 = (p3[17 + s1] ^ {{{2{(x9[6 + s3 -: 5] ^ x9)}}, ({x8, x6[8]} & p1)}, p1[11 + s3]});
  assign x15 = ({{2{(p0 + (p0 ^ x7[20 + s2 +: 7]))}}, (x12 ^ p1[6 + s0])} & (!ctrl[2] || !ctrl[1] || ctrl[0] ? p0[12 + s1] : {2{p2[12 +: 4]}}));
  assign y0 = p3;
  assign y1 = (x1[12 +: 3] | {2{p3[26 + s3 +: 3]}});
  assign y2 = ({p3[9 + s2], (ctrl[1] || ctrl[1] || !ctrl[1] ? p2[22] : (p2[10 + s1] - {x12[16 +: 3], p1[26 + s2 +: 3]}))} - x3[13 -: 1]);
  assign y3 = {2{{2{x4[24 + s2 -: 6]}}}};
endmodule
