// Seed: 1876134567
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    input supply0 id_12,
    input wire id_13,
    output tri0 id_14,
    output tri id_15,
    input wand id_16,
    output tri0 id_17,
    input tri1 id_18,
    output tri id_19,
    input supply0 id_20
);
  assign id_19 = id_9;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire id_6,
    input wor id_7,
    input tri0 id_8
    , id_11,
    output uwire id_9
);
  always @(1 == 1'b0 or negedge 1) begin : LABEL_0$display
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7,
      id_9,
      id_2,
      id_8,
      id_6,
      id_3,
      id_8,
      id_1,
      id_8,
      id_4,
      id_3,
      id_1,
      id_9,
      id_3,
      id_9,
      id_4,
      id_1,
      id_0
  );
endmodule
