5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd fsm1.1.vcd -o fsm1.1.cdd -y lib -v fsm1.1.v -F fsm
3 0 $root $root NA 0 0 1
3 0 main main fsm1.1.v 1 37 1
2 1 32 8000c 1 3d 121002 0 0 1 2 102 $u1
1 clk 3 83000b 1 0 0 0 1 1 1102
1 reset 4 3000b 1 0 0 0 1 1 1002
1 head 5 3000b 1 0 0 0 1 1 2
1 tail 6 3000b 1 0 0 0 1 1 2
1 valid 7 3000b 1 0 0 0 1 1 2
4 1 0 0
3 0 fsm main.fsm lib/fsm.v 1 35 1
2 2 23 36003f 1 1 4 0 0 next_state
2 3 23 290032 1 32 4 0 0 STATE_IDLE
2 4 23 210032 2 1a 20044 2 3 2 2 30a
2 5 23 210025 2 1 c 0 0 reset
2 6 23 21003f 2 19 20144 4 5 2 2 30a
2 7 23 18001c 0 1 400 0 0 state
2 8 23 18003f a 38 6006 6 7
2 9 23 110015 14 1 c 0 0 clock
2 10 23 9000f 0 2a 20000 0 0 1 2 2
2 11 23 90015 1f 27 2100a 9 10 1 2 2
2 12 26 20006 4 3d 12600a 0 0 1 2 1102 $u2
2 13 25 230026 1 1 4 0 0 tail
2 14 25 230026 0 2a 20000 0 0 1 2 2
2 15 25 230026 1 29 20008 13 14 1 2 2
2 16 25 1a001e 1 1 4 0 0 valid
2 17 25 1a001e 0 2a 20000 0 0 1 2 2
2 18 25 1a001e 1 29 20008 16 17 1 2 2
2 19 25 120015 1 1 4 0 0 head
2 20 25 120015 0 2a 20000 0 0 1 2 2
2 21 25 120015 1 29 20008 19 20 1 2 2
2 22 25 9000d 2 1 4 0 0 state
2 23 25 9000d 0 2a 20000 0 0 1 2 2
2 24 25 9000d 2 29 20008 22 23 1 2 2
2 25 25 90015 2 2b 20008 21 24 1 2 2
2 26 25 9001e 2 2b 20008 18 25 1 2 2
2 27 25 90026 5 2b 2100a 15 26 1 2 2
2 28 0 0 1 1 f006 0 0 next_state
2 29 0 0 2 1 f006 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 9 a 1 0 0 0 1 1 1102
1 reset 10 a 1 0 0 0 1 1 1002
1 head 11 a 1 0 0 0 1 1 2
1 tail 12 a 1 0 0 0 1 1 2
1 valid 13 a 1 0 0 0 1 1 2
1 state 20 3000b 1 0 1 0 2 1 a
1 next_state 21 83000b 1 0 1 0 2 1 a
4 29 29 29
4 28 28 28
4 8 11 11
4 11 8 0
4 12 27 0
4 27 12 0
6 29 28 1 02,02,01,,01,
3 1 fsm.$u2 main.fsm.$u2 lib/fsm.v 0 33 1
2 30 28 3d0046 1 32 4 0 0 STATE_IDLE
2 31 28 300039 1 32 8 0 0 STATE_HEAD
2 32 28 1f0039 1 1a 20104 30 31 2 2 30a
2 33 28 28002b 1 1 4 0 0 head
2 34 28 200024 1 1 4 0 0 valid
2 35 28 20002b 1 8 20044 33 34 1 2 1102
2 36 28 1f0046 1 19 20044 32 35 2 2 30a
2 37 28 12001b 0 1 400 0 0 next_state
2 38 28 120046 1 37 6 36 37
2 39 29 3d0046 0 32 10 0 0 STATE_DATA
2 40 29 300039 0 32 10 0 0 STATE_TAIL
2 41 29 1f0039 0 1a 20030 39 40 2 2 a
2 42 29 28002b 0 1 10 0 0 tail
2 43 29 200024 0 1 10 0 0 valid
2 44 29 20002b 0 8 20030 42 43 1 2 2
2 45 29 1f0046 0 19 20030 41 44 2 2 a
2 46 29 12001b 0 1 400 0 0 next_state
2 47 29 120046 0 37 22 45 46
2 48 30 3d0046 0 32 10 0 0 STATE_DATA
2 49 30 300039 0 32 10 0 0 STATE_TAIL
2 50 30 1f0039 0 1a 20030 48 49 2 2 a
2 51 30 28002b 0 1 10 0 0 tail
2 52 30 200024 0 1 10 0 0 valid
2 53 30 20002b 0 8 20030 51 52 1 2 2
2 54 30 1f0046 0 19 20030 50 53 2 2 a
2 55 30 12001b 0 1 400 0 0 next_state
2 56 30 120046 0 37 22 54 55
2 57 31 3d0046 0 32 10 0 0 STATE_IDLE
2 58 31 300039 0 32 10 0 0 STATE_HEAD
2 59 31 1f0039 0 1a 20030 57 58 2 2 a
2 60 31 28002b 0 1 10 0 0 head
2 61 31 200024 0 1 10 0 0 valid
2 62 31 20002b 0 8 20030 60 61 1 2 2
2 63 31 1f0046 0 19 20030 59 62 2 2 a
2 64 31 12001b 0 1 400 0 0 next_state
2 65 31 120046 0 37 22 63 64
2 66 31 5000e 1 32 8 0 0 STATE_TAIL
2 67 27 9000d 5 1 6 0 0 state
2 68 31 0 1 2d 20006 66 67 1 2 102
2 69 30 5000e 1 32 8 0 0 STATE_DATA
2 70 30 0 1 2d 20006 69 67 1 2 102
2 71 29 5000e 1 32 8 0 0 STATE_HEAD
2 72 29 0 1 2d 20006 71 67 1 2 102
2 73 28 5000e 1 32 4 0 0 STATE_IDLE
2 74 28 0 2 2d 3104e 73 67 1 2 1102
4 65 0 0
4 68 65 0
4 56 0 0
4 70 56 68
4 47 0 0
4 72 47 70
4 38 0 0
4 74 38 72
3 1 main.$u0 main.$u0 fsm1.1.v 0 30 1
3 1 main.$u1 main.$u1 fsm1.1.v 0 35 1
2 75 33 7000a 1 0 20004 0 0 1 4 0
2 76 33 10003 0 1 400 0 0 clk
2 77 33 1000a 1 37 11006 75 76
2 78 34 1c001e 14 1 1c 0 0 clk
2 79 34 1b001b 14 1b 2002c 78 0 1 2 1102
2 80 34 150017 0 1 400 0 0 clk
2 81 34 15001e 14 37 602e 79 80
2 82 34 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 83 34 100013 29 2c 22000a 82 0 32 2 aa aa aa aa aa aa aa aa
4 81 83 83
4 83 81 0
4 77 83 83
