<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>fh-joanneum.local</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_sbus_awfg_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>dac_dual</spirit:name>
      <spirit:busType spirit:vendor="fh-joanneum.local" spirit:library="user" spirit:name="dac_dual" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="fh-joanneum.local" spirit:library="user" spirit:name="dac_dual_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dac_sclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_sclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dac_sdin0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_sdin0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dac_sdin1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_sdin1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dac_sync</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_sync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sbus_slv</spirit:name>
      <spirit:busType spirit:vendor="fh-joanneum.local" spirit:library="user" spirit:name="sbus" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="fh-joanneum.local" spirit:library="user" spirit:name="sbus_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sbus_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sbus_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sbus_rdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sbus_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sbus_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sbus_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sbus_rd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sbus_rd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sbus_wdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sbus_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sbus_we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sbus_we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sbus_be</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sbus_be</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dac</spirit:name>
      <spirit:busType spirit:vendor="fh-joanneum.local" spirit:library="user" spirit:name="seg7" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="fh-joanneum.local" spirit:library="user" spirit:name="seg7_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_sclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>top_awfg</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 09:51:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f519a59f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f519a59f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>system_sbus_awfg_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 09:51:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f519a59f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>top_awfg</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 09:51:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e860f1b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>system_sbus_awfg_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 09:51:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e860f1b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 09:52:54 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f519a59f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>buttons</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sbus_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sbus_be</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sbus_rd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sbus_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sbus_we</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sliders</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_sdin0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_sdin1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_sync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>leds</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_jc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sbus_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sbus_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>txd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="std_logic_vector">
        <spirit:name>C_SLV_ADDR_BASE</spirit:name>
        <spirit:displayName>C Slv Addr Base</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SLV_ADDR_BASE" spirit:bitStringLength="16">0x4000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>C_SLV_ADDR_RANGE</spirit:name>
        <spirit:displayName>C Slv Addr Range</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SLV_ADDR_RANGE" spirit:bitStringLength="16">0x0010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_CORE_CLK_FREQUENCY</spirit:name>
        <spirit:displayName>C Core Clk Frequency</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_CORE_CLK_FREQUENCY">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>simulation_g</spirit:name>
        <spirit:displayName>Simulation G</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.simulation_g">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/FPGA_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/FPGA.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/bus_bridge_16_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/buscmd_b16_filesel_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/cnt_modulus_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/comp_timer_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/dac_ctrl_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/busdef_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/registers_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/comp_signal_debounce_rtl.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_rx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_tx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_top_struct.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_bridge_32_struct.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_regs_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/busdef_pkg_body.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/top_awfg_struct.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_sbus_awfg_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/FPGA_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/FPGA.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/bus_bridge_16_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/buscmd_b16_filesel_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/cnt_modulus_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/comp_timer_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/dac_ctrl_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/busdef_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/registers_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/comp_signal_debounce_rtl.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_rx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_tx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_top_struct.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_bridge_32_struct.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/uart_regs_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/busdef_pkg_body.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b92f/hdl/top_awfg_struct.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>sbus_awfg_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_sbus_awfg_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_sbus_awfg_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_sbus_awfg_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_sbus_awfg_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_sbus_awfg_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_sbus_awfg_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>sbus_awfg</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_SLV_ADDR_BASE</spirit:name>
      <spirit:displayName>C Slv Addr Base</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_SLV_ADDR_BASE" spirit:bitStringLength="16">0x4000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_SLV_ADDR_RANGE</spirit:name>
      <spirit:displayName>C Slv Addr Range</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_SLV_ADDR_RANGE" spirit:bitStringLength="16">0x0010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_CORE_CLK_FREQUENCY</spirit:name>
      <spirit:displayName>C Core Clk Frequency</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_CORE_CLK_FREQUENCY">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>simulation_g</spirit:name>
      <spirit:displayName>Simulation G</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.simulation_g">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_sbus_awfg_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>sbus_awfg</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c767afc_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ddb3414_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@739d2301_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@129d146c_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b10281_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38571638_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e17fa9d_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ebcc7df_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20e3ce1b_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d692404_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@492c649e_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c96c48f_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@229e4d02_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@722de2ac_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f698b70_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d3a00b3_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2abbba70_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@272fed42_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@185a92be_ARCHIVE_LOCATION">d:/hdl/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c095a22_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9c3209_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4fe626_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f3029c_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60647cd2_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0940ef_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf9a01_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682a43f4_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdd45dc_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4bfa8c_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5a1710_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c42e07f_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5146fb0f_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b469cd_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62da9ba5_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620ff7ee_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0a8628_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ad0274_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c41dab_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cc57c4_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de79b13_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3449089d_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41179c02_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bcc4f1_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63945b33_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1570ab_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344f4917_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122e0d49_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d87d98_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e66027_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c8cfa9_ARCHIVE_LOCATION">d:/_Projekte/Alfreda/Workspace/ip_repo/sbus_awfg_lib</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_SLV_ADDR_BASE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_SLV_ADDR_RANGE" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0cd6272f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ed7732bd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6a694c54"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9812d80c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8eed7480"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
