<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2961047-A1" country="EP" doc-number="2961047" kind="A1" date="20151230" family-id="51390774" file-reference-id="312563" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451284" ucid="EP-2961047-A1"><document-id><country>EP</country><doc-number>2961047</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13875894-A" is-representative="YES"><document-id mxw-id="PAPP193865536" load-source="docdb" format="epo"><country>EP</country><doc-number>13875894</doc-number><kind>A</kind><date>20130225</date><lang>JA</lang></document-id><document-id mxw-id="PAPP193865537" load-source="patent-office" format="original"><country>EP</country><doc-number>13875894.1</doc-number><date>20130225</date><lang>JA</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162036347" ucid="JP-2013054658-W" linkage-type="A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2013054658</doc-number><kind>W</kind><date>20130225</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1823304217" load-source="ipcr">H02M   1/00        20070101AFI20170406RMIB        </classification-ipcr><classification-ipcr mxw-id="PCL-1889085719" load-source="ipcr">H03K  17/0812      20060101ALI20161010BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1889087021" load-source="ipcr">H02H   7/00        20060101ALI20161010BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1889090717" load-source="ipcr">H02M   1/08        20060101ALI20161010BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1889093508" load-source="ipcr">H02H   7/12        20060101ALI20161010BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1987786077" load-source="docdb" scheme="CPC">H03K  17/0812      20130101 LI20140919BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987786437" load-source="docdb" scheme="CPC">H03K  17/18        20130101 FI20150226BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165545318" lang="DE" load-source="patent-office">STROMWANDLER</invention-title><invention-title mxw-id="PT165545319" lang="EN" load-source="patent-office">POWER CONVERSION DEVICE</invention-title><invention-title mxw-id="PT165545320" lang="FR" load-source="patent-office">DISPOSITIF DE CONVERSION D'ÉNERGIE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103311532" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>HITACHI LTD</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR1103319040" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>HITACHI, LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101653360" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Hitachi, Ltd.</last-name><iid>101466542</iid><address><street>6-6, Marunouchi 1-chome</street><city>Chiyoda-ku Tokyo 100-8280</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103312547" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>OGAWA KAZUTOSHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103340735" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>OGAWA, KAZUTOSHI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101642208" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>OGAWA, KAZUTOSHI</last-name><address><street>c/o Hitachi, Ltd., 6-6, Marunouchi 1-chome Chiyoda-ku</street><city>Tokyo 100-8280</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103314294" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>ISHIKAWA KATSUMI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103310929" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>ISHIKAWA, KATSUMI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648272" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>ISHIKAWA, KATSUMI</last-name><address><street>c/o Hitachi, Ltd., 6-6, Marunouchi 1-chome Chiyoda-ku</street><city>Tokyo 100-8280</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103304174" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>HATANAKA AYUMU</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103308143" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>HATANAKA, AYUMU</last-name></addressbook></inventor><inventor mxw-id="PPAR1101641006" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>HATANAKA, AYUMU</last-name><address><street>c/o Hitachi, Ltd., 6-6, Marunouchi 1-chome Chiyoda-ku</street><city>Tokyo 100-8280</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103341870" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>KAGEYAMA HIROSHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103304039" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>KAGEYAMA, HIROSHI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101640662" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>KAGEYAMA, HIROSHI</last-name><address><street>c/o Hitachi, Ltd., 6-6, Marunouchi 1-chome Chiyoda-ku</street><city>Tokyo 100-8280</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103326178" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>MASUDA TORU</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103305694" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>MASUDA, TORU</last-name></addressbook></inventor><inventor mxw-id="PPAR1101651738" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>MASUDA, TORU</last-name><address><street>c/o Hitachi, Ltd., 6-6, Marunouchi 1-chome Chiyoda-ku</street><city>Tokyo 100-8280</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101653941" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>MERH-IP Matias Erny Reichl Hoffmann</last-name><iid>101060911</iid><address><street>Paul-Heyse-Strasse 29</street><city>80336 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="JP-2013054658-W"><document-id><country>JP</country><doc-number>2013054658</doc-number><kind>W</kind><date>20130225</date><lang>JA</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014128951-A1"><document-id><country>WO</country><doc-number>2014128951</doc-number><kind>A1</kind><date>20140828</date><lang>JA</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660682895" load-source="docdb">AL</country><country mxw-id="DS660605063" load-source="docdb">AT</country><country mxw-id="DS660682897" load-source="docdb">BE</country><country mxw-id="DS660685423" load-source="docdb">BG</country><country mxw-id="DS660607540" load-source="docdb">CH</country><country mxw-id="DS660682536" load-source="docdb">CY</country><country mxw-id="DS660605064" load-source="docdb">CZ</country><country mxw-id="DS660682898" load-source="docdb">DE</country><country mxw-id="DS660682537" load-source="docdb">DK</country><country mxw-id="DS660682538" load-source="docdb">EE</country><country mxw-id="DS660608002" load-source="docdb">ES</country><country mxw-id="DS660685424" load-source="docdb">FI</country><country mxw-id="DS660685425" load-source="docdb">FR</country><country mxw-id="DS660682907" load-source="docdb">GB</country><country mxw-id="DS660682543" load-source="docdb">GR</country><country mxw-id="DS660682908" load-source="docdb">HR</country><country mxw-id="DS660605065" load-source="docdb">HU</country><country mxw-id="DS660607541" load-source="docdb">IE</country><country mxw-id="DS660682544" load-source="docdb">IS</country><country mxw-id="DS660685426" load-source="docdb">IT</country><country mxw-id="DS660682545" load-source="docdb">LI</country><country mxw-id="DS660682532" load-source="docdb">LT</country><country mxw-id="DS660605066" load-source="docdb">LU</country><country mxw-id="DS660682533" load-source="docdb">LV</country><country mxw-id="DS660682534" load-source="docdb">MC</country><country mxw-id="DS660782549" load-source="docdb">MK</country><country mxw-id="DS660782550" load-source="docdb">MT</country><country mxw-id="DS660608007" load-source="docdb">NL</country><country mxw-id="DS660605075" load-source="docdb">NO</country><country mxw-id="DS660782551" load-source="docdb">PL</country><country mxw-id="DS660682546" load-source="docdb">PT</country><country mxw-id="DS660608008" load-source="docdb">RO</country><country mxw-id="DS660682551" load-source="docdb">RS</country><country mxw-id="DS660782552" load-source="docdb">SE</country><country mxw-id="DS660682909" load-source="docdb">SI</country><country mxw-id="DS660605076" load-source="docdb">SK</country><country mxw-id="DS660782553" load-source="docdb">SM</country><country mxw-id="DS660607542" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479654" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A gate voltage and a reference value are compared in a period in which the gate voltage of a semiconductor switching element is oscillated, alternately repeating a state in which the gate voltage is larger than the reference value and a state in which the gate voltage is smaller than the reference value is detected, and short circuit or non-short-circuit is determined. Therefore, short circuit of the semiconductor switching element is accurately detected.<img id="iaf01" file="imgaf001.tif" wi="129" he="81" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759466" lang="EN" source="EPO" load-source="docdb"><p>A gate voltage and a reference value are compared in a period in which the gate voltage of a semiconductor switching element is oscillated, alternately repeating a state in which the gate voltage is larger than the reference value and a state in which the gate voltage is smaller than the reference value is detected, and short circuit or non-short-circuit is determined. Therefore, short circuit of the semiconductor switching element is accurately detected.</p></abstract><description mxw-id="PDES98404355" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">Technical Field</heading><p id="p0001" num="0001">The present invention relates to a power conversion device including a semiconductor element for performing switching operation for converting DC power into AC power or AC power into DC power.</p><heading id="h0002">Background Art</heading><p id="p0002" num="0002">A power conversion device has a function of converting DC power supplied from a DC power supply into AC power to be supplied to an AC electrical load such as a rotating electrical machine or a function of converting AC power generated by the rotating electrical machine into DC power to be supplied to the DC power supply. In order to achieve the conversion functions, the power conversion device includes an inverter circuit including a plurality of semiconductor elements and converts DC power into AC power or AC power into DC power by repeating conduction operation and interruption operation with the use of the semiconductor elements.</p><p id="p0003" num="0003"><!-- EPO <DP n="2"> --> In the above power conversion device, a gate circuit for driving the semiconductor element includes a short-circuit protection circuit in order to prevent an excessive current from flowing to the semiconductor element when abnormality occurs in the circuit to thereby break the semiconductor element because of generation of heat or a switching surge voltage.</p><p id="p0004" num="0004">Conventionally, there is known a technology described in PTL 1 as a short-circuit protection technology. In this technology, a reference value is set to a minimum gate voltage value or more for causing a rated current to flow but less than a power supply voltage value of the gate circuit, and the reference value and a detected value of a gate voltage are compared to detect short circuit.</p><heading id="h0003">Citation List</heading><heading id="h0004">Patent Literature</heading><p id="p0005" num="0005">PTL 1: <patcit id="pcit0001" dnum="JP2005006464A"><text>JP-A-2005-6464</text></patcit></p><heading id="h0005">Summary of Invention</heading><heading id="h0006">Technical Problem</heading><p id="p0006" num="0006">In recent years, in order to reduce an on-resistance of<!-- EPO <DP n="3"> --> a semiconductor element for the purpose of energy saving, a switching element including a wide-gap semiconductor made of silicon carbide (SiC) or the like has been focused. The wide-gap semiconductor switching element has a large saturation current and a large transconductance, as compared with a conventional semiconductor silicon (Si) switching element.</p><p id="p0007" num="0007"><figref idrefs="f0011">Fig. 14</figref> shows gate voltage waveforms of a conventional Si switching element. <figref idrefs="f0011">Fig. 15</figref> shows gate voltage waveforms of a wide-gap semiconductor switching element having a large transconductance.</p><p id="p0008" num="0008">In the conventional technology, in a period in which a difference between a gate voltage obtained when short circuit occurs and a gate voltage obtained when short circuit does not occur is large in <figref idrefs="f0011">Fig. 14</figref>, gate voltage detected values and a reference value are compared to detect short circuit. When short circuit does not occur, a period in which the gate voltage is constant is generated because of the Miller effect, and therefore, by setting the reference value to a minimum gate voltage or more for causing a rated current to flow but less than a power supply voltage value of the gate circuit, it is possible to detect short circuit.</p><p id="p0009" num="0009"><!-- EPO <DP n="4"> --> Meanwhile, as shown in <figref idrefs="f0011">Fig. 15</figref>, because the wide-gap semiconductor switching element has a large transconductance, a period in which a gate voltage is constant because of the Miller effect is short and a difference between a gate voltage obtained when short circuit occurs and a gate voltage obtained when short circuit does not occur is small. Therefore, it is difficult to detect short circuit in some conventional technologies.</p><p id="p0010" num="0010">The invention has been made in view of the above problem, and therefore an object thereof is provide a power conversion device capable of securely detecting short circuit of a switching element having a large transconductance such as a wide-gap semiconductor switching element.</p><heading id="h0007">Solution to Problem</heading><p id="p0011" num="0011">In order to solve the above problem, the inventors of the invention focused on oscillation of a gate waveform obtained when short circuit occurs and a gate waveform obtained when short circuit does not occur. A feedback capacitance is' discharged at the time of turning-on when short circuit does not occur, and an oscillating current is caused to flow due to the feedback capacitance and a parasitic inductance of a gate wiring. As a result, the gate voltage is oscillated. A<!-- EPO <DP n="5"> --> power conversion device according to the invention includes means for detecting such oscillation of the gate voltage to determine short circuit and non-short-circuit. In order to detect short circuit, this means compares the gate voltage and a reference value in a period in which the gate voltage is oscillated, detects that a state in which the gate voltage is larger than the reference value and a state in which the gate voltage is smaller than the reference value are alternately repeated, and determines short circuit and non-short-circuit.</p><heading id="h0008">Advantageous Effects of Invention</heading><p id="p0012" num="0012">According to the invention, it is possible to accurately detect short circuit of a switching element having a large transconductance.</p><heading id="h0009">Brief Description of Drawings</heading><p id="p0013" num="0013"><ul><li>[<figref idrefs="f0001">Fig. 1] Fig. 1</figref> shows a circuit configuration of a main part of a power conversion device which is Example 1 of the invention.</li><li>[<figref idrefs="f0001">Fig. 2] Fig. 2</figref> shows gate voltage waveforms in Example 1.</li><li>[<figref idrefs="f0002">Fig. 3] Fig. 3</figref> shows a circuit configuration of a main part of a power conversion device which is Example 2 of the<!-- EPO <DP n="6"> --> invention.</li><li>[<figref idrefs="f0002">Fig. 4] Fig. 4</figref> shows output waveforms of a differentiation circuit in Example 2.</li><li>[<figref idrefs="f0003">Fig. 5] Fig. 5</figref> shows a circuit configuration of a main part of a power conversion device which is Example 3 of the invention.</li><li>[<figref idrefs="f0004">Fig. 6] Fig. 6</figref> shows output waveforms of a differentiation circuit in Example 3.</li><li>[<figref idrefs="f0005">Fig. 7] Fig. 7</figref> shows a circuit configuration of a main part of a power conversion device which is Example 4 of the invention.</li><li>[<figref idrefs="f0006">Fig. 8] Fig. 8</figref> shows waveforms of a voltage between drain and source terminals in Example 4.</li><li>[<figref idrefs="f0007">Fig. 9] Fig. 9</figref> shows a circuit configuration of a main part of a power conversion device which is Example 5 of the invention.</li><li>[<figref idrefs="f0008">Fig. 10] Fig. 10</figref> shows drain current waveforms in Example 5.</li><li>[<figref idrefs="f0009">Fig. 11] Fig. 11</figref> shows a circuit configuration of a main part of a power conversion device which is Example 6 of the invention.</li><li>[<figref idrefs="f0010">Fig. 12] Fig. 12</figref> shows gate current waveforms in Example 6.</li><li>[<figref idrefs="f0010">Fig. 13] Fig. 13</figref> shows a circuit configuration of a main part of a power conversion device which is Example 7 of the<!-- EPO <DP n="7"> --> invention.</li><li>[<figref idrefs="f0011">Fig. 14] Fig. 14</figref> shows gate voltage waveforms of a conventional Si switching element.</li><li>[<figref idrefs="f0011">Fig. 15] Fig. 15</figref> shows gate voltage waveforms of a wide-gap semiconductor switching element.</li></ul></p><heading id="h0010">Description of Embodiments</heading><heading id="h0011">(Example 1)</heading><p id="p0014" num="0014"><figref idrefs="f0001">Fig. 1</figref> shows a circuit configuration of a main part of a power conversion device which is Example 1 of the invention, and <figref idrefs="f0001">Fig. 2</figref> shows gate voltage waveforms in this example.</p><p id="p0015" num="0015">The power conversion device of this example includes a semiconductor switching element 1 made of SiC as a constituent material, a gate circuit 5, a gate voltage detection circuit 6, a comparator 7, and a short-circuit detection circuit 8. The semiconductor switching element 1 includes a drain terminal 2, a source terminal 3, and a gate terminal 4. The gate circuit 5 for driving the semiconductor switching element 1 to turn on/off the semiconductor switching element 1 is connected between the gate terminal 4 and the source terminal 3.</p><p id="p0016" num="0016">The gate voltage detection circuit 6 detects a gate voltage that is a voltage between the gate terminal 4 and the<!-- EPO <DP n="8"> --> source terminal 3. A gate voltage detected value outputted by the gate voltage detection circuit 6 and a preset reference value 1 are compared by the comparator 7.</p><p id="p0017" num="0017">A gate voltage obtained when short circuit does not occur is oscillated by resonance of a feedback capacitance and a gate wiring, and therefore a state in which the gate voltage detected value is larger than the reference value 1 and a state in which the gate voltage detected value is smaller than the reference value 1 are alternately repeated. The comparator 7 determines that the gate voltage detected value is larger than the reference value 1 or the gate voltage detected value is smaller than the reference value 1 or determines both thereof, and outputs a determination result.</p><p id="p0018" num="0018">Based on the determination result, within a preset time period in a period in which oscillation occurs, the short-circuit detection circuit 8 determines non-short-circuit in a case where a state in which the gate voltage is larger than the reference value 1, a state in which the gate voltage is smaller than the reference value 1, or both the states is/are detected a plurality of times and determines short circuit in a case where the states are not detected. The determination result of the short-circuit detection circuit 8 is inputted to the gate circuit 5, and the gate circuit 5<!-- EPO <DP n="9"> --> interrupts a current of the semiconductor switching element 1 when short circuit occurs and performs regular switching operation when short circuit does not occur.</p><p id="p0019" num="0019">Note that the semiconductor switching element is not limited to an SiC semiconductor switching element, and other wide-gap semiconductor switching elements such as a gallium nitride (GaN) semiconductor switching element may be used (same applies to the following examples).</p><heading id="h0012">(Example 2)</heading><p id="p0020" num="0020"><figref idrefs="f0002">Fig. 3</figref> shows a circuit configuration of a main part of a power conversion device which is Example 2 of the invention. In this example, a differentiation circuit for detecting a differential value of a gate voltage is provided, an amount of change of the gate voltage is detected, and short circuit is detected based on a detected value of the amount of change of the gate voltage.</p><p id="p0021" num="0021"><figref idrefs="f0002">Fig. 4</figref> shows output waveforms of the differentiation circuit in this example. A gate voltage obtained when short circuit occurs becomes constant after reaching a power supply voltage of the gate circuit 5, and a differential value is 0. Therefore, the gate voltage maintains a value equal to or less than a reference value 2. Meanwhile, an output voltage of a differentiation circuit 9 obtained when short circuit does not<!-- EPO <DP n="10"> --> occur is oscillated, and therefore a state in which the output voltage is larger than the reference value 2 and a state in which the output voltage is smaller than the reference value 2 are alternately repeated. By using the comparator 7 and the short-circuit detection circuit 8, in the same way as Example 1, non-short-circuit is determined in a case where a state in which a differential value of the gate voltage is larger than the reference value 2, a state in which the differential value of the gate voltage is smaller than the reference value 2, or both the states is/are detected a plurality of times and short circuit is determined in a case where the states are not detected.</p><p id="p0022" num="0022">The determination result of the short-circuit detection circuit 8 is inputted to the gate circuit 5, and the gate circuit 5 interrupts a current of the semiconductor switching element 1 when short circuit occurs and performs regular switching operation when short circuit does not occur. In a period in which oscillation occurs, non-short-circuit is determined in a case where a state in which the gate voltage is larger than the reference value 2 and a state in which the gate voltage is smaller than the reference value 2 are detected a plurality of times and short circuit is determined in a case where the states are not detected. The detection result of the short-circuit detection circuit 8 is inputted to the gate<!-- EPO <DP n="11"> --> circuit 5, and the gate circuit 5 interrupts a current of the semiconductor switching element 1 when short circuit occurs and performs regular switching operation when short circuit does not occur.</p><heading id="h0013">(Example 3)</heading><p id="p0023" num="0023"><figref idrefs="f0003">Fig. 5</figref> shows a circuit configuration of a main part of a power conversion device which is Example 3 of the invention. <figref idrefs="f0004">Fig. 6</figref> shows output waveforms of a differentiation circuit in this example.</p><p id="p0024" num="0024">A difference between this example and Example 2 is to set, as reference values, a positive-side reference value 1 of the gate voltage oscillation and a negative-side reference value 2 of the gate voltage oscillation. By setting the plurality of reference values, detection accuracy is improved and erroneous detection is reduced.</p><p id="p0025" num="0025">Note that, also in a case where a plurality of reference values are set in Example 1, the detection accuracy can be improved.</p><heading id="h0014">(Example 4)</heading><p id="p0026" num="0026"><figref idrefs="f0005">Fig. 7</figref> shows a circuit configuration of a main part of a power conversion device which is Example 4 of the invention. <figref idrefs="f0006">Fig. 8</figref> shows waveforms of a voltage between drain and source terminals in this example.<!-- EPO <DP n="12"> --></p><p id="p0027" num="0027">A terminal voltage between a drain and a source obtained when short circuit occurs is slowly changed, as compared with a terminal voltage obtained when short circuit does not occur. After that, in a circuit including semiconductor elements in upper and lower arms, such as an inverter, a direct current voltage of the inverter is divided by the semiconductor elements of the upper and lower arms, and, because a general inverter includes the semiconductor elements having the same characteristic in the upper and lower arms, the direct current voltage maintains about a 1/2 voltage of an inverter voltage. In view of this, in this example, a drain-source voltage detection circuit 13 detects a voltage between the drain and source terminals after a certain time period, and a comparator 12 compares a detected value with a reference value 4. Based on a comparison result outputted by the comparator 12, a short-circuit detection circuit 22 determines non-short-circuit in a case where the detected value of the voltage between the drain and the source is smaller than the reference value 4 and determines short circuit in a case where the detected value is larger than the reference value 4.</p><p id="p0028" num="0028">In a case where an OR circuit 10 of determination results of the short-circuit detection circuit 8 in Example 1 and the short-circuit detection circuit 22 in this example determines<!-- EPO <DP n="13"> --> that one of the short-circuit detection circuits determines short circuit, the gate circuit 5 interrupts a current of the semiconductor switching element 1. This improves short-circuit detection accuracy.</p><p id="p0029" num="0029">Note that the short-circuit detection accuracy is also improved by the short-circuit detection circuit 8 in Example 2 and the short-circuit detection circuit 22 in this example.</p><heading id="h0015">(Example 5)</heading><p id="p0030" num="0030"><figref idrefs="f0007">Fig. 9</figref> shows a circuit configuration of a main part of a power conversion device which is Example 5 of the invention. <figref idrefs="f0008">Fig. 10</figref> shows drain current waveforms in this example.</p><p id="p0031" num="0031">A drain current flowing when short circuit occurs is larger than a drain current flowing when short circuit does not occur and is increased to a saturation current of the semiconductor switching element. In view of this, in this example, a drain current detection circuit 15 detects a drain current after a certain time period, and a comparator 14 compares a detected value with a reference value 5. Based on a comparison result outputted by the comparator 14, a short-circuit detection circuit 23 determines non-short-circuit in a case where the drain current detected value is smaller than the reference value 5 and determines short circuit in a case where the drain current detected value is<!-- EPO <DP n="14"> --> larger than the reference value 5.</p><p id="p0032" num="0032">In a case where the OR circuit 10 of the short-circuit detection circuit 8 in Example 1 and the short-circuit detection circuit 23 in this example determines that one of the short-circuit detection circuits determines short circuit, the gate circuit 5 interrupts a current of the semiconductor switching element 1. This improves the short-circuit detection accuracy.</p><p id="p0033" num="0033">Note that the short-circuit detection accuracy is also improved by the short-circuit detection circuit 8 in Example 2 and the short-circuit detection circuit 23 in this example.</p><heading id="h0016">(Example 6)</heading><p id="p0034" num="0034"><figref idrefs="f0009">Fig. 11</figref> shows a circuit configuration of a main part of a power conversion device which is Example 6 of the invention. <figref idrefs="f0010">Fig. 12</figref> shows gate current waveforms in this example.</p><p id="p0035" num="0035">An electric charge amount supplied to a gate of the semiconductor switching element 1 when short circuit occurs is smaller than an electric charge amount supplied thereto when short circuit does not occur. This is because, when short circuit does not occur, a feedback capacitance is discharged and an electric charge amount supplied from the gate circuit 5 is increased accordingly. In view of this, in this example,<!-- EPO <DP n="15"> --> a gate current detection circuit 18 detects a gate current of the semiconductor switching element 1, and an integrator 20 integrates detected values in a certain period and outputs an integrated value. The outputted integrated value is compared with a reference value 6 by a comparator 17. Based on a comparison result outputted by the comparator 17, a short-circuit detection circuit 24 determines short circuit in a case where the integrated value of the gate current is smaller than the reference value 6 and determines non-short-circuit in a case where the integrated value is larger than the reference value 6.</p><p id="p0036" num="0036">In a case where the OR circuit 10 of the short-circuit detection circuit 8 in Example 1 and the short-circuit detection circuit 24 in this example determines that one of the short-circuit detection circuits determines short circuit, the gate circuit 5 interrupts a current of the semiconductor switching element 1. This improves the short-circuit detection accuracy.</p><p id="p0037" num="0037">Note that the short-circuit detection accuracy is also improved by the short-circuit detection circuit 8 in Example 2 and the short-circuit detection circuit 24 in this example.</p><heading id="h0017">(Example 7)</heading><p id="p0038" num="0038"><figref idrefs="f0010">Fig. 13</figref> shows a circuit configuration of a main part of<!-- EPO <DP n="16"> --> a power conversion device which is Example 7 of the invention.</p><p id="p0039" num="0039">In order to reduce malfunction of the short-circuit detection circuit, setting an operation period in the detection circuit is effective. In view of this, in this example, in order to operate the short-circuit detection circuit 8 in a certain period immediately after turning-on in which short circuit occurs, a sampling circuit 21 is further provided in Example 1 to limit an operation time period of the short-circuit detection circuit 8. That is, a time period in which the short-circuit detection circuit 8 performs detection operation is set to be within a preset time period from a time at which a voltage between a gate terminal and a source terminal is increased.</p><p id="p0040" num="0040">Note that, the same effect can be also obtained by applying the sampling circuit 21 to the short-circuit detection circuit 8 in <figref idrefs="f0002">Fig. 3</figref>, the short-circuit detection circuit 22 in <figref idrefs="f0005">Fig. 7</figref>, the short-circuit detection circuit 23 in <figref idrefs="f0007">Fig. 9</figref>, or the short-circuit detection circuit 24 in <figref idrefs="f0009">Fig. 11</figref>.</p><heading id="h0018">Reference Signs List</heading><p id="p0041" num="0041"><dl id="dl0001" compact="compact"><dt>1</dt><dd>semiconductor element</dd><dt>2</dt><dd>drain terminal</dd><dt>3</dt><dd>source terminal<!-- EPO <DP n="17"> --></dd><dt>4</dt><dd>gate terminal</dd><dt>5</dt><dd>gate circuit</dd><dt>6</dt><dd>gate voltage detection circuit</dd><dt>7</dt><dd>comparator</dd><dt>8</dt><dd>short-circuit detection circuit</dd><dt>9</dt><dd>differentiation circuit</dd><dt>10</dt><dd>OR circuit</dd><dt>11</dt><dd>comparator</dd><dt>12</dt><dd>comparator</dd><dt>13</dt><dd>drain-source voltage detection circuit</dd><dt>14</dt><dd>comparator</dd><dt>15</dt><dd>drain current detection circuit</dd><dt>16</dt><dd>current sensor</dd><dt>17</dt><dd>comparator</dd><dt>18</dt><dd>gate current detection circuit</dd><dt>19</dt><dd>current sensor</dd><dt>20</dt><dd>integrator</dd><dt>21</dt><dd>sampling circuit</dd><dt>22</dt><dd>short-circuit detection circuit</dd><dt>23</dt><dd>short-circuit detection circuit</dd><dt>24</dt><dd>short-circuit detection circuit</dd></dl></p></description><claims mxw-id="PCLM90459287" lang="EN" load-source="patent-office"><!-- EPO <DP n="18"> --><claim id="c-en-0001" num="0001"><claim-text>A power conversion device, comprising:
<claim-text>a semiconductor switching element including a drain terminal, a source terminal, and a gate terminal;</claim-text>
<claim-text>gate voltage means for detecting a gate voltage between the gate terminal and the source terminal;</claim-text>
<claim-text>first comparison means for comparing a detected value of the gate voltage detected by the gate voltage means with a first reference value; and</claim-text>
<claim-text>first short-circuit detection means for, on the basis of a comparison result of the first comparison means, determining non-short-circuit in a case where a state in which the gate voltage is larger than the first reference value and a state in which the gate voltage is smaller than the first reference value are detected a plurality of times and determining short circuit in a case where the states are not detected.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>A power conversion device, comprising:
<claim-text>a semiconductor switching element including a drain terminal, a source terminal, and a gate terminal;</claim-text>
<claim-text>gate voltage detection means for detecting a gate voltage<!-- EPO <DP n="19"> --> between the gate terminal and the source terminal of the semiconductor switching element;</claim-text>
<claim-text>differentiation means for outputting a differential value of the gate voltage;</claim-text>
<claim-text>first comparison means for comparing the differential value of the gate voltage, the differential value being outputted by the differentiation means, with a first reference value; and</claim-text>
<claim-text>a first short-circuit detection circuit for, on the basis of a comparison result of the first comparison means, determining non-short-circuit in a case where a state in which the differential value of the gate voltage, the differential value being outputted by the differentiation means, is larger than the first reference value and a state in which the differential value is smaller than the first reference value are detected a plurality of times and determining short circuit in a case where the states are not detected.</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The power conversion device according to claim 1 or 2, wherein<br/>
as the first reference value, a plurality of first reference values are set.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text><!-- EPO <DP n="20"> --> The power conversion device according to claim 1 or 2, further comprising:
<claim-text>drain-source voltage detection means for detecting a voltage between the drain terminal and the source terminal;</claim-text>
<claim-text>second comparison means for comparing the voltage between the drain terminal and the source terminal detected by the drain-source voltage detection means with a second reference value;</claim-text>
<claim-text>second short-circuit detection means for detecting short circuit on the basis of a comparison result of the second comparison means; and</claim-text>
<claim-text>gate drive means for interrupting a current of the semiconductor switching element in a case where one of the first short-circuit detection means and the second short-circuit detection circuit means detects short circuit.</claim-text></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The power conversion device according to claim 1 or 2, further comprising:
<claim-text>drain current detection means for detecting a drain current flowing through the semiconductor switching element;</claim-text>
<claim-text>second comparison means for comparing a detected value of the drain current detected by the drain current detection means with a second reference value;</claim-text>
<claim-text>second short-circuit detection means for detecting short<!-- EPO <DP n="21"> --> circuit on the basis of a comparison result of the second comparison means; and</claim-text>
<claim-text>gate drive means for interrupting a current of the semiconductor switching element in a case where one of the first short-circuit detection means and the second short-circuit detection means detects short circuit.</claim-text></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The power conversion device according to claim 1 or 2, comprising:
<claim-text>gate current detection means for detecting a current flowing through a gate of the semiconductor switching element;</claim-text>
<claim-text>integration means for integrating a detected value of a gate current detected by the gate current detection means and outputting an integrated value;</claim-text>
<claim-text>second comparison means for comparing the integrated value outputted by the integration means with a second reference value;</claim-text>
<claim-text>second short-circuit detection means for detecting short circuit on the basis of a comparison result of the second comparison means; and</claim-text>
<claim-text>gate drive means for interrupting a current of the semiconductor switching element in a case where one of the first short-circuit detection means and the second short-circuit detection means detects short circuit.</claim-text><!-- EPO <DP n="22"> --></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The power conversion device according to any one of claims 1 to 6, wherein<br/>
an operation time period of the first short-circuit detection circuit is set to be within a preset time period from a time at which the voltage between the gate terminal and the source terminal is increased.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The power conversion device according to any one of claims 4 to 7, wherein<br/>
an operation time period of the second short-circuit detection circuit is set to be within a preset time period from a time at which the voltage between the gate terminal and the source terminal is increased.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The power conversion device according to any one of claims 1 to 8, wherein<br/>
the semiconductor switching, element is a wide-gap semiconductor switching element.</claim-text></claim></claims><drawings mxw-id="PDW20422021" load-source="patent-office"><!-- EPO <DP n="23"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="164" he="208" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="165" he="204" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0003" num="5"><img id="if0003" file="imgf0003.tif" wi="135" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0004" num="6"><img id="if0004" file="imgf0004.tif" wi="157" he="100" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0005" num="7"><img id="if0005" file="imgf0005.tif" wi="140" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0006" num="8"><img id="if0006" file="imgf0006.tif" wi="162" he="99" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> --><figure id="f0007" num="9"><img id="if0007" file="imgf0007.tif" wi="139" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0008" num="10"><img id="if0008" file="imgf0008.tif" wi="161" he="101" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0009" num="11"><img id="if0009" file="imgf0009.tif" wi="140" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0010" num="12,13"><img id="if0010" file="imgf0010.tif" wi="165" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0011" num="14,15"><img id="if0011" file="imgf0011.tif" wi="165" he="195" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="165" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="165" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
