/home/as8u22/mydocuments/Counter/counter8bit.h {0 {sccom -work work -stats=none /home/as8u22/mydocuments/Counter/counter8bit.h
** Error: (sccom-6130) File "/home/as8u22/mydocuments/Counter/counter8bit.h" passed on the command line does not have a valid C/C++ filename extension.

} {2.0 3.0} {}} {/home/as8u22/mydocuments/Digital System Synthesis/Coursework 1/Counter/CounterMain.cpp} {0 sccom\ -work\ work\ -stats=none\ \{/home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp\}\nsccom\ -reportprogress\ -work\ work\ -stats=none\ /home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp\ \n\nQuestaSim-64\ sccom\ 2021.3_2\ compiler\ 2021.09\ Sep\ 10\ 2021\n\n/home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:\ In\ constructor\ 'CounterMain::CounterMain(sc_core::sc_module_name)':\n/home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:20:94:\ error:\ no\ matching\ function\ for\ call\ to\ 'sc_core::sc_in<bool>::sc_in(const\ char\ \[12\],\ int,\ double,\ bool)'\n\ \ SC_CTOR(CounterMain):\ clock(\"SystemClock\",\ 2,\ 0.5,\ true),\ counter(\"Counter1\"),\ test1(\"Test1\")\{\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ^\nIn\ file\ included\ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_clock_ports.h:31:0,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/systemc:84,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/systemc.h:219,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/counter8bit.h:1,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:2:\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:798:5:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(const\ this_type&)\n\ \ \ \ \ sc_in(\ const\ this_type&\ )\;\n\ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:798:5:\ note:\ \ \ candidate\ expects\ 1\ argument,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:616:5:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(const\ char*,\ sc_core::sc_in<bool>::this_type&)\n\ \ \ \ \ sc_in(\ const\ char*\ name_,\ this_type&\ parent_\ )\n\ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:616:5:\ note:\ \ \ candidate\ expects\ 2\ arguments,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:594:5:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(sc_core::sc_in<bool>::this_type&)\n\ \ \ \ \ sc_in(\ this_type&\ parent_\ )\n\ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:594:5:\ note:\ \ \ candidate\ expects\ 1\ argument,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:583:5:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(const\ char*,\ sc_core::sc_in<bool>::inout_port_type&)\n\ \ \ \ \ sc_in(\ const\ char*\ name_,\ inout_port_type&\ parent_\ )\n\ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:583:5:\ note:\ \ \ candidate\ expects\ 2\ arguments,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:572:14:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(sc_core::sc_in<bool>::inout_port_type&)\n\ \ \ \ \ explicit\ sc_in(\ inout_port_type&\ parent_\ )\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:572:14:\ note:\ \ \ candidate\ expects\ 1\ argument,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:562:5:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(const\ char*,\ sc_core::sc_in<bool>::in_port_type&)\n\ \ \ \ \ sc_in(\ const\ char*\ name_,\ in_port_type&\ parent_\ )\n\ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:562:5:\ note:\ \ \ candidate\ expects\ 2\ arguments,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:552:14:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(sc_core::sc_in<bool>::in_port_type&)\n\ \ \ \ \ explicit\ sc_in(\ in_port_type&\ parent_\ )\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:552:14:\ note:\ \ \ candidate\ expects\ 1\ argument,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:542:5:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(const\ char*,\ const\ in_if_type&)\n\ \ \ \ \ sc_in(\ const\ char*\ name_,\ const\ in_if_type&\ interface_\ )\n\ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:542:5:\ note:\ \ \ candidate\ expects\ 2\ arguments,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:532:14:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(const\ in_if_type&)\n\ \ \ \ \ explicit\ sc_in(\ const\ in_if_type&\ interface_\ )\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:532:14:\ note:\ \ \ candidate\ expects\ 1\ argument,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:519:14:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in(const\ char*)\n\ \ \ \ \ explicit\ sc_in(\ const\ char*\ name_\ )\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:519:14:\ note:\ \ \ candidate\ expects\ 1\ argument,\ 4\ provided\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:506:5:\ note:\ candidate:\ sc_core::sc_in<bool>::sc_in()\n\ \ \ \ \ sc_in()\n\ \ \ \ \ ^~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:506:5:\ note:\ \ \ candidate\ expects\ 0\ arguments,\ 4\ provided\n/home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:22:24:\ error:\ no\ match\ for\ call\ to\ '(sc_core::sc_in<bool>)\ (sc_core::sc_signal<sc_dt::sc_logic>&)'\n\ \ \ counter.reset(reset_s)\;\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ^\nIn\ file\ included\ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_clock_ports.h:31:0,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/systemc:84,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/systemc.h:219,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/counter8bit.h:1,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:2:\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:645:10:\ note:\ candidate:\ void\ sc_core::sc_in<bool>::operator()(const\ in_if_type&)\n\ \ \ \ \ void\ operator\ ()\ (\ const\ in_if_type&\ interface_\ )\n\ \ \ \ \ \ \ \ \ \ ^~~~~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:645:10:\ note:\ \ \ no\ known\ conversion\ for\ argument\ 1\ from\ 'sc_core::sc_signal<sc_dt::sc_logic>'\ to\ 'const\ in_if_type&\ \{aka\ const\ sc_core::sc_signal_in_if<bool>&\}'\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:654:10:\ note:\ candidate:\ void\ sc_core::sc_in<bool>::operator()(sc_core::sc_in<bool>::in_port_type&)\n\ \ \ \ \ void\ operator\ ()\ (\ in_port_type&\ parent_\ )\n\ \ \ \ \ \ \ \ \ \ ^~~~~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:654:10:\ note:\ \ \ no\ known\ conversion\ for\ argument\ 1\ from\ 'sc_core::sc_signal<sc_dt::sc_logic>'\ to\ 'sc_core::sc_in<bool>::in_port_type&\ \{aka\ sc_core::sc_port<sc_core::sc_signal_in_if<bool>,\ 1,\ (sc_core::sc_port_policy)0>&\}'\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:663:10:\ note:\ candidate:\ void\ sc_core::sc_in<bool>::operator()(sc_core::sc_in<bool>::inout_port_type&)\n\ \ \ \ \ void\ operator\ ()\ (\ inout_port_type&\ parent_\ )\n\ \ \ \ \ \ \ \ \ \ ^~~~~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:663:10:\ note:\ \ \ no\ known\ conversion\ for\ argument\ 1\ from\ 'sc_core::sc_signal<sc_dt::sc_logic>'\ to\ 'sc_core::sc_in<bool>::inout_port_type&\ \{aka\ sc_core::sc_port<sc_core::sc_signal_inout_if<bool>,\ 1,\ (sc_core::sc_port_policy)0>&\}'\n/home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:23:26:\ error:\ no\ match\ for\ call\ to\ '(sc_core::sc_in<bool>)\ (sc_core::sc_signal<sc_dt::sc_logic>&)'\n\ \ \ counter.enable(enable_s)\;\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ^\nIn\ file\ included\ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_clock_ports.h:31:0,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/systemc:84,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/systemc.h:219,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/counter8bit.h:1,\n\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ from\ /home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:2:\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:645:10:\ note:\ candidate:\ void\ sc_core::sc_in<bool>::operator()(const\ in_if_type&)\n\ \ \ \ \ void\ operator\ ()\ (\ const\ in_if_type&\ interface_\ )\n\ \ \ \ \ \ \ \ \ \ ^~~~~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:645:10:\ note:\ \ \ no\ known\ conversion\ for\ argument\ 1\ from\ 'sc_core::sc_signal<sc_dt::sc_logic>'\ to\ 'const\ in_if_type&\ \{aka\ const\ sc_core::sc_signal_in_if<bool>&\}'\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:654:10:\ note:\ candidate:\ void\ sc_core::sc_in<bool>::operator()(sc_core::sc_in<bool>::in_port_type&)\n\ \ \ \ \ void\ operator\ ()\ (\ in_port_type&\ parent_\ )\n\ \ \ \ \ \ \ \ \ \ ^~~~~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:654:10:\ note:\ \ \ no\ known\ conversion\ for\ argument\ 1\ from\ 'sc_core::sc_signal<sc_dt::sc_logic>'\ to\ 'sc_core::sc_in<bool>::in_port_type&\ \{aka\ sc_core::sc_port<sc_core::sc_signal_in_if<bool>,\ 1,\ (sc_core::sc_port_policy)0>&\}'\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:663:10:\ note:\ candidate:\ void\ sc_core::sc_in<bool>::operator()(sc_core::sc_in<bool>::inout_port_type&)\n\ \ \ \ \ void\ operator\ ()\ (\ inout_port_type&\ parent_\ )\n\ \ \ \ \ \ \ \ \ \ ^~~~~~~~\n/srv/eda/Siemens/2021-22/RHELx86/QUESTA-CORE-PRIME_2021.3_2/questasim/include/systemc/sc_signal_ports.h:663:10:\ note:\ \ \ no\ known\ conversion\ for\ argument\ 1\ from\ 'sc_core::sc_signal<sc_dt::sc_logic>'\ to\ 'sc_core::sc_in<bool>::inout_port_type&\ \{aka\ sc_core::sc_port<sc_core::sc_signal_inout_if<bool>,\ 1,\ (sc_core::sc_port_policy)0>&\}'\n/home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:25:3:\ error:\ 'counter_counter_out'\ was\ not\ declared\ in\ this\ scope\n\ \ \ counter_counter_out(counter_out_s)\;\n\ \ \ ^~~~~~~~~~~~~~~~~~~\n/home/as8u22/mydocuments/Digital\ System\ Synthesis/Coursework\ 1/Counter/CounterMain.cpp:25:3:\ note:\ suggested\ alternative:\ 'counter_out_s'\n\ \ \ counter_counter_out(counter_out_s)\;\n\ \ \ ^~~~~~~~~~~~~~~~~~~\n\ \ \ counter_out_s\n**\ Error:\ (sccom-6142)\ Compilation\ failed.\n\n {106.0 107.0} {}} /home/as8u22/mydocuments/Counter/CounterMain.cpp {1 {sccom -work work -stats=none /home/as8u22/mydocuments/Counter/CounterMain.cpp
sccom -reportprogress -work work -stats=none /home/as8u22/mydocuments/Counter/CounterMain.cpp 

QuestaSim-64 sccom 2021.3_2 compiler 2021.09 Sep 10 2021

Exported modules:
	CounterMain

} {} {}} /home/as8u22/mydocuments/Counter/TestbenchCounter.h {0 {sccom -work work -stats=none /home/as8u22/mydocuments/Counter/TestbenchCounter.h
** Error: (sccom-6130) File "/home/as8u22/mydocuments/Counter/TestbenchCounter.h" passed on the command line does not have a valid C/C++ filename extension.

} {2.0 3.0} {}}
