{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1657358647364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1657358647365 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmos_sdram_vga EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"cmos_sdram_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1657358647435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657358647491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657358647491 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657358647531 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657358647531 ""}  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1657358647531 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657358647532 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 108 3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 108 degrees (3000 ps) for pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657358647532 ""}  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1657358647532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657358647666 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657358647845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657358647845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657358647845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1657358647845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 8865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657358647855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 8867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657358647855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 8869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657358647855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 8871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657358647855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 8873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657358647855 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1657358647855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1657358647879 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1657358647917 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 " "The parameters of the PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 and the PLL pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 and PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 and PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 and PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1657358648326 ""}  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 80 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1657358648326 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_42l1 " "Entity dcfifo_42l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j2l1 " "Entity dcfifo_j2l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1657358648886 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1657358648886 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos_sdram_vga.sdc " "Reading SDC File: 'cmos_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1657358648906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 50 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at cmos_sdram_vga.sdc(50): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1657358648908 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648908 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 51 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] pin " "Ignored filter at cmos_sdram_vga.sdc(51): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a pin" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1657358648908 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648908 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 cmos_pclk clock " "Ignored filter at cmos_sdram_vga.sdc(64): cmos_pclk could not be matched with a clock" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1657358648909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] clock " "Ignored filter at cmos_sdram_vga.sdc(64): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a clock" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1657358648909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648909 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648909 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648909 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648910 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648910 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648910 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648910 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648911 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648911 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648911 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 74 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(74): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648912 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 75 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(75): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648912 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648912 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648912 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 78 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(78): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648912 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 79 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(79): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648913 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 80 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(80): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648913 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648913 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 82 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(82): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648913 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648914 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 84 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(84): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648914 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 85 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(85): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648914 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 88 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(88): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648914 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648915 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 90 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(90): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648915 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648915 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 92 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(92): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648915 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 93 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(93): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648915 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648916 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648916 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648916 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358648916 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1657358648916 ""}
{ "Info" "ISTA_SDC_FOUND" "i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc " "Reading SDC File: 'i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1657358648929 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358648948 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1657358648948 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358648948 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1657358648948 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358648974 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358648974 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358648974 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358648974 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1657358648974 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358649008 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1657358649008 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1657358649008 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000         pclk " "  12.000         pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657358649008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      sys_clk " "  10.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657358649008 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1657358649008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649282 ""}  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 8844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649282 ""}  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649283 ""}  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649283 ""}  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649283 ""}  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649283 ""}  } { { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_rst_n " "Destination node sys_rst_n" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657358649283 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657358649283 ""}  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 8843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657358649283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 7097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657358649283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 7120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657358649283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 5176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657358649283 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657358649283 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 6159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657358649283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657358649747 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657358649752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657358649753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657358649758 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1657358649777 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1657358649778 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1657358649778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657358649778 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1657358649788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1657358649788 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657358649792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657358650268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1657358650273 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1657358650273 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1657358650273 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1657358650273 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657358650273 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll0/pll0.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 67 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1657358650341 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk~output " "PLL \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll0/pll0.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 67 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1657358650342 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 0 " "PLL \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll1/pll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 75 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 3 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1657358650355 ""}  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll1/pll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 75 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1657358650355 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll1/pll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 75 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1657358650355 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657358650419 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1657358650426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657358651040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657358651696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657358651729 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657358655265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657358655265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657358655907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1657358658102 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657358658102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1657358660479 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657358660479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657358660482 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.36 " "Total time spent on timing analysis during the Fitter is 2.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1657358660645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657358660669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657358661009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657358661011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657358661478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657358662207 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1657358662525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.fit.smsg " "Generated suppressed messages file I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657358662758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 80 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5570 " "Peak virtual memory: 5570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657358663692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 09 17:24:23 2022 " "Processing ended: Sat Jul 09 17:24:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657358663692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657358663692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657358663692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657358663692 ""}
