# Simple tester
# Tests instructions: sll
# ** Comments must have a space between "#"" and text **

addi $r1, $r0, 9999
addi $r9, $r0, 9998
blt $r9, $r1, 4		# PC = PC + 1 + 4
add $r2, $r1, $r0
add $r3, $r1, $r0
add $r4, $r1, $r0
add $r5, $r1, $r0
add $r6, $r1, $r0		# jump here
add $r7, $r1, $r0

# mul
# div 

# sw $r7, 1($r1)			# MEM[3 + 1] = 12				#9 10
# lw $r11, 1($r1)			# $r11 = MEM[3 + 1] = 12		#10 11

# j 0						# PC = 0						#11

# "cycles 30" runs the clock for 30 cycles before checking registers for correctness

cycles 10

# "checkreg A, B" checks register "A" for value "B".

 checkreg 1, 9999
 checkreg 9, 9998
 checkreg 2, 0
 checkreg 3, 0
 checkreg 4, 0
 checkreg 5, 0
 checkreg 6, 9999
 checkreg 7, 9999
