INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/AluResult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AluResult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/inslate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inslate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Extend.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Extend.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/InsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataSelect_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/PCAddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/MCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_pro3/project_pro3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
