Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan  4 16:18:34 2020
| Host         : DESKTOP-6OPJTB7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file core_control_sets_placed.rpt
| Design       : core
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              48 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                    | reg_PC/out_reg[3]_0 |                2 |              8 |
|  clk_IBUF_BUFG | reg_A/out[3]_i_1__4_n_0            | reg_PC/out_reg[3]_0 |                2 |              8 |
|  clk_IBUF_BUFG | reg_B/out[3]_i_1__1_n_0            | reg_PC/out_reg[3]_0 |                2 |              8 |
|  clk_IBUF_BUFG | reg_Page/out[3]_i_1__2_n_0         | reg_PC/out_reg[3]_0 |                2 |              8 |
|  clk_IBUF_BUFG | reg_Out/out[3]_i_1__3_n_0          | reg_PC/out_reg[3]_0 |                1 |              8 |
|  clk_IBUF_BUFG | reg_Bank/out[3]_i_1__0_n_0         | reg_PC/out_reg[3]_0 |                2 |              8 |
|  clk_IBUF_BUFG | reg_PC/ram_r_OBUF                  | reg_PC/out_reg[3]_0 |                1 |              8 |
|  clk_IBUF_BUFG | ram_c/data_to_ram_write[3]_i_1_n_0 |                     |                3 |              8 |
+----------------+------------------------------------+---------------------+------------------+----------------+


