{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599210197087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599210197096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 06:03:16 2020 " "Processing started: Fri Sep 04 06:03:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599210197096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599210197096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_UART -c FPGA_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_UART -c FPGA_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599210197096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1599210197743 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" SERIAL_COMMUNICATION_FPGA_BNO055_inst.vhd(1) " "VHDL syntax error at SERIAL_COMMUNICATION_FPGA_BNO055_inst.vhd(1) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.vhd" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1599210212591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/serial_communication_fpga_bno055_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file serial_communication_fpga_bno055/serial_communication_fpga_bno055_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" SERIAL_COMMUNICATION_FPGA_BNO055_inst.v(1) " "Verilog HDL syntax error at SERIAL_COMMUNICATION_FPGA_BNO055_inst.v(1) near text \"(\";  expecting \";\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1599210212598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects SERIAL_COMMUNICATION_FPGA_BNO055_inst.v(1) " "Verilog HDL error at SERIAL_COMMUNICATION_FPGA_BNO055_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1599210212599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/serial_communication_fpga_bno055_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file serial_communication_fpga_bno055/serial_communication_fpga_bno055_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/serial_communication_fpga_bno055_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/serial_communication_fpga_bno055_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_bb.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212626 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212626 ""} { "Info" "ISGN_ENTITY_NAME" "3 SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx " "Found entity 3: SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212626 ""} { "Info" "ISGN_ENTITY_NAME" "4 SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs " "Found entity 4: SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212626 ""} { "Info" "ISGN_ENTITY_NAME" "5 SERIAL_COMMUNICATION_FPGA_BNO055_UART " "Found entity 5: SERIAL_COMMUNICATION_FPGA_BNO055_UART" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_PIO " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_PIO" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_PIO.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210212695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210212695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "3 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module " "Found entity 3: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "4 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module " "Found entity 4: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "5 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module " "Found entity 5: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "6 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module " "Found entity 6: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "7 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module " "Found entity 7: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "8 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module " "Found entity 8: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "9 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug " "Found entity 9: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "10 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break " "Found entity 10: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "11 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk " "Found entity 11: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "12 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk " "Found entity 12: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "13 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace " "Found entity 13: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "14 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode " "Found entity 14: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "15 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace " "Found entity 15: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "16 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "17 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "18 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "19 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo " "Found entity 19: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "20 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib " "Found entity 20: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "21 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im " "Found entity 21: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "22 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_performance_monitors " "Found entity 22: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_performance_monitors" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "23 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg " "Found entity 23: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "24 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module " "Found entity 24: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "25 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem " "Found entity 25: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "26 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci " "Found entity 26: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""} { "Info" "ISGN_ENTITY_NAME" "27 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu " "Found entity 27: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213804 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004 " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213808 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002 " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213812 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001 " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599210213814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213815 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213870 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213883 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213891 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SERIAL_COMMUNICATION_FPGA_BNO055 SERIAL_COMMUNICATION_FPGA_BNO055.v(6) " "Verilog HDL error at SERIAL_COMMUNICATION_FPGA_BNO055.v(6): module \"SERIAL_COMMUNICATION_FPGA_BNO055\" cannot be declared more than once" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1599210213893 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SERIAL_COMMUNICATION_FPGA_BNO055 SERIAL_COMMUNICATION_FPGA_BNO055_bb.v(2) " "HDL info at SERIAL_COMMUNICATION_FPGA_BNO055_bb.v(2): see declaration for object \"SERIAL_COMMUNICATION_FPGA_BNO055\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_bb.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_bb.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599210213894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/serial_communication_fpga_bno055.v 0 0 " "Found 0 design units, including 0 entities, in source file serial_communication_fpga_bno055/synthesis/serial_communication_fpga_bno055.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599210213897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599210213897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/output_files/FPGA_UART.map.smsg " "Generated suppressed messages file C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/output_files/FPGA_UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1599210214070 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599210214309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 04 06:03:34 2020 " "Processing ended: Fri Sep 04 06:03:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599210214309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599210214309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599210214309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599210214309 ""}
