--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vsx475t,ff1759,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "window_design_adc/window_design_adc/adc_clk_buf" PERIOD 
= 6.25 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"window_design_adc/window_design_adc/adc_clk_mmcm" derived from  NET 
"window_design_adc/window_design_adc/adc_clk_buf" PERIOD = 6.25 ns HIGH        
50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 954 paths analyzed, 923 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.684ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"window_design_adc/window_design_adc/adc_clk90_mmcm" derived from  NET 
"window_design_adc/window_design_adc/adc_clk_buf" PERIOD = 6.25 ns HIGH        
50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.465ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk_in = PERIOD TIMEGRP "epb_clk_in" 67 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18906 paths analyzed, 3097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.654ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "TNM_sys_clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.449ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infrastructure_inst_infrastructure_inst_sys_clk_mmcm = 
PERIOD TIMEGRP         "infrastructure_inst_infrastructure_inst_sys_clk_mmcm" 
TS_sys_clk_n *         1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24800 paths analyzed, 22430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.497ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infrastructure_inst_infrastructure_inst_clk_200_mmcm = 
PERIOD TIMEGRP         "infrastructure_inst_infrastructure_inst_clk_200_mmcm" 
TS_sys_clk_n *         2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for window_design_adc/window_design_adc/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|window_design_adc/window_design|      6.250ns|      3.000ns|      3.684ns|            0|            0|            0|          956|
|_adc/adc_clk_buf               |             |             |             |             |             |             |             |
| window_design_adc/window_desig|      6.250ns|      3.684ns|          N/A|            0|            0|          954|            0|
| n_adc/adc_clk_mmcm            |             |             |             |             |             |             |             |
| window_design_adc/window_desig|      6.250ns|      3.465ns|          N/A|            0|            0|            2|            0|
| n_adc/adc_clk90_mmcm          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_n                   |     10.000ns|      4.000ns|      8.795ns|            0|            0|            0|        24800|
| TS_infrastructure_inst_infrast|      6.250ns|      5.497ns|          N/A|            0|            0|        24800|            0|
| ructure_inst_sys_clk_mmcm     |             |             |             |             |             |             |             |
| TS_infrastructure_inst_infrast|      5.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ructure_inst_clk_200_mmcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc0clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    3.684|    2.599|         |         |
adc0clk_p      |    3.684|    2.599|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    3.684|    2.599|         |         |
adc0clk_p      |    3.684|    2.599|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   13.654|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    5.497|         |         |         |
sys_clk_p      |    5.497|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    5.497|         |         |         |
sys_clk_p      |    5.497|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44662 paths, 0 nets, and 25025 connections

Design statistics:
   Minimum period:  13.654ns   (Maximum frequency:  73.239MHz)


Analysis completed Wed Feb  6 15:54:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1312 MB



