INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2016.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Alpheus' on host 'laptop-7oa3iq4p' (Windows NT_amd64 version 6.2) on Mon Nov 11 14:53:56 +0800 2019
INFO: [HLS 200-10] In directory 'C:/Xilinx/Labs/labhls'
INFO: [HLS 200-10] Opening project 'C:/Xilinx/Labs/labhls/AXISTry'.
INFO: [HLS 200-10] Opening solution 'C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.3/msys/bin/g++.exe"
   Compiling AXISTry.cpp_pre.cpp.tb.cpp
   Compiling Test_AXISTry.cpp_pre.cpp.tb.cpp
   Compiling apatb_AXISTry.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
HLS AXI-Stream with TLAST side-channel example
Success: HW and SW results match
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Xilinx\Labs\labhls\AXISTry\AXISTry_Soln\sim\verilog>call xelab xil_defaultlib.apatb_AXISTry_top -prj AXISTry.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s AXISTry  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_AXISTry_top -prj AXISTry.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s AXISTry 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AESL_axi_s_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_M_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AESL_axi_s_S_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_S_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_AXISTry_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry_mul_mul_1dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry_mul_mul_1dEe_DSP48_0
INFO: [VRFC 10-311] analyzing module AXISTry_mul_mul_1dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry_sigmoid_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry_sigmoid_arr_rom
INFO: [VRFC 10-311] analyzing module AXISTry_sigmoid_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry_test_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry_test_data_ram
INFO: [VRFC 10-311] analyzing module AXISTry_test_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry_values_hibkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry_values_hibkb_ram
INFO: [VRFC 10-311] analyzing module AXISTry_values_hibkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry_values_oucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry_values_oucud_ram
INFO: [VRFC 10-311] analyzing module AXISTry_values_oucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry_weights_HO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry_weights_HO_ram
INFO: [VRFC 10-311] analyzing module AXISTry_weights_HO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry_weights_IH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXISTry_weights_IH_ram
INFO: [VRFC 10-311] analyzing module AXISTry_weights_IH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXISTry_weights_IH_ram
Compiling module xil_defaultlib.AXISTry_weights_IH(DataWidth=16,...
Compiling module xil_defaultlib.AXISTry_weights_HO_ram
Compiling module xil_defaultlib.AXISTry_weights_HO(DataWidth=16,...
Compiling module xil_defaultlib.AXISTry_test_data_ram
Compiling module xil_defaultlib.AXISTry_test_data(DataWidth=16,A...
Compiling module xil_defaultlib.AXISTry_values_hibkb_ram
Compiling module xil_defaultlib.AXISTry_values_hibkb(DataWidth=1...
Compiling module xil_defaultlib.AXISTry_sigmoid_arr_rom
Compiling module xil_defaultlib.AXISTry_sigmoid_arr(DataWidth=8,...
Compiling module xil_defaultlib.AXISTry_values_oucud_ram
Compiling module xil_defaultlib.AXISTry_values_oucud(DataWidth=1...
Compiling module xil_defaultlib.AXISTry_mul_mul_1dEe_DSP48_0
Compiling module xil_defaultlib.AXISTry_mul_mul_1dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.AXISTry
Compiling module xil_defaultlib.fifo(DEPTH=548,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=548,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_S_AXIS
Compiling module xil_defaultlib.fifo(DEPTH=37,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=37,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_M_AXIS
Compiling module xil_defaultlib.apatb_AXISTry_top
Built simulation snapshot AXISTry

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/xsim.dir/AXISTry/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 11 14:54:14 2019...

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/AXISTry/xsim_script.tcl
# xsim {AXISTry} -autoloadwcfg -tclbatch {AXISTry.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source AXISTry.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "145765000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 145805 ns : File "C:/Xilinx/Labs/labhls/AXISTry/AXISTry_Soln/sim/verilog/AXISTry.autotb.v" Line 220
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 11 14:54:21 2019...
INFO: [COSIM 212-316] Starting C post checking ...
HLS AXI-Stream with TLAST side-channel example
Success: HW and SW results match
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
