# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/three_MUX.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/micro_store.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/microPC.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/ins_register.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/incrementer.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/decoder.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/ClkDiv.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/ins_module.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/Top.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/gen_reg.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/ins_reg.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/datapath_top.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/adr_MUX.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/gen_MUX.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/shifter.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/sign_ext.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/alu_control.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/imports/ALU/Three_One_MUX.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/imports/bit_binary_logic_VHDL/logic_unit.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/new/Arithmetic_Unit.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/new/OVF_Structural.vhd" \
"../../../../CPU_Complete.srcs/sources_1/imports/sources_1/new/FullAdder.vhd" \
"../../../../CPU_Complete.srcs/sources_1/new/periph_reg.vhd" \
"../../../../CPU_Complete.srcs/sim_1/imports/new/Top_tb.vhd" \
"../../../../CPU_Complete.srcs/sim_1/imports/new/inst-control_tb.vhd" \
"../../../../CPU_Complete.srcs/sim_1/imports/new/mem_alu_tb.vhd" \
"../../../../CPU_Complete.srcs/sim_1/new/Datapath_tb.vhd" \
"../../../../CPU_Complete.srcs/sim_1/imports/new/ALU_tb.vhd" \
"../../../../CPU_Complete.srcs/sim_1/imports/Downloads/Control_tb.vhd" \
"../../../../CPU_Complete.srcs/sim_1/new/clk_div_tb.vhd" \

# Do not sort compile order
nosort
