=====
SETUP
14.507
45.880
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_14_s0
45.880
=====
SETUP
14.535
45.852
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_15_s0
45.852
=====
SETUP
14.953
45.434
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_11_s0
45.434
=====
SETUP
15.137
45.250
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_0_s0
45.250
=====
SETUP
15.540
44.847
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_8_s0
44.847
=====
SETUP
15.544
44.844
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_2_s0
44.844
=====
SETUP
15.544
44.844
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_6_s0
44.844
=====
SETUP
15.544
44.844
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_7_s0
44.844
=====
SETUP
15.555
44.833
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_4_s0
44.833
=====
SETUP
15.728
44.660
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_9_s0
44.660
=====
SETUP
15.728
44.660
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_13_s0
44.660
=====
SETUP
15.731
44.656
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_5_s0
44.656
=====
SETUP
15.731
44.656
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_12_s0
44.656
=====
SETUP
15.739
44.649
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_1_s0
44.649
=====
SETUP
15.922
44.465
60.388
ALE_n_ibuf
27.778
30.092
AIO_latched_0_s0
34.128
34.360
ack_IRQ_ttys_0_s2
36.877
37.432
n19106_s4
37.896
38.451
n19328_s5
38.891
39.344
n19328_s3
39.596
40.113
n19331_s10
40.896
41.349
n19430_s2
42.022
42.577
n31755_s1
43.001
43.550
dbg_reg0_3_s0
44.465
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_0_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_1_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_2_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_3_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_4_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_5_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_6_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_7_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_8_s0
44.460
=====
SETUP
15.928
44.460
60.388
ALE_n_ibuf
27.778
30.092
DAL_latched_2_s0
34.128
34.360
n7350_s3
35.809
36.326
ABORT_n_s7
37.846
38.217
ABORT_n_s6
38.222
38.777
ABORT_n_s4
39.814
40.369
dbg_regw_13_s3
41.004
41.521
dbg_regw_13_s2
42.466
43.015
dbg_reg4_9_s0
44.460
=====
HOLD
-2.008
29.320
31.328
SCTL_n_ibuf
27.778
29.320
SCTL_n0_s0
29.320
=====
HOLD
-2.008
29.320
31.328
ALE_n_ibuf
27.778
29.320
ALE_n0_s0
29.320
=====
HOLD
0.199
3.749
3.549
CLK2_ibuf
0.000
1.392
tx_data_3_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.749
=====
HOLD
0.206
3.755
3.549
CLK2_ibuf
0.000
1.392
sdhd_inst/read_buf_1_s0
3.300
3.502
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.755
=====
HOLD
0.213
3.763
3.549
CLK2_ibuf
0.000
1.392
tx_data_5_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.763
=====
HOLD
0.215
3.764
3.549
CLK2_ibuf
0.000
1.392
tx_data_7_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.764
=====
HOLD
0.215
3.764
3.549
CLK2_ibuf
0.000
1.392
tx_data_6_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.764
=====
HOLD
0.215
3.764
3.549
CLK2_ibuf
0.000
1.392
tx_data_1_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.764
=====
HOLD
0.216
3.765
3.549
CLK2_ibuf
0.000
1.392
sdhd_inst/read_buf_7_s0
3.300
3.502
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.765
=====
HOLD
0.216
3.765
3.549
CLK2_ibuf
0.000
1.392
sdhd_inst/read_buf_4_s0
3.300
3.502
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.765
=====
HOLD
0.225
3.775
3.549
CLK2_ibuf
0.000
1.392
dbg_tx_data_5_s0
3.300
3.502
uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s
3.775
=====
HOLD
0.241
3.790
3.549
CLK2_ibuf
0.000
1.392
dbg_tx_data_6_s0
3.300
3.502
uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s
3.790
=====
HOLD
0.323
3.872
3.549
CLK2_ibuf
0.000
1.392
sdhd_inst/read_buf_2_s0
3.300
3.502
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.872
=====
HOLD
0.328
3.877
3.549
CLK2_ibuf
0.000
1.392
sdhd_inst/read_buf_6_s0
3.300
3.502
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.877
=====
HOLD
0.333
3.751
3.418
CLK2_ibuf
0.000
1.392
uart_tx_inst/tx_head_6_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.751
=====
HOLD
0.337
3.886
3.549
CLK2_ibuf
0.000
1.392
tx_data_0_s0
3.300
3.501
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.886
=====
HOLD
0.339
3.889
3.549
CLK2_ibuf
0.000
1.392
sdhd_inst/read_buf_5_s0
3.300
3.502
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.889
=====
HOLD
0.340
3.889
3.549
CLK2_ibuf
0.000
1.392
tx_data_4_s0
3.300
3.501
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.889
=====
HOLD
0.340
3.889
3.549
CLK2_ibuf
0.000
1.392
tx_data_2_s0
3.300
3.501
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.889
=====
HOLD
0.346
3.764
3.418
CLK2_ibuf
0.000
1.392
uart_tx_inst/tx_tail_10_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.764
=====
HOLD
0.347
3.765
3.418
CLK2_ibuf
0.000
1.392
uart_tx_inst/tx_tail_9_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.765
=====
HOLD
0.348
3.767
3.418
CLK2_ibuf
0.000
1.392
uart_tx_inst/tx_tail_8_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.767
=====
HOLD
0.348
3.767
3.418
CLK2_ibuf
0.000
1.392
uart_tx_inst/tx_tail_7_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.767
=====
HOLD
0.348
3.767
3.418
CLK2_ibuf
0.000
1.392
uart_tx_inst/tx_tail_5_s0
3.300
3.502
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.767
=====
HOLD
0.351
3.901
3.549
CLK2_ibuf
0.000
1.392
dbg_tx_data_3_s0
3.300
3.502
uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s
3.901
