onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider -height 20 CPU
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/clk
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/res
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/mem_in.adr {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/mem_in.we {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/mem_in.enable {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/mem_in.data {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/mem_in
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/mem_out
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/control_signal
add wave -noupdate -divider -height 20 Memory_Arbiter
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/cpuport1_mem_in
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/cpuport1_mem_out
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/cpuport2_mem_in
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/cpuport2_mem_out
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/ma_to_mem
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/mem_to_ma
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/current_state
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ma/next_state
add wave -noupdate -divider -height 20 Cache
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/cache/res
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_from.adr {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_from.we {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_from.enable {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_from.data {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_from
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_to.data {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_to.rdy {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/cache/cpu_to
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_from.data {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_from.rdy {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_from
add wave -noupdate /testbench/cpu/cpus(0)/u0/cpu_0/cache/toggle_signal_for_rdy
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_to.adr {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_to.we {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_to.enable {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_to.data {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/cache/mem_to
add wave -noupdate /testbench/cpu/cpus(0)/u0/cpu_0/cache/current_state
add wave -noupdate /testbench/cpu/cpus(0)/u0/cpu_0/cache/next_state
add wave -noupdate /testbench/cpu/cpus(0)/u0/cpu_0/cache/counter
add wave -noupdate -color Magenta -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/cache/cache_hit
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/cache/clk
add wave -noupdate -radix hexadecimal -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(255) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(254) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(253) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(252) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(251) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(250) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(249) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(248) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(247) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(246) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(245) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(244) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(243) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(242) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(241) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(240) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(239) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(238) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(237) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(236) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(235) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(234) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(233) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(232) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(231) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(230) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(229) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(228) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(227) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(226) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(225) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(224) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(223) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(222) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(221) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(220) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(219) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(218) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(217) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(216) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(215) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(214) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(213) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(212) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(211) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(210) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(209) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(208) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(207) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(206) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(205) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(204) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(203) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(202) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(201) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(200) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(199) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(198) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(197) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(196) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(195) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(194) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(193) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(192) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(191) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(190) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(189) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(188) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(187) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(186) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(185) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(184) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(183) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(182) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(181) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(180) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(179) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(178) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(177) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(176) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(175) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(174) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(173) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(172) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(171) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(170) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(169) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(168) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(167) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(166) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(165) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(164) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(163) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(162) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(161) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(160) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(159) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(158) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(157) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(156) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(155) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(154) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(153) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(152) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(151) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(150) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(149) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(148) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(147) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(146) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(145) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(144) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(143) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(142) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(141) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(140) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(139) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(138) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(137) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(136) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(135) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(134) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(133) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(132) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(131) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(130) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(129) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(128) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(127) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(126) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(125) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(124) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(123) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(122) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(121) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(120) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(119) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(118) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(117) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(116) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(115) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(114) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(113) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(112) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(111) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(110) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(109) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(108) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(107) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(106) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(105) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(104) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(103) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(102) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(101) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(100) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(99) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(98) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(97) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(96) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(95) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(94) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(93) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(92) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(91) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(90) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(89) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(88) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(87) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(86) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(85) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(84) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(83) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(82) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(81) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(80) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(79) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(78) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(77) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(76) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(75) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(74) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(73) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(72) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(71) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(70) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(69) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(68) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(67) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(66) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(65) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(64) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(63) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(62) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(61) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(60) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(59) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(58) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(57) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(56) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(55) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(54) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(53) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(52) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(51) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(50) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(49) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(48) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(47) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(46) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(45) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(44) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(43) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(42) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(41) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(40) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(39) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(38) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(37) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(36) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(35) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(34) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(33) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(32) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(31) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(30) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(29) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(28) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(27) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(26) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(25) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(24) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(23) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(22) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(21) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(20) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(19) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(18) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(17) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(16) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(15) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(14) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(13) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(12) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(11) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(10) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(9) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(8) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(7) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(6) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(5) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(4) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(3) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(2) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(1) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache(0) {-radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/cache/inst_cache
add wave -noupdate -radix hexadecimal -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(15) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(14) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(13) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(12) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(11) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(10) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(9) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(8) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(7) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(6) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(5) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(4) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(3) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(2) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(1) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register(0) {-radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/cache/tag_register
add wave -noupdate -radix hexadecimal -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(15) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(14) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(13) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(12) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(11) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(10) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(9) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(8) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(7) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(6) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(5) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(4) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(3) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(2) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(1) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register(0) {-radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/cache/valid_register
add wave -noupdate /testbench/cpu/led
add wave -noupdate -divider -height 20 IF
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/ifunit/res_and_stall.res {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/res_and_stall.stall {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/res_and_stall
add wave -noupdate -color Gray70 -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/ifunit/if_to_mem.adr {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/if_to_mem.we {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/if_to_mem.enable {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/if_to_mem.data {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/if_to_mem
add wave -noupdate -color Gray70 -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/ifunit/mem_to_if.data {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/mem_to_if.rdy {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/mem_to_if
add wave -noupdate -color Gray70 -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/ifunit/branch_deci.branch {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/branch_deci.target {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/branch_deci
add wave -noupdate -color Gray70 -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/stall_req
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/pc_to_mem
add wave -noupdate -color Red -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/ifunit/fetched_inst.pc {-color #ffff00000000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/fetched_inst.ir {-color #ffff00000000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/fetched_inst.valid {-color #ffff00000000 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/fetched_inst
add wave -noupdate -color Blue -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/op_disassembler1/opcode
add wave -noupdate -color Magenta -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/op_disassembler1/opcode_disassembled
add wave -noupdate -divider -height 20 ID
add wave -noupdate -color Magenta -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/op_disassembler2/opcode_disassembled
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/idunit/res_and_stall.res {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/res_and_stall.stall {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/res_and_stall
add wave -noupdate -radix hexadecimal -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(31) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(30) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(29) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(28) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(27) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(26) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(25) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(24) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(23) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(22) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(21) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(20) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(19) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(18) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(17) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(16) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(15) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(14) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(13) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(12) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(11) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(10) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(9) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(8) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(7) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(6) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(5) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(4) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(3) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(2) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(1) {-radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file(0) {-radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/reg_file
add wave -noupdate -color Gold -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.instr {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.idx_a {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.idx_b {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.idx_d {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.load {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.loadi {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.store {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.alu {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.jmp {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.jz {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.jnz {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.call {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.relative {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.rfe {-color #ffffd7d70000 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe.alu_op {-color #ffffd7d70000 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/decoded_instr_to_exe
add wave -noupdate -color Green -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/idunit/wb_to_id.d {-color #0000ffff0000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/wb_to_id.d_valid {-color #0000ffff0000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/wb_to_id.idx_d {-color #0000ffff0000 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/wb_to_id
add wave -noupdate -color Gold -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/idunit/operands_to_exe.a {-color #ffffd7d70000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/operands_to_exe.b {-color #ffffd7d70000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/operands_to_exe.i {-color #ffffd7d70000 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/idunit/operands_to_exe
add wave -noupdate -divider -height 20 EXE
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/exeunit/operands_from_id.a {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/operands_from_id.b {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/operands_from_id.i {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/operands_from_id
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/decoded_instr_from_id
add wave -noupdate -color Brown -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/exeunit/branch_to_if.branch {-color Brown -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/branch_to_if.target {-color Brown -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/branch_to_if
add wave -noupdate /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/d_valid_alu_loadi_call_exe
add wave -noupdate -color Brown -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/load_to_mem
add wave -noupdate -color Brown -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/store_to_mem
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/exeunit/wb_to_mem.d {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/wb_to_mem.d_valid {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/wb_to_mem.idx_d {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/wb_to_mem
add wave -noupdate -color Brown -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/adr_to_mem
add wave -noupdate -color Brown -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/loadi_result
add wave -noupdate -color {Sky Blue} -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/a_internal
add wave -noupdate -color {Sky Blue} -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/b_internal
add wave -noupdate -color {Sky Blue} -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/s_internal
add wave -noupdate -color {Sky Blue} -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/i_internal
add wave -noupdate -color {Sky Blue} -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/q_internal
add wave -noupdate -color {Sky Blue} -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/z_out_internal
add wave -noupdate -divider -height 20 MEM
add wave -noupdate -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/memunit/res_and_stall.res {-height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/res_and_stall.stall {-height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/res_and_stall
add wave -noupdate /testbench/cpu/cpus(0)/u0/cpu_0/memunit/d_valid_alu_loadi_call_mem
add wave -noupdate -color Gray70 -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/memunit/memory_to_mem.data {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/memory_to_mem.rdy {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/memory_to_mem
add wave -noupdate -color Gray70 -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_memory.adr {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_memory.we {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_memory.enable {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_memory.data {-color #b3b3b3b3b3b3 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_memory
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/memunit/load_inst_flag
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/memunit/store_inst_flag
add wave -noupdate -color Yellow -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/memunit/adr_from_exe
add wave -noupdate -color Yellow -radix hexadecimal -expand -subitemconfig {/testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_wb.d {-color #ffffffff0000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_wb.d_valid {-color #ffffffff0000 -height 15 -radix hexadecimal} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_wb.idx_d {-color #ffffffff0000 -height 15 -radix hexadecimal}} /testbench/cpu/cpus(0)/u0/cpu_0/memunit/mem_to_wb
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/memunit/stall_req
add wave -noupdate -color Yellow -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/memunit/data_from_memory
add wave -noupdate -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/memunit/memory_access_go_flag
add wave -noupdate -color Gray70 -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/ifunit/stall_req
add wave -noupdate -color Brown -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/load_to_mem
add wave -noupdate -color Brown -radix hexadecimal /testbench/cpu/cpus(0)/u0/cpu_0/exeunit/store_to_mem
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {101636000 ps} 0} {{Cursor 3} {1816000 ps} 0}
configure wave -namecolwidth 198
configure wave -valuecolwidth 159
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {1691399 ps} {1974548 ps}
