LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY regn_20bit IS
	GENERIC ( N : integer:=20);
	PORT (R : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			Clock, Resetn, Enable : IN STD_LOGIC;
			Q : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
	END regn_20bit;
	
ARCHITECTURE Behavior OF regn_20bit IS
	BEGIN
	PROCESS (Clock)
	BEGIN
	IF (Clock'EVENT AND Clock = '1') THEN
		IF (Resetn = '0') THEN
			Q <= (OTHERS => '0');
		ELSIF ( Enable = '1') THEN
			Q <= R;
		END IF;
	END IF;
	END PROCESS;
END Behavior;
