{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734764331249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734764331258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 14:58:51 2024 " "Processing started: Sat Dec 21 14:58:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734764331258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764331258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1127 -c Project1127 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1127 -c Project1127" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764331258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734764333176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734764333176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sev_seg-a " "Found design unit 1: sev_seg-a" {  } { { "sev_seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/sev_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342915 ""} { "Info" "ISGN_ENTITY_NAME" "1 sev_seg " "Found entity 1: sev_seg" {  } { { "sev_seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/sev_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764342915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCounter-ARCH " "Found design unit 1: BCDCounter-ARCH" {  } { { "BCDCounter.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/BCDCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342932 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "BCDCounter.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/BCDCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764342932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopModule-Behavioral " "Found design unit 1: TopModule-Behavioral" {  } { { "TopModule.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/TopModule.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342949 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/TopModule.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764342949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_seven_segment-arch " "Found design unit 1: binary_to_seven_segment-arch" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342966 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_seven_segment " "Found entity 1: binary_to_seven_segment" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764342966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764342966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binary_to_seven_segment " "Elaborating entity \"binary_to_seven_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734764343514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count binary_to_seven_segment.vhd(28) " "VHDL Process Statement warning at binary_to_seven_segment.vhd(28): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734764343516 "|binary_to_seven_segment"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count binary_to_seven_segment.vhd(30) " "VHDL Process Statement warning at binary_to_seven_segment.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734764343516 "|binary_to_seven_segment"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count binary_to_seven_segment.vhd(38) " "VHDL Process Statement warning at binary_to_seven_segment.vhd(38): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734764343516 "|binary_to_seven_segment"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_value binary_to_seven_segment.vhd(41) " "VHDL Process Statement warning at binary_to_seven_segment.vhd(41): signal \"decimal_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734764343516 "|binary_to_seven_segment"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stored_value binary_to_seven_segment.vhd(43) " "VHDL Process Statement warning at binary_to_seven_segment.vhd(43): signal \"stored_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734764343516 "|binary_to_seven_segment"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stored_value binary_to_seven_segment.vhd(36) " "VHDL Process Statement warning at binary_to_seven_segment.vhd(36): inferring latch(es) for signal or variable \"stored_value\", which holds its previous value in one or more paths through the process" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734764343516 "|binary_to_seven_segment"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decimal_value binary_to_seven_segment.vhd(36) " "VHDL Process Statement warning at binary_to_seven_segment.vhd(36): inferring latch(es) for signal or variable \"decimal_value\", which holds its previous value in one or more paths through the process" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734764343516 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[0\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[0\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343518 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[1\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[1\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343518 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[2\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[2\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343518 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[3\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[3\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343518 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[4\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[4\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343518 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[5\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[5\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[6\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[6\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[7\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[7\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[8\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[8\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[9\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[9\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[10\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[10\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[11\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[11\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[12\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[12\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[13\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[13\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[14\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[14\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[15\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[15\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[16\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[16\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[17\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[17\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[18\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[18\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_value\[19\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"decimal_value\[19\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[0\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[0\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[1\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[1\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[2\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[2\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343519 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[3\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[3\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[4\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[4\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[5\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[5\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[6\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[6\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[7\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[7\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[8\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[8\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[9\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[9\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[10\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[10\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[11\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[11\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[12\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[12\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[13\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[13\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[14\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[14\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[15\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[15\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[16\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[16\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[17\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[17\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[18\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[18\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value\[19\] binary_to_seven_segment.vhd(36) " "Inferred latch for \"stored_value\[19\]\" at binary_to_seven_segment.vhd(36)" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764343520 "|binary_to_seven_segment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg sev_seg:sev_seg_inst0 " "Elaborating entity \"sev_seg\" for hierarchy \"sev_seg:sev_seg_inst0\"" {  } { { "binary_to_seven_segment.vhd" "sev_seg_inst0" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764343546 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "binary_to_seven_segment.vhd" "Mod0" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "binary_to_seven_segment.vhd" "Div0" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "binary_to_seven_segment.vhd" "Mod1" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "binary_to_seven_segment.vhd" "Div1" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "binary_to_seven_segment.vhd" "Mod2" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "binary_to_seven_segment.vhd" "Div2" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "binary_to_seven_segment.vhd" "Mod3" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "binary_to_seven_segment.vhd" "Div3" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "binary_to_seven_segment.vhd" "Mod4" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "binary_to_seven_segment.vhd" "Div4" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "binary_to_seven_segment.vhd" "Mod5" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764343824 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734764343824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764343990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764343990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764343990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764343990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764343990 ""}  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734764343990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/lpm_divide_4nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764344485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344486 ""}  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734764344486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764344852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764344852 ""}  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734764344852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764344946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764344946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rhe " "Found entity 1: alt_u_div_rhe" {  } { { "db/alt_u_div_rhe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_rhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764345226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345226 ""}  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734764345226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/lpm_divide_0vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_eke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764345610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764345610 ""}  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734764345610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/lpm_divide_4vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764345873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764345873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764346001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764346001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764346001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764346001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734764346001 ""}  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734764346001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764346098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764346098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764346173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764346173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tke " "Found entity 1: alt_u_div_tke" {  } { { "db/alt_u_div_tke.tdf" "" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_tke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734764346270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764346270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734764350311 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_5~26 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_5~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_6~30 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_6~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/intelFPGA_lite/18.1/Project1127/db/alt_u_div_gke.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~0 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_7~18 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_7~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_8~22 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_8~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_9~26 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_9~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~0 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351137 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1734764351137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734764351532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734764351532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "binary_to_seven_segment.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1127/binary_to_seven_segment.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734764351727 "|binary_to_seven_segment|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734764351727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3437 " "Implemented 3437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734764351727 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734764351727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3382 " "Implemented 3382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734764351727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734764351727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734764351758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 14:59:11 2024 " "Processing ended: Sat Dec 21 14:59:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734764351758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734764351758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734764351758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734764351758 ""}
