# Verilog Language

## Basic
- Inverter: Inverter.v
- AND gate: ANDgate.v
- NOR gate: NORgate.v
- XNOR gate: XNORgate.v
- Declarinng Wires: WIREdecl.v
- 7458 chip: 7458chip.v

## Vectors
- Vectors: Vectors.v
- Vectors in more detail: Vectors1.v
- Vector part select: Vectors2.v
- Bitwise operators: Vectorgates.v
- Four-input Gates: Gates4.v
- Vector concatenation operator: Vectors3.v
- Vector Reversal: Vectorr.v
- Replication Operator: Vectors4.v
- More replication: Vectors5.v

## Modules: Hierarchy
- Modules: Modules.v
- Connecting ports by position: Modulepos.v
- Connecting ports by name: Modulename.v
- Three modules: Moduleshift.v
- Modules and vectors: Moduleshift8.v
- Adder1: Adder1.v
- Module Full Adder: Adder2.v
- Carry select adder: Adder3.v
- Adder-Subtractor: Adder4.v

## Procedures
- Always blocks (combinational): Alwaysblock1.v
- Always blocks (clocked): Alwaysblock2.v
- If statement: Alwaysif.v
- If statement latches: Alwaysif2.v
- Case statement: Alwayscase.v
- Priority encoder: Alwayscase2.v
- Priority encoder with casez: Alwayscasez.v
- Avoiding latches: Alwaysnolatches.v
