 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:45:31 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_184 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_275 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_184/CK (DFF_X1)                      0.0000     0.0000 r
  R_184/Q (DFF_X1)                       0.6264     0.6264 f
  U899/ZN (XNOR2_X1)                     0.3344     0.9608 r
  U496/ZN (INV_X1)                       0.1084     1.0692 f
  U901/ZN (XNOR2_X1)                     0.2578     1.3270 f
  U900/ZN (XNOR2_X1)                     0.3037     1.6307 f
  U518/ZN (OR3_X1)                       0.4430     2.0737 f
  R_275/D (DFF_X2)                       0.0000     2.0737 f
  data arrival time                                 2.0737

  clock clk (rise edge)                  2.4380     2.4380
  clock network delay (ideal)            0.0000     2.4380
  clock uncertainty                     -0.0500     2.3880
  R_275/CK (DFF_X2)                      0.0000     2.3880 r
  library setup time                    -0.3138     2.0742
  data required time                                2.0742
  -----------------------------------------------------------
  data required time                                2.0742
  data arrival time                                -2.0737
  -----------------------------------------------------------
  slack (MET)                                       0.0005


1
