
OS-LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053a0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  080055a0  080055a0  000155a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056b0  080056b0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080056b0  080056b0  000156b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056b8  080056b8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b8  080056b8  000156b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056bc  080056bc  000156bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080056c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049d8  20000074  08005734  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a4c  08005734  00024a4c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e65  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ef  00000000  00000000  00039f07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  0003d4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001150  00000000  00000000  0003e7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a414  00000000  00000000  0003f910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001517f  00000000  00000000  00069d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100cdc  00000000  00000000  0007eea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017fb7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053c0  00000000  00000000  0017fbd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000074 	.word	0x20000074
 800021c:	00000000 	.word	0x00000000
 8000220:	08005588 	.word	0x08005588

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000078 	.word	0x20000078
 800023c:	08005588 	.word	0x08005588

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b96e 	b.w	8000534 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	4604      	mov	r4, r0
 8000278:	468c      	mov	ip, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	f040 8083 	bne.w	8000386 <__udivmoddi4+0x116>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d947      	bls.n	8000316 <__udivmoddi4+0xa6>
 8000286:	fab2 f282 	clz	r2, r2
 800028a:	b142      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028c:	f1c2 0020 	rsb	r0, r2, #32
 8000290:	fa24 f000 	lsr.w	r0, r4, r0
 8000294:	4091      	lsls	r1, r2
 8000296:	4097      	lsls	r7, r2
 8000298:	ea40 0c01 	orr.w	ip, r0, r1
 800029c:	4094      	lsls	r4, r2
 800029e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	fbbc f6f8 	udiv	r6, ip, r8
 80002a8:	fa1f fe87 	uxth.w	lr, r7
 80002ac:	fb08 c116 	mls	r1, r8, r6, ip
 80002b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b4:	fb06 f10e 	mul.w	r1, r6, lr
 80002b8:	4299      	cmp	r1, r3
 80002ba:	d909      	bls.n	80002d0 <__udivmoddi4+0x60>
 80002bc:	18fb      	adds	r3, r7, r3
 80002be:	f106 30ff 	add.w	r0, r6, #4294967295
 80002c2:	f080 8119 	bcs.w	80004f8 <__udivmoddi4+0x288>
 80002c6:	4299      	cmp	r1, r3
 80002c8:	f240 8116 	bls.w	80004f8 <__udivmoddi4+0x288>
 80002cc:	3e02      	subs	r6, #2
 80002ce:	443b      	add	r3, r7
 80002d0:	1a5b      	subs	r3, r3, r1
 80002d2:	b2a4      	uxth	r4, r4
 80002d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d8:	fb08 3310 	mls	r3, r8, r0, r3
 80002dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002e4:	45a6      	cmp	lr, r4
 80002e6:	d909      	bls.n	80002fc <__udivmoddi4+0x8c>
 80002e8:	193c      	adds	r4, r7, r4
 80002ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ee:	f080 8105 	bcs.w	80004fc <__udivmoddi4+0x28c>
 80002f2:	45a6      	cmp	lr, r4
 80002f4:	f240 8102 	bls.w	80004fc <__udivmoddi4+0x28c>
 80002f8:	3802      	subs	r0, #2
 80002fa:	443c      	add	r4, r7
 80002fc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000300:	eba4 040e 	sub.w	r4, r4, lr
 8000304:	2600      	movs	r6, #0
 8000306:	b11d      	cbz	r5, 8000310 <__udivmoddi4+0xa0>
 8000308:	40d4      	lsrs	r4, r2
 800030a:	2300      	movs	r3, #0
 800030c:	e9c5 4300 	strd	r4, r3, [r5]
 8000310:	4631      	mov	r1, r6
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	b902      	cbnz	r2, 800031a <__udivmoddi4+0xaa>
 8000318:	deff      	udf	#255	; 0xff
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	2a00      	cmp	r2, #0
 8000320:	d150      	bne.n	80003c4 <__udivmoddi4+0x154>
 8000322:	1bcb      	subs	r3, r1, r7
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	fa1f f887 	uxth.w	r8, r7
 800032c:	2601      	movs	r6, #1
 800032e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000332:	0c21      	lsrs	r1, r4, #16
 8000334:	fb0e 331c 	mls	r3, lr, ip, r3
 8000338:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800033c:	fb08 f30c 	mul.w	r3, r8, ip
 8000340:	428b      	cmp	r3, r1
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0xe4>
 8000344:	1879      	adds	r1, r7, r1
 8000346:	f10c 30ff 	add.w	r0, ip, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0xe2>
 800034c:	428b      	cmp	r3, r1
 800034e:	f200 80e9 	bhi.w	8000524 <__udivmoddi4+0x2b4>
 8000352:	4684      	mov	ip, r0
 8000354:	1ac9      	subs	r1, r1, r3
 8000356:	b2a3      	uxth	r3, r4
 8000358:	fbb1 f0fe 	udiv	r0, r1, lr
 800035c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000360:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000364:	fb08 f800 	mul.w	r8, r8, r0
 8000368:	45a0      	cmp	r8, r4
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x10c>
 800036c:	193c      	adds	r4, r7, r4
 800036e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x10a>
 8000374:	45a0      	cmp	r8, r4
 8000376:	f200 80d9 	bhi.w	800052c <__udivmoddi4+0x2bc>
 800037a:	4618      	mov	r0, r3
 800037c:	eba4 0408 	sub.w	r4, r4, r8
 8000380:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000384:	e7bf      	b.n	8000306 <__udivmoddi4+0x96>
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x12e>
 800038a:	2d00      	cmp	r5, #0
 800038c:	f000 80b1 	beq.w	80004f2 <__udivmoddi4+0x282>
 8000390:	2600      	movs	r6, #0
 8000392:	e9c5 0100 	strd	r0, r1, [r5]
 8000396:	4630      	mov	r0, r6
 8000398:	4631      	mov	r1, r6
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f683 	clz	r6, r3
 80003a2:	2e00      	cmp	r6, #0
 80003a4:	d14a      	bne.n	800043c <__udivmoddi4+0x1cc>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0x140>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80b8 	bhi.w	8000520 <__udivmoddi4+0x2b0>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0103 	sbc.w	r1, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	468c      	mov	ip, r1
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	d0a8      	beq.n	8000310 <__udivmoddi4+0xa0>
 80003be:	e9c5 4c00 	strd	r4, ip, [r5]
 80003c2:	e7a5      	b.n	8000310 <__udivmoddi4+0xa0>
 80003c4:	f1c2 0320 	rsb	r3, r2, #32
 80003c8:	fa20 f603 	lsr.w	r6, r0, r3
 80003cc:	4097      	lsls	r7, r2
 80003ce:	fa01 f002 	lsl.w	r0, r1, r2
 80003d2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d6:	40d9      	lsrs	r1, r3
 80003d8:	4330      	orrs	r0, r6
 80003da:	0c03      	lsrs	r3, r0, #16
 80003dc:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e0:	fa1f f887 	uxth.w	r8, r7
 80003e4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb06 f108 	mul.w	r1, r6, r8
 80003f0:	4299      	cmp	r1, r3
 80003f2:	fa04 f402 	lsl.w	r4, r4, r2
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x19c>
 80003f8:	18fb      	adds	r3, r7, r3
 80003fa:	f106 3cff 	add.w	ip, r6, #4294967295
 80003fe:	f080 808d 	bcs.w	800051c <__udivmoddi4+0x2ac>
 8000402:	4299      	cmp	r1, r3
 8000404:	f240 808a 	bls.w	800051c <__udivmoddi4+0x2ac>
 8000408:	3e02      	subs	r6, #2
 800040a:	443b      	add	r3, r7
 800040c:	1a5b      	subs	r3, r3, r1
 800040e:	b281      	uxth	r1, r0
 8000410:	fbb3 f0fe 	udiv	r0, r3, lr
 8000414:	fb0e 3310 	mls	r3, lr, r0, r3
 8000418:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800041c:	fb00 f308 	mul.w	r3, r0, r8
 8000420:	428b      	cmp	r3, r1
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x1c4>
 8000424:	1879      	adds	r1, r7, r1
 8000426:	f100 3cff 	add.w	ip, r0, #4294967295
 800042a:	d273      	bcs.n	8000514 <__udivmoddi4+0x2a4>
 800042c:	428b      	cmp	r3, r1
 800042e:	d971      	bls.n	8000514 <__udivmoddi4+0x2a4>
 8000430:	3802      	subs	r0, #2
 8000432:	4439      	add	r1, r7
 8000434:	1acb      	subs	r3, r1, r3
 8000436:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800043a:	e778      	b.n	800032e <__udivmoddi4+0xbe>
 800043c:	f1c6 0c20 	rsb	ip, r6, #32
 8000440:	fa03 f406 	lsl.w	r4, r3, r6
 8000444:	fa22 f30c 	lsr.w	r3, r2, ip
 8000448:	431c      	orrs	r4, r3
 800044a:	fa20 f70c 	lsr.w	r7, r0, ip
 800044e:	fa01 f306 	lsl.w	r3, r1, r6
 8000452:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000456:	fa21 f10c 	lsr.w	r1, r1, ip
 800045a:	431f      	orrs	r7, r3
 800045c:	0c3b      	lsrs	r3, r7, #16
 800045e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000462:	fa1f f884 	uxth.w	r8, r4
 8000466:	fb0e 1119 	mls	r1, lr, r9, r1
 800046a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800046e:	fb09 fa08 	mul.w	sl, r9, r8
 8000472:	458a      	cmp	sl, r1
 8000474:	fa02 f206 	lsl.w	r2, r2, r6
 8000478:	fa00 f306 	lsl.w	r3, r0, r6
 800047c:	d908      	bls.n	8000490 <__udivmoddi4+0x220>
 800047e:	1861      	adds	r1, r4, r1
 8000480:	f109 30ff 	add.w	r0, r9, #4294967295
 8000484:	d248      	bcs.n	8000518 <__udivmoddi4+0x2a8>
 8000486:	458a      	cmp	sl, r1
 8000488:	d946      	bls.n	8000518 <__udivmoddi4+0x2a8>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4421      	add	r1, r4
 8000490:	eba1 010a 	sub.w	r1, r1, sl
 8000494:	b2bf      	uxth	r7, r7
 8000496:	fbb1 f0fe 	udiv	r0, r1, lr
 800049a:	fb0e 1110 	mls	r1, lr, r0, r1
 800049e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004a2:	fb00 f808 	mul.w	r8, r0, r8
 80004a6:	45b8      	cmp	r8, r7
 80004a8:	d907      	bls.n	80004ba <__udivmoddi4+0x24a>
 80004aa:	19e7      	adds	r7, r4, r7
 80004ac:	f100 31ff 	add.w	r1, r0, #4294967295
 80004b0:	d22e      	bcs.n	8000510 <__udivmoddi4+0x2a0>
 80004b2:	45b8      	cmp	r8, r7
 80004b4:	d92c      	bls.n	8000510 <__udivmoddi4+0x2a0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4427      	add	r7, r4
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	eba7 0708 	sub.w	r7, r7, r8
 80004c2:	fba0 8902 	umull	r8, r9, r0, r2
 80004c6:	454f      	cmp	r7, r9
 80004c8:	46c6      	mov	lr, r8
 80004ca:	4649      	mov	r1, r9
 80004cc:	d31a      	bcc.n	8000504 <__udivmoddi4+0x294>
 80004ce:	d017      	beq.n	8000500 <__udivmoddi4+0x290>
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x27a>
 80004d2:	ebb3 020e 	subs.w	r2, r3, lr
 80004d6:	eb67 0701 	sbc.w	r7, r7, r1
 80004da:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004de:	40f2      	lsrs	r2, r6
 80004e0:	ea4c 0202 	orr.w	r2, ip, r2
 80004e4:	40f7      	lsrs	r7, r6
 80004e6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ea:	2600      	movs	r6, #0
 80004ec:	4631      	mov	r1, r6
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	462e      	mov	r6, r5
 80004f4:	4628      	mov	r0, r5
 80004f6:	e70b      	b.n	8000310 <__udivmoddi4+0xa0>
 80004f8:	4606      	mov	r6, r0
 80004fa:	e6e9      	b.n	80002d0 <__udivmoddi4+0x60>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fd      	b.n	80002fc <__udivmoddi4+0x8c>
 8000500:	4543      	cmp	r3, r8
 8000502:	d2e5      	bcs.n	80004d0 <__udivmoddi4+0x260>
 8000504:	ebb8 0e02 	subs.w	lr, r8, r2
 8000508:	eb69 0104 	sbc.w	r1, r9, r4
 800050c:	3801      	subs	r0, #1
 800050e:	e7df      	b.n	80004d0 <__udivmoddi4+0x260>
 8000510:	4608      	mov	r0, r1
 8000512:	e7d2      	b.n	80004ba <__udivmoddi4+0x24a>
 8000514:	4660      	mov	r0, ip
 8000516:	e78d      	b.n	8000434 <__udivmoddi4+0x1c4>
 8000518:	4681      	mov	r9, r0
 800051a:	e7b9      	b.n	8000490 <__udivmoddi4+0x220>
 800051c:	4666      	mov	r6, ip
 800051e:	e775      	b.n	800040c <__udivmoddi4+0x19c>
 8000520:	4630      	mov	r0, r6
 8000522:	e74a      	b.n	80003ba <__udivmoddi4+0x14a>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	4439      	add	r1, r7
 800052a:	e713      	b.n	8000354 <__udivmoddi4+0xe4>
 800052c:	3802      	subs	r0, #2
 800052e:	443c      	add	r4, r7
 8000530:	e724      	b.n	800037c <__udivmoddi4+0x10c>
 8000532:	bf00      	nop

08000534 <__aeabi_idiv0>:
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop

08000538 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800053c:	4a08      	ldr	r2, [pc, #32]	; (8000560 <MX_FREERTOS_Init+0x28>)
 800053e:	2100      	movs	r1, #0
 8000540:	4808      	ldr	r0, [pc, #32]	; (8000564 <MX_FREERTOS_Init+0x2c>)
 8000542:	f001 fdbb 	bl	80020bc <osThreadNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a07      	ldr	r2, [pc, #28]	; (8000568 <MX_FREERTOS_Init+0x30>)
 800054a:	6013      	str	r3, [r2, #0]

  /* creation of LEDTask */
  LEDTaskHandle = osThreadNew(StartLEDTask, NULL, &LEDTask_attributes);
 800054c:	4a07      	ldr	r2, [pc, #28]	; (800056c <MX_FREERTOS_Init+0x34>)
 800054e:	2100      	movs	r1, #0
 8000550:	4807      	ldr	r0, [pc, #28]	; (8000570 <MX_FREERTOS_Init+0x38>)
 8000552:	f001 fdb3 	bl	80020bc <osThreadNew>
 8000556:	4603      	mov	r3, r0
 8000558:	4a06      	ldr	r2, [pc, #24]	; (8000574 <MX_FREERTOS_Init+0x3c>)
 800055a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}
 8000560:	080055ec 	.word	0x080055ec
 8000564:	08000579 	.word	0x08000579
 8000568:	200049a8 	.word	0x200049a8
 800056c:	08005610 	.word	0x08005610
 8000570:	08000589 	.word	0x08000589
 8000574:	200049a4 	.word	0x200049a4

08000578 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000580:	2001      	movs	r0, #1
 8000582:	f001 fe41 	bl	8002208 <osDelay>
 8000586:	e7fb      	b.n	8000580 <StartDefaultTask+0x8>

08000588 <StartLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLEDTask */
void StartLEDTask(void *argument)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLEDTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(DS0_GPIO_Port, DS0_Pin);
 8000590:	2102      	movs	r1, #2
 8000592:	4808      	ldr	r0, [pc, #32]	; (80005b4 <StartLEDTask+0x2c>)
 8000594:	f000 fd73 	bl	800107e <HAL_GPIO_TogglePin>
	  osDelay(100);
 8000598:	2064      	movs	r0, #100	; 0x64
 800059a:	f001 fe35 	bl	8002208 <osDelay>
    HAL_GPIO_TogglePin(DS1_GPIO_Port, DS1_Pin);
 800059e:	2101      	movs	r1, #1
 80005a0:	4804      	ldr	r0, [pc, #16]	; (80005b4 <StartLEDTask+0x2c>)
 80005a2:	f000 fd6c 	bl	800107e <HAL_GPIO_TogglePin>
    osDelay(50);
 80005a6:	2032      	movs	r0, #50	; 0x32
 80005a8:	f001 fe2e 	bl	8002208 <osDelay>

	  printf("csy freertos swo hello world.\n");
 80005ac:	4802      	ldr	r0, [pc, #8]	; (80005b8 <StartLEDTask+0x30>)
 80005ae:	f004 fb93 	bl	8004cd8 <puts>
	  HAL_GPIO_TogglePin(DS0_GPIO_Port, DS0_Pin);
 80005b2:	e7ed      	b.n	8000590 <StartLEDTask+0x8>
 80005b4:	40020400 	.word	0x40020400
 80005b8:	080055b4 	.word	0x080055b4

080005bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08a      	sub	sp, #40	; 0x28
 80005c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
 80005d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d2:	4b23      	ldr	r3, [pc, #140]	; (8000660 <MX_GPIO_Init+0xa4>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a22      	ldr	r2, [pc, #136]	; (8000660 <MX_GPIO_Init+0xa4>)
 80005d8:	f043 0304 	orr.w	r3, r3, #4
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b20      	ldr	r3, [pc, #128]	; (8000660 <MX_GPIO_Init+0xa4>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0304 	and.w	r3, r3, #4
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ea:	4b1d      	ldr	r3, [pc, #116]	; (8000660 <MX_GPIO_Init+0xa4>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	4a1c      	ldr	r2, [pc, #112]	; (8000660 <MX_GPIO_Init+0xa4>)
 80005f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005f4:	6313      	str	r3, [r2, #48]	; 0x30
 80005f6:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <MX_GPIO_Init+0xa4>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000602:	4b17      	ldr	r3, [pc, #92]	; (8000660 <MX_GPIO_Init+0xa4>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a16      	ldr	r2, [pc, #88]	; (8000660 <MX_GPIO_Init+0xa4>)
 8000608:	f043 0302 	orr.w	r3, r3, #2
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b14      	ldr	r3, [pc, #80]	; (8000660 <MX_GPIO_Init+0xa4>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0302 	and.w	r3, r3, #2
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800061a:	4b11      	ldr	r3, [pc, #68]	; (8000660 <MX_GPIO_Init+0xa4>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061e:	4a10      	ldr	r2, [pc, #64]	; (8000660 <MX_GPIO_Init+0xa4>)
 8000620:	f043 0301 	orr.w	r3, r3, #1
 8000624:	6313      	str	r3, [r2, #48]	; 0x30
 8000626:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <MX_GPIO_Init+0xa4>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	f003 0301 	and.w	r3, r3, #1
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DS1_Pin|DS0_Pin, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	2103      	movs	r1, #3
 8000636:	480b      	ldr	r0, [pc, #44]	; (8000664 <MX_GPIO_Init+0xa8>)
 8000638:	f000 fd08 	bl	800104c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DS1_Pin|DS0_Pin;
 800063c:	2303      	movs	r3, #3
 800063e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000640:	2301      	movs	r3, #1
 8000642:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000648:	2300      	movs	r3, #0
 800064a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	4619      	mov	r1, r3
 8000652:	4804      	ldr	r0, [pc, #16]	; (8000664 <MX_GPIO_Init+0xa8>)
 8000654:	f000 fb4e 	bl	8000cf4 <HAL_GPIO_Init>

}
 8000658:	bf00      	nop
 800065a:	3728      	adds	r7, #40	; 0x28
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40023800 	.word	0x40023800
 8000664:	40020400 	.word	0x40020400

08000668 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000670:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000674:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000678:	f003 0301 	and.w	r3, r3, #1
 800067c:	2b00      	cmp	r3, #0
 800067e:	d013      	beq.n	80006a8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000680:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000684:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000688:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800068c:	2b00      	cmp	r3, #0
 800068e:	d00b      	beq.n	80006a8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000690:	e000      	b.n	8000694 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000692:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000694:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d0f9      	beq.n	8000692 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800069e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	b2d2      	uxtb	r2, r2
 80006a6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80006a8:	687b      	ldr	r3, [r7, #4]
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr

080006b6 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b086      	sub	sp, #24
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	60f8      	str	r0, [r7, #12]
 80006be:	60b9      	str	r1, [r7, #8]
 80006c0:	607a      	str	r2, [r7, #4]
	int i = 0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	617b      	str	r3, [r7, #20]
	for(i = 0; i < len; i++)
 80006c6:	2300      	movs	r3, #0
 80006c8:	617b      	str	r3, [r7, #20]
 80006ca:	e009      	b.n	80006e0 <_write+0x2a>
		ITM_SendChar((*ptr++));
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	1c5a      	adds	r2, r3, #1
 80006d0:	60ba      	str	r2, [r7, #8]
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ffc7 	bl	8000668 <ITM_SendChar>
	for(i = 0; i < len; i++)
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	3301      	adds	r3, #1
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	697a      	ldr	r2, [r7, #20]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	dbf1      	blt.n	80006cc <_write+0x16>

	return len;
 80006e8:	687b      	ldr	r3, [r7, #4]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3718      	adds	r7, #24
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f6:	f000 f9ee 	bl	8000ad6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fa:	f000 f809 	bl	8000710 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fe:	f7ff ff5d 	bl	80005bc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000702:	f001 fc71 	bl	8001fe8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000706:	f7ff ff17 	bl	8000538 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800070a:	f001 fca1 	bl	8002050 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070e:	e7fe      	b.n	800070e <main+0x1c>

08000710 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b094      	sub	sp, #80	; 0x50
 8000714:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	2234      	movs	r2, #52	; 0x34
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f004 fa64 	bl	8004bec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000734:	f000 fcbe 	bl	80010b4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000738:	4b27      	ldr	r3, [pc, #156]	; (80007d8 <SystemClock_Config+0xc8>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073c:	4a26      	ldr	r2, [pc, #152]	; (80007d8 <SystemClock_Config+0xc8>)
 800073e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000742:	6413      	str	r3, [r2, #64]	; 0x40
 8000744:	4b24      	ldr	r3, [pc, #144]	; (80007d8 <SystemClock_Config+0xc8>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000750:	4b22      	ldr	r3, [pc, #136]	; (80007dc <SystemClock_Config+0xcc>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a21      	ldr	r2, [pc, #132]	; (80007dc <SystemClock_Config+0xcc>)
 8000756:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800075a:	6013      	str	r3, [r2, #0]
 800075c:	4b1f      	ldr	r3, [pc, #124]	; (80007dc <SystemClock_Config+0xcc>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000764:	603b      	str	r3, [r7, #0]
 8000766:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000768:	2301      	movs	r3, #1
 800076a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800076c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000770:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000772:	2302      	movs	r3, #2
 8000774:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000776:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800077a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 15;
 800077c:	230f      	movs	r3, #15
 800077e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000780:	23d8      	movs	r3, #216	; 0xd8
 8000782:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000784:	2302      	movs	r3, #2
 8000786:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	f107 031c 	add.w	r3, r7, #28
 8000790:	4618      	mov	r0, r3
 8000792:	f000 fc9f 	bl	80010d4 <HAL_RCC_OscConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800079c:	f000 f832 	bl	8000804 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a0:	230f      	movs	r3, #15
 80007a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a4:	2302      	movs	r3, #2
 80007a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007b6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007b8:	f107 0308 	add.w	r3, r7, #8
 80007bc:	2105      	movs	r1, #5
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 ff36 	bl	8001630 <HAL_RCC_ClockConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80007ca:	f000 f81b 	bl	8000804 <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3750      	adds	r7, #80	; 0x50
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000

080007e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a04      	ldr	r2, [pc, #16]	; (8000800 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d101      	bne.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007f2:	f000 f97d 	bl	8000af0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40010000 	.word	0x40010000

08000804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000808:	b672      	cpsid	i
}
 800080a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800080c:	e7fe      	b.n	800080c <Error_Handler+0x8>
	...

08000810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <HAL_MspInit+0x4c>)
 8000818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081a:	4a10      	ldr	r2, [pc, #64]	; (800085c <HAL_MspInit+0x4c>)
 800081c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000820:	6413      	str	r3, [r2, #64]	; 0x40
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <HAL_MspInit+0x4c>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <HAL_MspInit+0x4c>)
 8000830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000832:	4a0a      	ldr	r2, [pc, #40]	; (800085c <HAL_MspInit+0x4c>)
 8000834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000838:	6453      	str	r3, [r2, #68]	; 0x44
 800083a:	4b08      	ldr	r3, [pc, #32]	; (800085c <HAL_MspInit+0x4c>)
 800083c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800083e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000842:	603b      	str	r3, [r7, #0]
 8000844:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	210f      	movs	r1, #15
 800084a:	f06f 0001 	mvn.w	r0, #1
 800084e:	f000 fa27 	bl	8000ca0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800

08000860 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08c      	sub	sp, #48	; 0x30
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000870:	2200      	movs	r2, #0
 8000872:	6879      	ldr	r1, [r7, #4]
 8000874:	2019      	movs	r0, #25
 8000876:	f000 fa13 	bl	8000ca0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800087a:	2019      	movs	r0, #25
 800087c:	f000 fa2c 	bl	8000cd8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000880:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <HAL_InitTick+0xa0>)
 8000882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000884:	4a1e      	ldr	r2, [pc, #120]	; (8000900 <HAL_InitTick+0xa0>)
 8000886:	f043 0301 	orr.w	r3, r3, #1
 800088a:	6453      	str	r3, [r2, #68]	; 0x44
 800088c:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <HAL_InitTick+0xa0>)
 800088e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000898:	f107 0210 	add.w	r2, r7, #16
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	4611      	mov	r1, r2
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 f886 	bl	80019b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80008a8:	f001 f870 	bl	800198c <HAL_RCC_GetPCLK2Freq>
 80008ac:	4603      	mov	r3, r0
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008b4:	4a13      	ldr	r2, [pc, #76]	; (8000904 <HAL_InitTick+0xa4>)
 80008b6:	fba2 2303 	umull	r2, r3, r2, r3
 80008ba:	0c9b      	lsrs	r3, r3, #18
 80008bc:	3b01      	subs	r3, #1
 80008be:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008c0:	4b11      	ldr	r3, [pc, #68]	; (8000908 <HAL_InitTick+0xa8>)
 80008c2:	4a12      	ldr	r2, [pc, #72]	; (800090c <HAL_InitTick+0xac>)
 80008c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008c6:	4b10      	ldr	r3, [pc, #64]	; (8000908 <HAL_InitTick+0xa8>)
 80008c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008cc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008ce:	4a0e      	ldr	r2, [pc, #56]	; (8000908 <HAL_InitTick+0xa8>)
 80008d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008d2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008d4:	4b0c      	ldr	r3, [pc, #48]	; (8000908 <HAL_InitTick+0xa8>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008da:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <HAL_InitTick+0xa8>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80008e0:	4809      	ldr	r0, [pc, #36]	; (8000908 <HAL_InitTick+0xa8>)
 80008e2:	f001 f899 	bl	8001a18 <HAL_TIM_Base_Init>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d104      	bne.n	80008f6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80008ec:	4806      	ldr	r0, [pc, #24]	; (8000908 <HAL_InitTick+0xa8>)
 80008ee:	f001 f8f5 	bl	8001adc <HAL_TIM_Base_Start_IT>
 80008f2:	4603      	mov	r3, r0
 80008f4:	e000      	b.n	80008f8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80008f6:	2301      	movs	r3, #1
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3730      	adds	r7, #48	; 0x30
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40023800 	.word	0x40023800
 8000904:	431bde83 	.word	0x431bde83
 8000908:	200049ac 	.word	0x200049ac
 800090c:	40010000 	.word	0x40010000

08000910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000914:	e7fe      	b.n	8000914 <NMI_Handler+0x4>

08000916 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000916:	b480      	push	{r7}
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800091a:	e7fe      	b.n	800091a <HardFault_Handler+0x4>

0800091c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000920:	e7fe      	b.n	8000920 <MemManage_Handler+0x4>

08000922 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000926:	e7fe      	b.n	8000926 <BusFault_Handler+0x4>

08000928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800092c:	e7fe      	b.n	800092c <UsageFault_Handler+0x4>

0800092e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000940:	4802      	ldr	r0, [pc, #8]	; (800094c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000942:	f001 f943 	bl	8001bcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200049ac 	.word	0x200049ac

08000950 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800095c:	2300      	movs	r3, #0
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	e00a      	b.n	8000978 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000962:	f3af 8000 	nop.w
 8000966:	4601      	mov	r1, r0
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	1c5a      	adds	r2, r3, #1
 800096c:	60ba      	str	r2, [r7, #8]
 800096e:	b2ca      	uxtb	r2, r1
 8000970:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	3301      	adds	r3, #1
 8000976:	617b      	str	r3, [r7, #20]
 8000978:	697a      	ldr	r2, [r7, #20]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	429a      	cmp	r2, r3
 800097e:	dbf0      	blt.n	8000962 <_read+0x12>
	}

return len;
 8000980:	687b      	ldr	r3, [r7, #4]
}
 8000982:	4618      	mov	r0, r3
 8000984:	3718      	adds	r7, #24
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <_close>:
	}
	return len;
}

int _close(int file)
{
 800098a:	b480      	push	{r7}
 800098c:	b083      	sub	sp, #12
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
	return -1;
 8000992:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000996:	4618      	mov	r0, r3
 8000998:	370c      	adds	r7, #12
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009a2:	b480      	push	{r7}
 80009a4:	b083      	sub	sp, #12
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
 80009aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009b2:	605a      	str	r2, [r3, #4]
	return 0;
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <_isatty>:

int _isatty(int file)
{
 80009c2:	b480      	push	{r7}
 80009c4:	b083      	sub	sp, #12
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	6078      	str	r0, [r7, #4]
	return 1;
 80009ca:	2301      	movs	r3, #1
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	607a      	str	r2, [r7, #4]
	return 0;
 80009e4:	2300      	movs	r3, #0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3714      	adds	r7, #20
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
	...

080009f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009fc:	4a14      	ldr	r2, [pc, #80]	; (8000a50 <_sbrk+0x5c>)
 80009fe:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <_sbrk+0x60>)
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a08:	4b13      	ldr	r3, [pc, #76]	; (8000a58 <_sbrk+0x64>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d102      	bne.n	8000a16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a10:	4b11      	ldr	r3, [pc, #68]	; (8000a58 <_sbrk+0x64>)
 8000a12:	4a12      	ldr	r2, [pc, #72]	; (8000a5c <_sbrk+0x68>)
 8000a14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a16:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <_sbrk+0x64>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d207      	bcs.n	8000a34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a24:	f004 f8aa 	bl	8004b7c <__errno>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a32:	e009      	b.n	8000a48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <_sbrk+0x64>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a3a:	4b07      	ldr	r3, [pc, #28]	; (8000a58 <_sbrk+0x64>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4413      	add	r3, r2
 8000a42:	4a05      	ldr	r2, [pc, #20]	; (8000a58 <_sbrk+0x64>)
 8000a44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a46:	68fb      	ldr	r3, [r7, #12]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3718      	adds	r7, #24
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20080000 	.word	0x20080000
 8000a54:	00000400 	.word	0x00000400
 8000a58:	20000090 	.word	0x20000090
 8000a5c:	20004a50 	.word	0x20004a50

08000a60 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a64:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <SystemInit+0x20>)
 8000a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a6a:	4a05      	ldr	r2, [pc, #20]	; (8000a80 <SystemInit+0x20>)
 8000a6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	e000ed00 	.word	0xe000ed00

08000a84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000abc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a88:	480d      	ldr	r0, [pc, #52]	; (8000ac0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a8a:	490e      	ldr	r1, [pc, #56]	; (8000ac4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a8c:	4a0e      	ldr	r2, [pc, #56]	; (8000ac8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a90:	e002      	b.n	8000a98 <LoopCopyDataInit>

08000a92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a96:	3304      	adds	r3, #4

08000a98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a9c:	d3f9      	bcc.n	8000a92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a9e:	4a0b      	ldr	r2, [pc, #44]	; (8000acc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000aa0:	4c0b      	ldr	r4, [pc, #44]	; (8000ad0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000aa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aa4:	e001      	b.n	8000aaa <LoopFillZerobss>

08000aa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aa8:	3204      	adds	r2, #4

08000aaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aac:	d3fb      	bcc.n	8000aa6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000aae:	f7ff ffd7 	bl	8000a60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ab2:	f004 f869 	bl	8004b88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ab6:	f7ff fe1c 	bl	80006f2 <main>
  bx  lr    
 8000aba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000abc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000ac8:	080056c0 	.word	0x080056c0
  ldr r2, =_sbss
 8000acc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ad0:	20004a4c 	.word	0x20004a4c

08000ad4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ad4:	e7fe      	b.n	8000ad4 <ADC_IRQHandler>

08000ad6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ada:	2003      	movs	r0, #3
 8000adc:	f000 f8d5 	bl	8000c8a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f7ff febd 	bl	8000860 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000ae6:	f7ff fe93 	bl	8000810 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000aea:	2300      	movs	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af4:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_IncTick+0x20>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	461a      	mov	r2, r3
 8000afa:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_IncTick+0x24>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4413      	add	r3, r2
 8000b00:	4a04      	ldr	r2, [pc, #16]	; (8000b14 <HAL_IncTick+0x24>)
 8000b02:	6013      	str	r3, [r2, #0]
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	20000008 	.word	0x20000008
 8000b14:	200049f8 	.word	0x200049f8

08000b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b1c:	4b03      	ldr	r3, [pc, #12]	; (8000b2c <HAL_GetTick+0x14>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	200049f8 	.word	0x200049f8

08000b30 <__NVIC_SetPriorityGrouping>:
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <__NVIC_SetPriorityGrouping+0x40>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <__NVIC_SetPriorityGrouping+0x44>)
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b5e:	4a04      	ldr	r2, [pc, #16]	; (8000b70 <__NVIC_SetPriorityGrouping+0x40>)
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	60d3      	str	r3, [r2, #12]
}
 8000b64:	bf00      	nop
 8000b66:	3714      	adds	r7, #20
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	e000ed00 	.word	0xe000ed00
 8000b74:	05fa0000 	.word	0x05fa0000

08000b78 <__NVIC_GetPriorityGrouping>:
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b7c:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <__NVIC_GetPriorityGrouping+0x18>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	0a1b      	lsrs	r3, r3, #8
 8000b82:	f003 0307 	and.w	r3, r3, #7
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <__NVIC_EnableIRQ>:
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	db0b      	blt.n	8000bbe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	f003 021f 	and.w	r2, r3, #31
 8000bac:	4907      	ldr	r1, [pc, #28]	; (8000bcc <__NVIC_EnableIRQ+0x38>)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	095b      	lsrs	r3, r3, #5
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000e100 	.word	0xe000e100

08000bd0 <__NVIC_SetPriority>:
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	6039      	str	r1, [r7, #0]
 8000bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db0a      	blt.n	8000bfa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	490c      	ldr	r1, [pc, #48]	; (8000c1c <__NVIC_SetPriority+0x4c>)
 8000bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bee:	0112      	lsls	r2, r2, #4
 8000bf0:	b2d2      	uxtb	r2, r2
 8000bf2:	440b      	add	r3, r1
 8000bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000bf8:	e00a      	b.n	8000c10 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4908      	ldr	r1, [pc, #32]	; (8000c20 <__NVIC_SetPriority+0x50>)
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	f003 030f 	and.w	r3, r3, #15
 8000c06:	3b04      	subs	r3, #4
 8000c08:	0112      	lsls	r2, r2, #4
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	440b      	add	r3, r1
 8000c0e:	761a      	strb	r2, [r3, #24]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000e100 	.word	0xe000e100
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <NVIC_EncodePriority>:
{
 8000c24:	b480      	push	{r7}
 8000c26:	b089      	sub	sp, #36	; 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	f1c3 0307 	rsb	r3, r3, #7
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	bf28      	it	cs
 8000c42:	2304      	movcs	r3, #4
 8000c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	3304      	adds	r3, #4
 8000c4a:	2b06      	cmp	r3, #6
 8000c4c:	d902      	bls.n	8000c54 <NVIC_EncodePriority+0x30>
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3b03      	subs	r3, #3
 8000c52:	e000      	b.n	8000c56 <NVIC_EncodePriority+0x32>
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c58:	f04f 32ff 	mov.w	r2, #4294967295
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43da      	mvns	r2, r3
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	401a      	ands	r2, r3
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
 8000c76:	43d9      	mvns	r1, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c7c:	4313      	orrs	r3, r2
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3724      	adds	r7, #36	; 0x24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f7ff ff4c 	bl	8000b30 <__NVIC_SetPriorityGrouping>
}
 8000c98:	bf00      	nop
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
 8000cac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cb2:	f7ff ff61 	bl	8000b78 <__NVIC_GetPriorityGrouping>
 8000cb6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	68b9      	ldr	r1, [r7, #8]
 8000cbc:	6978      	ldr	r0, [r7, #20]
 8000cbe:	f7ff ffb1 	bl	8000c24 <NVIC_EncodePriority>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cc8:	4611      	mov	r1, r2
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ff80 	bl	8000bd0 <__NVIC_SetPriority>
}
 8000cd0:	bf00      	nop
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ff54 	bl	8000b94 <__NVIC_EnableIRQ>
}
 8000cec:	bf00      	nop
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b089      	sub	sp, #36	; 0x24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000d06:	2300      	movs	r3, #0
 8000d08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61fb      	str	r3, [r7, #28]
 8000d12:	e175      	b.n	8001000 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000d14:	2201      	movs	r2, #1
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	697a      	ldr	r2, [r7, #20]
 8000d24:	4013      	ands	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	f040 8164 	bne.w	8000ffa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d00b      	beq.n	8000d52 <HAL_GPIO_Init+0x5e>
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	2b02      	cmp	r3, #2
 8000d40:	d007      	beq.n	8000d52 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d46:	2b11      	cmp	r3, #17
 8000d48:	d003      	beq.n	8000d52 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b12      	cmp	r3, #18
 8000d50:	d130      	bne.n	8000db4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43db      	mvns	r3, r3
 8000d64:	69ba      	ldr	r2, [r7, #24]
 8000d66:	4013      	ands	r3, r2
 8000d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	68da      	ldr	r2, [r3, #12]
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d88:	2201      	movs	r2, #1
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	43db      	mvns	r3, r3
 8000d92:	69ba      	ldr	r2, [r7, #24]
 8000d94:	4013      	ands	r3, r2
 8000d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	091b      	lsrs	r3, r3, #4
 8000d9e:	f003 0201 	and.w	r2, r3, #1
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	43db      	mvns	r3, r3
 8000dc6:	69ba      	ldr	r2, [r7, #24]
 8000dc8:	4013      	ands	r3, r2
 8000dca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	689a      	ldr	r2, [r3, #8]
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d003      	beq.n	8000df4 <HAL_GPIO_Init+0x100>
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b12      	cmp	r3, #18
 8000df2:	d123      	bne.n	8000e3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	08da      	lsrs	r2, r3, #3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3208      	adds	r2, #8
 8000dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	f003 0307 	and.w	r3, r3, #7
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	220f      	movs	r2, #15
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	4013      	ands	r3, r2
 8000e16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	691a      	ldr	r2, [r3, #16]
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	08da      	lsrs	r2, r3, #3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	3208      	adds	r2, #8
 8000e36:	69b9      	ldr	r1, [r7, #24]
 8000e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f003 0203 	and.w	r2, r3, #3
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	f000 80be 	beq.w	8000ffa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7e:	4b66      	ldr	r3, [pc, #408]	; (8001018 <HAL_GPIO_Init+0x324>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	4a65      	ldr	r2, [pc, #404]	; (8001018 <HAL_GPIO_Init+0x324>)
 8000e84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e88:	6453      	str	r3, [r2, #68]	; 0x44
 8000e8a:	4b63      	ldr	r3, [pc, #396]	; (8001018 <HAL_GPIO_Init+0x324>)
 8000e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000e96:	4a61      	ldr	r2, [pc, #388]	; (800101c <HAL_GPIO_Init+0x328>)
 8000e98:	69fb      	ldr	r3, [r7, #28]
 8000e9a:	089b      	lsrs	r3, r3, #2
 8000e9c:	3302      	adds	r3, #2
 8000e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f003 0303 	and.w	r3, r3, #3
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	220f      	movs	r2, #15
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a58      	ldr	r2, [pc, #352]	; (8001020 <HAL_GPIO_Init+0x32c>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d037      	beq.n	8000f32 <HAL_GPIO_Init+0x23e>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a57      	ldr	r2, [pc, #348]	; (8001024 <HAL_GPIO_Init+0x330>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d031      	beq.n	8000f2e <HAL_GPIO_Init+0x23a>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a56      	ldr	r2, [pc, #344]	; (8001028 <HAL_GPIO_Init+0x334>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d02b      	beq.n	8000f2a <HAL_GPIO_Init+0x236>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a55      	ldr	r2, [pc, #340]	; (800102c <HAL_GPIO_Init+0x338>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d025      	beq.n	8000f26 <HAL_GPIO_Init+0x232>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a54      	ldr	r2, [pc, #336]	; (8001030 <HAL_GPIO_Init+0x33c>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d01f      	beq.n	8000f22 <HAL_GPIO_Init+0x22e>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a53      	ldr	r2, [pc, #332]	; (8001034 <HAL_GPIO_Init+0x340>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d019      	beq.n	8000f1e <HAL_GPIO_Init+0x22a>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a52      	ldr	r2, [pc, #328]	; (8001038 <HAL_GPIO_Init+0x344>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d013      	beq.n	8000f1a <HAL_GPIO_Init+0x226>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a51      	ldr	r2, [pc, #324]	; (800103c <HAL_GPIO_Init+0x348>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d00d      	beq.n	8000f16 <HAL_GPIO_Init+0x222>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a50      	ldr	r2, [pc, #320]	; (8001040 <HAL_GPIO_Init+0x34c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d007      	beq.n	8000f12 <HAL_GPIO_Init+0x21e>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a4f      	ldr	r2, [pc, #316]	; (8001044 <HAL_GPIO_Init+0x350>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d101      	bne.n	8000f0e <HAL_GPIO_Init+0x21a>
 8000f0a:	2309      	movs	r3, #9
 8000f0c:	e012      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f0e:	230a      	movs	r3, #10
 8000f10:	e010      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f12:	2308      	movs	r3, #8
 8000f14:	e00e      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f16:	2307      	movs	r3, #7
 8000f18:	e00c      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f1a:	2306      	movs	r3, #6
 8000f1c:	e00a      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f1e:	2305      	movs	r3, #5
 8000f20:	e008      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f22:	2304      	movs	r3, #4
 8000f24:	e006      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f26:	2303      	movs	r3, #3
 8000f28:	e004      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	e002      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e000      	b.n	8000f34 <HAL_GPIO_Init+0x240>
 8000f32:	2300      	movs	r3, #0
 8000f34:	69fa      	ldr	r2, [r7, #28]
 8000f36:	f002 0203 	and.w	r2, r2, #3
 8000f3a:	0092      	lsls	r2, r2, #2
 8000f3c:	4093      	lsls	r3, r2
 8000f3e:	69ba      	ldr	r2, [r7, #24]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f44:	4935      	ldr	r1, [pc, #212]	; (800101c <HAL_GPIO_Init+0x328>)
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	089b      	lsrs	r3, r3, #2
 8000f4a:	3302      	adds	r3, #2
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f52:	4b3d      	ldr	r3, [pc, #244]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d003      	beq.n	8000f76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f76:	4a34      	ldr	r2, [pc, #208]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f7c:	4b32      	ldr	r3, [pc, #200]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	43db      	mvns	r3, r3
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d003      	beq.n	8000fa0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fa0:	4a29      	ldr	r2, [pc, #164]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fa6:	4b28      	ldr	r3, [pc, #160]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d003      	beq.n	8000fca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fca:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ff4:	4a14      	ldr	r2, [pc, #80]	; (8001048 <HAL_GPIO_Init+0x354>)
 8000ff6:	69bb      	ldr	r3, [r7, #24]
 8000ff8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	61fb      	str	r3, [r7, #28]
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	2b0f      	cmp	r3, #15
 8001004:	f67f ae86 	bls.w	8000d14 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001008:	bf00      	nop
 800100a:	bf00      	nop
 800100c:	3724      	adds	r7, #36	; 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	40023800 	.word	0x40023800
 800101c:	40013800 	.word	0x40013800
 8001020:	40020000 	.word	0x40020000
 8001024:	40020400 	.word	0x40020400
 8001028:	40020800 	.word	0x40020800
 800102c:	40020c00 	.word	0x40020c00
 8001030:	40021000 	.word	0x40021000
 8001034:	40021400 	.word	0x40021400
 8001038:	40021800 	.word	0x40021800
 800103c:	40021c00 	.word	0x40021c00
 8001040:	40022000 	.word	0x40022000
 8001044:	40022400 	.word	0x40022400
 8001048:	40013c00 	.word	0x40013c00

0800104c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	807b      	strh	r3, [r7, #2]
 8001058:	4613      	mov	r3, r2
 800105a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800105c:	787b      	ldrb	r3, [r7, #1]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d003      	beq.n	800106a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001062:	887a      	ldrh	r2, [r7, #2]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001068:	e003      	b.n	8001072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800106a:	887b      	ldrh	r3, [r7, #2]
 800106c:	041a      	lsls	r2, r3, #16
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	619a      	str	r2, [r3, #24]
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800107e:	b480      	push	{r7}
 8001080:	b085      	sub	sp, #20
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
 8001086:	460b      	mov	r3, r1
 8001088:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001090:	887a      	ldrh	r2, [r7, #2]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4013      	ands	r3, r2
 8001096:	041a      	lsls	r2, r3, #16
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	43d9      	mvns	r1, r3
 800109c:	887b      	ldrh	r3, [r7, #2]
 800109e:	400b      	ands	r3, r1
 80010a0:	431a      	orrs	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	619a      	str	r2, [r3, #24]
}
 80010a6:	bf00      	nop
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010b8:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80010be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010c2:	6013      	str	r3, [r2, #0]
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40007000 	.word	0x40007000

080010d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80010dc:	2300      	movs	r3, #0
 80010de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d101      	bne.n	80010ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e29b      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 8087 	beq.w	8001206 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010f8:	4b96      	ldr	r3, [pc, #600]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 030c 	and.w	r3, r3, #12
 8001100:	2b04      	cmp	r3, #4
 8001102:	d00c      	beq.n	800111e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001104:	4b93      	ldr	r3, [pc, #588]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	f003 030c 	and.w	r3, r3, #12
 800110c:	2b08      	cmp	r3, #8
 800110e:	d112      	bne.n	8001136 <HAL_RCC_OscConfig+0x62>
 8001110:	4b90      	ldr	r3, [pc, #576]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001118:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800111c:	d10b      	bne.n	8001136 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800111e:	4b8d      	ldr	r3, [pc, #564]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d06c      	beq.n	8001204 <HAL_RCC_OscConfig+0x130>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d168      	bne.n	8001204 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e275      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800113e:	d106      	bne.n	800114e <HAL_RCC_OscConfig+0x7a>
 8001140:	4b84      	ldr	r3, [pc, #528]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a83      	ldr	r2, [pc, #524]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001146:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	e02e      	b.n	80011ac <HAL_RCC_OscConfig+0xd8>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d10c      	bne.n	8001170 <HAL_RCC_OscConfig+0x9c>
 8001156:	4b7f      	ldr	r3, [pc, #508]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a7e      	ldr	r2, [pc, #504]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 800115c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001160:	6013      	str	r3, [r2, #0]
 8001162:	4b7c      	ldr	r3, [pc, #496]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a7b      	ldr	r2, [pc, #492]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001168:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	e01d      	b.n	80011ac <HAL_RCC_OscConfig+0xd8>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001178:	d10c      	bne.n	8001194 <HAL_RCC_OscConfig+0xc0>
 800117a:	4b76      	ldr	r3, [pc, #472]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a75      	ldr	r2, [pc, #468]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001184:	6013      	str	r3, [r2, #0]
 8001186:	4b73      	ldr	r3, [pc, #460]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a72      	ldr	r2, [pc, #456]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 800118c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001190:	6013      	str	r3, [r2, #0]
 8001192:	e00b      	b.n	80011ac <HAL_RCC_OscConfig+0xd8>
 8001194:	4b6f      	ldr	r3, [pc, #444]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a6e      	ldr	r2, [pc, #440]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 800119a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800119e:	6013      	str	r3, [r2, #0]
 80011a0:	4b6c      	ldr	r3, [pc, #432]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a6b      	ldr	r2, [pc, #428]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80011a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d013      	beq.n	80011dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b4:	f7ff fcb0 	bl	8000b18 <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011bc:	f7ff fcac 	bl	8000b18 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b64      	cmp	r3, #100	; 0x64
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e229      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ce:	4b61      	ldr	r3, [pc, #388]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d0f0      	beq.n	80011bc <HAL_RCC_OscConfig+0xe8>
 80011da:	e014      	b.n	8001206 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011dc:	f7ff fc9c 	bl	8000b18 <HAL_GetTick>
 80011e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011e2:	e008      	b.n	80011f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011e4:	f7ff fc98 	bl	8000b18 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b64      	cmp	r3, #100	; 0x64
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e215      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011f6:	4b57      	ldr	r3, [pc, #348]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f0      	bne.n	80011e4 <HAL_RCC_OscConfig+0x110>
 8001202:	e000      	b.n	8001206 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	2b00      	cmp	r3, #0
 8001210:	d069      	beq.n	80012e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001212:	4b50      	ldr	r3, [pc, #320]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f003 030c 	and.w	r3, r3, #12
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00b      	beq.n	8001236 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800121e:	4b4d      	ldr	r3, [pc, #308]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f003 030c 	and.w	r3, r3, #12
 8001226:	2b08      	cmp	r3, #8
 8001228:	d11c      	bne.n	8001264 <HAL_RCC_OscConfig+0x190>
 800122a:	4b4a      	ldr	r3, [pc, #296]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d116      	bne.n	8001264 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001236:	4b47      	ldr	r3, [pc, #284]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d005      	beq.n	800124e <HAL_RCC_OscConfig+0x17a>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d001      	beq.n	800124e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e1e9      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800124e:	4b41      	ldr	r3, [pc, #260]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	691b      	ldr	r3, [r3, #16]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	493d      	ldr	r1, [pc, #244]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 800125e:	4313      	orrs	r3, r2
 8001260:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001262:	e040      	b.n	80012e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d023      	beq.n	80012b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800126c:	4b39      	ldr	r3, [pc, #228]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a38      	ldr	r2, [pc, #224]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001278:	f7ff fc4e 	bl	8000b18 <HAL_GetTick>
 800127c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800127e:	e008      	b.n	8001292 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001280:	f7ff fc4a 	bl	8000b18 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e1c7      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001292:	4b30      	ldr	r3, [pc, #192]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4b2d      	ldr	r3, [pc, #180]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4929      	ldr	r1, [pc, #164]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
 80012b2:	e018      	b.n	80012e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012b4:	4b27      	ldr	r3, [pc, #156]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a26      	ldr	r2, [pc, #152]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80012ba:	f023 0301 	bic.w	r3, r3, #1
 80012be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c0:	f7ff fc2a 	bl	8000b18 <HAL_GetTick>
 80012c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012c6:	e008      	b.n	80012da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012c8:	f7ff fc26 	bl	8000b18 <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d901      	bls.n	80012da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e1a3      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1f0      	bne.n	80012c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0308 	and.w	r3, r3, #8
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d038      	beq.n	8001364 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	695b      	ldr	r3, [r3, #20]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d019      	beq.n	800132e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 80012fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012fe:	4a15      	ldr	r2, [pc, #84]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001306:	f7ff fc07 	bl	8000b18 <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800130e:	f7ff fc03 	bl	8000b18 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e180      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001320:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001322:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f0      	beq.n	800130e <HAL_RCC_OscConfig+0x23a>
 800132c:	e01a      	b.n	8001364 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001330:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001332:	4a08      	ldr	r2, [pc, #32]	; (8001354 <HAL_RCC_OscConfig+0x280>)
 8001334:	f023 0301 	bic.w	r3, r3, #1
 8001338:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800133a:	f7ff fbed 	bl	8000b18 <HAL_GetTick>
 800133e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001340:	e00a      	b.n	8001358 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001342:	f7ff fbe9 	bl	8000b18 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d903      	bls.n	8001358 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e166      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
 8001354:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001358:	4b92      	ldr	r3, [pc, #584]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 800135a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800135c:	f003 0302 	and.w	r3, r3, #2
 8001360:	2b00      	cmp	r3, #0
 8001362:	d1ee      	bne.n	8001342 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0304 	and.w	r3, r3, #4
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 80a4 	beq.w	80014ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001372:	4b8c      	ldr	r3, [pc, #560]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d10d      	bne.n	800139a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800137e:	4b89      	ldr	r3, [pc, #548]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001382:	4a88      	ldr	r2, [pc, #544]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001388:	6413      	str	r3, [r2, #64]	; 0x40
 800138a:	4b86      	ldr	r3, [pc, #536]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001396:	2301      	movs	r3, #1
 8001398:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800139a:	4b83      	ldr	r3, [pc, #524]	; (80015a8 <HAL_RCC_OscConfig+0x4d4>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d118      	bne.n	80013d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80013a6:	4b80      	ldr	r3, [pc, #512]	; (80015a8 <HAL_RCC_OscConfig+0x4d4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a7f      	ldr	r2, [pc, #508]	; (80015a8 <HAL_RCC_OscConfig+0x4d4>)
 80013ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013b2:	f7ff fbb1 	bl	8000b18 <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013ba:	f7ff fbad 	bl	8000b18 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b64      	cmp	r3, #100	; 0x64
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e12a      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013cc:	4b76      	ldr	r3, [pc, #472]	; (80015a8 <HAL_RCC_OscConfig+0x4d4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0f0      	beq.n	80013ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d106      	bne.n	80013ee <HAL_RCC_OscConfig+0x31a>
 80013e0:	4b70      	ldr	r3, [pc, #448]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80013e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e4:	4a6f      	ldr	r2, [pc, #444]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80013e6:	f043 0301 	orr.w	r3, r3, #1
 80013ea:	6713      	str	r3, [r2, #112]	; 0x70
 80013ec:	e02d      	b.n	800144a <HAL_RCC_OscConfig+0x376>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d10c      	bne.n	8001410 <HAL_RCC_OscConfig+0x33c>
 80013f6:	4b6b      	ldr	r3, [pc, #428]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80013f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013fa:	4a6a      	ldr	r2, [pc, #424]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80013fc:	f023 0301 	bic.w	r3, r3, #1
 8001400:	6713      	str	r3, [r2, #112]	; 0x70
 8001402:	4b68      	ldr	r3, [pc, #416]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001406:	4a67      	ldr	r2, [pc, #412]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001408:	f023 0304 	bic.w	r3, r3, #4
 800140c:	6713      	str	r3, [r2, #112]	; 0x70
 800140e:	e01c      	b.n	800144a <HAL_RCC_OscConfig+0x376>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	2b05      	cmp	r3, #5
 8001416:	d10c      	bne.n	8001432 <HAL_RCC_OscConfig+0x35e>
 8001418:	4b62      	ldr	r3, [pc, #392]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 800141a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800141c:	4a61      	ldr	r2, [pc, #388]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 800141e:	f043 0304 	orr.w	r3, r3, #4
 8001422:	6713      	str	r3, [r2, #112]	; 0x70
 8001424:	4b5f      	ldr	r3, [pc, #380]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001428:	4a5e      	ldr	r2, [pc, #376]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 800142a:	f043 0301 	orr.w	r3, r3, #1
 800142e:	6713      	str	r3, [r2, #112]	; 0x70
 8001430:	e00b      	b.n	800144a <HAL_RCC_OscConfig+0x376>
 8001432:	4b5c      	ldr	r3, [pc, #368]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001436:	4a5b      	ldr	r2, [pc, #364]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001438:	f023 0301 	bic.w	r3, r3, #1
 800143c:	6713      	str	r3, [r2, #112]	; 0x70
 800143e:	4b59      	ldr	r3, [pc, #356]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001442:	4a58      	ldr	r2, [pc, #352]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001444:	f023 0304 	bic.w	r3, r3, #4
 8001448:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d015      	beq.n	800147e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001452:	f7ff fb61 	bl	8000b18 <HAL_GetTick>
 8001456:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001458:	e00a      	b.n	8001470 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800145a:	f7ff fb5d 	bl	8000b18 <HAL_GetTick>
 800145e:	4602      	mov	r2, r0
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	f241 3288 	movw	r2, #5000	; 0x1388
 8001468:	4293      	cmp	r3, r2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e0d8      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001470:	4b4c      	ldr	r3, [pc, #304]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0ee      	beq.n	800145a <HAL_RCC_OscConfig+0x386>
 800147c:	e014      	b.n	80014a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147e:	f7ff fb4b 	bl	8000b18 <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001484:	e00a      	b.n	800149c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001486:	f7ff fb47 	bl	8000b18 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	f241 3288 	movw	r2, #5000	; 0x1388
 8001494:	4293      	cmp	r3, r2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e0c2      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800149c:	4b41      	ldr	r3, [pc, #260]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 800149e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1ee      	bne.n	8001486 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80014a8:	7dfb      	ldrb	r3, [r7, #23]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d105      	bne.n	80014ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014ae:	4b3d      	ldr	r3, [pc, #244]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	4a3c      	ldr	r2, [pc, #240]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80014b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f000 80ae 	beq.w	8001620 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014c4:	4b37      	ldr	r3, [pc, #220]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	f003 030c 	and.w	r3, r3, #12
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d06d      	beq.n	80015ac <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d14b      	bne.n	8001570 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014d8:	4b32      	ldr	r3, [pc, #200]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a31      	ldr	r2, [pc, #196]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 80014de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e4:	f7ff fb18 	bl	8000b18 <HAL_GetTick>
 80014e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ea:	e008      	b.n	80014fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ec:	f7ff fb14 	bl	8000b18 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e091      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014fe:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f0      	bne.n	80014ec <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69da      	ldr	r2, [r3, #28]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a1b      	ldr	r3, [r3, #32]
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001518:	019b      	lsls	r3, r3, #6
 800151a:	431a      	orrs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001520:	085b      	lsrs	r3, r3, #1
 8001522:	3b01      	subs	r3, #1
 8001524:	041b      	lsls	r3, r3, #16
 8001526:	431a      	orrs	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152c:	061b      	lsls	r3, r3, #24
 800152e:	431a      	orrs	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001534:	071b      	lsls	r3, r3, #28
 8001536:	491b      	ldr	r1, [pc, #108]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001538:	4313      	orrs	r3, r2
 800153a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800153c:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a18      	ldr	r2, [pc, #96]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001542:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001548:	f7ff fae6 	bl	8000b18 <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001550:	f7ff fae2 	bl	8000b18 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e05f      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001562:	4b10      	ldr	r3, [pc, #64]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0f0      	beq.n	8001550 <HAL_RCC_OscConfig+0x47c>
 800156e:	e057      	b.n	8001620 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001570:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001576:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800157a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157c:	f7ff facc 	bl	8000b18 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001584:	f7ff fac8 	bl	8000b18 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e045      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001596:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <HAL_RCC_OscConfig+0x4d0>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x4b0>
 80015a2:	e03d      	b.n	8001620 <HAL_RCC_OscConfig+0x54c>
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80015ac:	4b1f      	ldr	r3, [pc, #124]	; (800162c <HAL_RCC_OscConfig+0x558>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d030      	beq.n	800161c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d129      	bne.n	800161c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d122      	bne.n	800161c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015d6:	68fa      	ldr	r2, [r7, #12]
 80015d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015dc:	4013      	ands	r3, r2
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015e2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d119      	bne.n	800161c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f2:	085b      	lsrs	r3, r3, #1
 80015f4:	3b01      	subs	r3, #1
 80015f6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d10f      	bne.n	800161c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001606:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001608:	429a      	cmp	r2, r3
 800160a:	d107      	bne.n	800161c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001618:	429a      	cmp	r2, r3
 800161a:	d001      	beq.n	8001620 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40023800 	.word	0x40023800

08001630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e0d0      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001648:	4b6a      	ldr	r3, [pc, #424]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 030f 	and.w	r3, r3, #15
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d910      	bls.n	8001678 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001656:	4b67      	ldr	r3, [pc, #412]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f023 020f 	bic.w	r2, r3, #15
 800165e:	4965      	ldr	r1, [pc, #404]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	4313      	orrs	r3, r2
 8001664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001666:	4b63      	ldr	r3, [pc, #396]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0b8      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d020      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d005      	beq.n	800169c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001690:	4b59      	ldr	r3, [pc, #356]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	4a58      	ldr	r2, [pc, #352]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800169a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d005      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a8:	4b53      	ldr	r3, [pc, #332]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4a52      	ldr	r2, [pc, #328]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80016ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b4:	4b50      	ldr	r3, [pc, #320]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	494d      	ldr	r1, [pc, #308]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d040      	beq.n	8001754 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016da:	4b47      	ldr	r3, [pc, #284]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d115      	bne.n	8001712 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e07f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d107      	bne.n	8001702 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f2:	4b41      	ldr	r3, [pc, #260]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d109      	bne.n	8001712 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e073      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001702:	4b3d      	ldr	r3, [pc, #244]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e06b      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001712:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f023 0203 	bic.w	r2, r3, #3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	4936      	ldr	r1, [pc, #216]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001720:	4313      	orrs	r3, r2
 8001722:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001724:	f7ff f9f8 	bl	8000b18 <HAL_GetTick>
 8001728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172a:	e00a      	b.n	8001742 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800172c:	f7ff f9f4 	bl	8000b18 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	f241 3288 	movw	r2, #5000	; 0x1388
 800173a:	4293      	cmp	r3, r2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e053      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001742:	4b2d      	ldr	r3, [pc, #180]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f003 020c 	and.w	r2, r3, #12
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	429a      	cmp	r2, r3
 8001752:	d1eb      	bne.n	800172c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001754:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 030f 	and.w	r3, r3, #15
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	429a      	cmp	r2, r3
 8001760:	d210      	bcs.n	8001784 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 020f 	bic.w	r2, r3, #15
 800176a:	4922      	ldr	r1, [pc, #136]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	4313      	orrs	r3, r2
 8001770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b20      	ldr	r3, [pc, #128]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 030f 	and.w	r3, r3, #15
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d001      	beq.n	8001784 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e032      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0304 	and.w	r3, r3, #4
 800178c:	2b00      	cmp	r3, #0
 800178e:	d008      	beq.n	80017a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	4916      	ldr	r1, [pc, #88]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0308 	and.w	r3, r3, #8
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d009      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	490e      	ldr	r1, [pc, #56]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017c2:	f000 f821 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 80017c6:	4602      	mov	r2, r0
 80017c8:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	091b      	lsrs	r3, r3, #4
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	490a      	ldr	r1, [pc, #40]	; (80017fc <HAL_RCC_ClockConfig+0x1cc>)
 80017d4:	5ccb      	ldrb	r3, [r1, r3]
 80017d6:	fa22 f303 	lsr.w	r3, r2, r3
 80017da:	4a09      	ldr	r2, [pc, #36]	; (8001800 <HAL_RCC_ClockConfig+0x1d0>)
 80017dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_RCC_ClockConfig+0x1d4>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff f83c 	bl	8000860 <HAL_InitTick>

  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023c00 	.word	0x40023c00
 80017f8:	40023800 	.word	0x40023800
 80017fc:	08005634 	.word	0x08005634
 8001800:	20000000 	.word	0x20000000
 8001804:	20000004 	.word	0x20000004

08001808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001808:	b5b0      	push	{r4, r5, r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800180e:	2100      	movs	r1, #0
 8001810:	6079      	str	r1, [r7, #4]
 8001812:	2100      	movs	r1, #0
 8001814:	60f9      	str	r1, [r7, #12]
 8001816:	2100      	movs	r1, #0
 8001818:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800181a:	2100      	movs	r1, #0
 800181c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800181e:	4952      	ldr	r1, [pc, #328]	; (8001968 <HAL_RCC_GetSysClockFreq+0x160>)
 8001820:	6889      	ldr	r1, [r1, #8]
 8001822:	f001 010c 	and.w	r1, r1, #12
 8001826:	2908      	cmp	r1, #8
 8001828:	d00d      	beq.n	8001846 <HAL_RCC_GetSysClockFreq+0x3e>
 800182a:	2908      	cmp	r1, #8
 800182c:	f200 8094 	bhi.w	8001958 <HAL_RCC_GetSysClockFreq+0x150>
 8001830:	2900      	cmp	r1, #0
 8001832:	d002      	beq.n	800183a <HAL_RCC_GetSysClockFreq+0x32>
 8001834:	2904      	cmp	r1, #4
 8001836:	d003      	beq.n	8001840 <HAL_RCC_GetSysClockFreq+0x38>
 8001838:	e08e      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800183a:	4b4c      	ldr	r3, [pc, #304]	; (800196c <HAL_RCC_GetSysClockFreq+0x164>)
 800183c:	60bb      	str	r3, [r7, #8]
      break;
 800183e:	e08e      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001840:	4b4b      	ldr	r3, [pc, #300]	; (8001970 <HAL_RCC_GetSysClockFreq+0x168>)
 8001842:	60bb      	str	r3, [r7, #8]
      break;
 8001844:	e08b      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001846:	4948      	ldr	r1, [pc, #288]	; (8001968 <HAL_RCC_GetSysClockFreq+0x160>)
 8001848:	6849      	ldr	r1, [r1, #4]
 800184a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800184e:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001850:	4945      	ldr	r1, [pc, #276]	; (8001968 <HAL_RCC_GetSysClockFreq+0x160>)
 8001852:	6849      	ldr	r1, [r1, #4]
 8001854:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001858:	2900      	cmp	r1, #0
 800185a:	d024      	beq.n	80018a6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800185c:	4942      	ldr	r1, [pc, #264]	; (8001968 <HAL_RCC_GetSysClockFreq+0x160>)
 800185e:	6849      	ldr	r1, [r1, #4]
 8001860:	0989      	lsrs	r1, r1, #6
 8001862:	4608      	mov	r0, r1
 8001864:	f04f 0100 	mov.w	r1, #0
 8001868:	f240 14ff 	movw	r4, #511	; 0x1ff
 800186c:	f04f 0500 	mov.w	r5, #0
 8001870:	ea00 0204 	and.w	r2, r0, r4
 8001874:	ea01 0305 	and.w	r3, r1, r5
 8001878:	493d      	ldr	r1, [pc, #244]	; (8001970 <HAL_RCC_GetSysClockFreq+0x168>)
 800187a:	fb01 f003 	mul.w	r0, r1, r3
 800187e:	2100      	movs	r1, #0
 8001880:	fb01 f102 	mul.w	r1, r1, r2
 8001884:	1844      	adds	r4, r0, r1
 8001886:	493a      	ldr	r1, [pc, #232]	; (8001970 <HAL_RCC_GetSysClockFreq+0x168>)
 8001888:	fba2 0101 	umull	r0, r1, r2, r1
 800188c:	1863      	adds	r3, r4, r1
 800188e:	4619      	mov	r1, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	461a      	mov	r2, r3
 8001894:	f04f 0300 	mov.w	r3, #0
 8001898:	f7fe fcd2 	bl	8000240 <__aeabi_uldivmod>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4613      	mov	r3, r2
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	e04a      	b.n	800193c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018a6:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_RCC_GetSysClockFreq+0x160>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	099b      	lsrs	r3, r3, #6
 80018ac:	461a      	mov	r2, r3
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80018b6:	f04f 0100 	mov.w	r1, #0
 80018ba:	ea02 0400 	and.w	r4, r2, r0
 80018be:	ea03 0501 	and.w	r5, r3, r1
 80018c2:	4620      	mov	r0, r4
 80018c4:	4629      	mov	r1, r5
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	f04f 0300 	mov.w	r3, #0
 80018ce:	014b      	lsls	r3, r1, #5
 80018d0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80018d4:	0142      	lsls	r2, r0, #5
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	1b00      	subs	r0, r0, r4
 80018dc:	eb61 0105 	sbc.w	r1, r1, r5
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	f04f 0300 	mov.w	r3, #0
 80018e8:	018b      	lsls	r3, r1, #6
 80018ea:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80018ee:	0182      	lsls	r2, r0, #6
 80018f0:	1a12      	subs	r2, r2, r0
 80018f2:	eb63 0301 	sbc.w	r3, r3, r1
 80018f6:	f04f 0000 	mov.w	r0, #0
 80018fa:	f04f 0100 	mov.w	r1, #0
 80018fe:	00d9      	lsls	r1, r3, #3
 8001900:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001904:	00d0      	lsls	r0, r2, #3
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	1912      	adds	r2, r2, r4
 800190c:	eb45 0303 	adc.w	r3, r5, r3
 8001910:	f04f 0000 	mov.w	r0, #0
 8001914:	f04f 0100 	mov.w	r1, #0
 8001918:	0299      	lsls	r1, r3, #10
 800191a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800191e:	0290      	lsls	r0, r2, #10
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4610      	mov	r0, r2
 8001926:	4619      	mov	r1, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	461a      	mov	r2, r3
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	f7fe fc86 	bl	8000240 <__aeabi_uldivmod>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4613      	mov	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800193c:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <HAL_RCC_GetSysClockFreq+0x160>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	0c1b      	lsrs	r3, r3, #16
 8001942:	f003 0303 	and.w	r3, r3, #3
 8001946:	3301      	adds	r3, #1
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800194c:	68fa      	ldr	r2, [r7, #12]
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	fbb2 f3f3 	udiv	r3, r2, r3
 8001954:	60bb      	str	r3, [r7, #8]
      break;
 8001956:	e002      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001958:	4b04      	ldr	r3, [pc, #16]	; (800196c <HAL_RCC_GetSysClockFreq+0x164>)
 800195a:	60bb      	str	r3, [r7, #8]
      break;
 800195c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800195e:	68bb      	ldr	r3, [r7, #8]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3710      	adds	r7, #16
 8001964:	46bd      	mov	sp, r7
 8001966:	bdb0      	pop	{r4, r5, r7, pc}
 8001968:	40023800 	.word	0x40023800
 800196c:	00f42400 	.word	0x00f42400
 8001970:	017d7840 	.word	0x017d7840

08001974 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001978:	4b03      	ldr	r3, [pc, #12]	; (8001988 <HAL_RCC_GetHCLKFreq+0x14>)
 800197a:	681b      	ldr	r3, [r3, #0]
}
 800197c:	4618      	mov	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000000 	.word	0x20000000

0800198c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001990:	f7ff fff0 	bl	8001974 <HAL_RCC_GetHCLKFreq>
 8001994:	4602      	mov	r2, r0
 8001996:	4b05      	ldr	r3, [pc, #20]	; (80019ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	0b5b      	lsrs	r3, r3, #13
 800199c:	f003 0307 	and.w	r3, r3, #7
 80019a0:	4903      	ldr	r1, [pc, #12]	; (80019b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019a2:	5ccb      	ldrb	r3, [r1, r3]
 80019a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40023800 	.word	0x40023800
 80019b0:	08005644 	.word	0x08005644

080019b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	220f      	movs	r2, #15
 80019c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019c4:	4b12      	ldr	r3, [pc, #72]	; (8001a10 <HAL_RCC_GetClockConfig+0x5c>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 0203 	and.w	r2, r3, #3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80019d0:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <HAL_RCC_GetClockConfig+0x5c>)
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <HAL_RCC_GetClockConfig+0x5c>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <HAL_RCC_GetClockConfig+0x5c>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	08db      	lsrs	r3, r3, #3
 80019ee:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019f6:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <HAL_RCC_GetClockConfig+0x60>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 020f 	and.w	r2, r3, #15
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	601a      	str	r2, [r3, #0]
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40023c00 	.word	0x40023c00

08001a18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e049      	b.n	8001abe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d106      	bne.n	8001a44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f841 	bl	8001ac6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2202      	movs	r2, #2
 8001a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3304      	adds	r3, #4
 8001a54:	4619      	mov	r1, r3
 8001a56:	4610      	mov	r0, r2
 8001a58:	f000 fa00 	bl	8001e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2201      	movs	r2, #1
 8001a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2201      	movs	r2, #1
 8001a70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ace:	bf00      	nop
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
	...

08001adc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d001      	beq.n	8001af4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e054      	b.n	8001b9e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2202      	movs	r2, #2
 8001af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	68da      	ldr	r2, [r3, #12]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f042 0201 	orr.w	r2, r2, #1
 8001b0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a26      	ldr	r2, [pc, #152]	; (8001bac <HAL_TIM_Base_Start_IT+0xd0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d022      	beq.n	8001b5c <HAL_TIM_Base_Start_IT+0x80>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b1e:	d01d      	beq.n	8001b5c <HAL_TIM_Base_Start_IT+0x80>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a22      	ldr	r2, [pc, #136]	; (8001bb0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d018      	beq.n	8001b5c <HAL_TIM_Base_Start_IT+0x80>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a21      	ldr	r2, [pc, #132]	; (8001bb4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d013      	beq.n	8001b5c <HAL_TIM_Base_Start_IT+0x80>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a1f      	ldr	r2, [pc, #124]	; (8001bb8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d00e      	beq.n	8001b5c <HAL_TIM_Base_Start_IT+0x80>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a1e      	ldr	r2, [pc, #120]	; (8001bbc <HAL_TIM_Base_Start_IT+0xe0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d009      	beq.n	8001b5c <HAL_TIM_Base_Start_IT+0x80>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a1c      	ldr	r2, [pc, #112]	; (8001bc0 <HAL_TIM_Base_Start_IT+0xe4>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d004      	beq.n	8001b5c <HAL_TIM_Base_Start_IT+0x80>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a1b      	ldr	r2, [pc, #108]	; (8001bc4 <HAL_TIM_Base_Start_IT+0xe8>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d115      	bne.n	8001b88 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <HAL_TIM_Base_Start_IT+0xec>)
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b06      	cmp	r3, #6
 8001b6c:	d015      	beq.n	8001b9a <HAL_TIM_Base_Start_IT+0xbe>
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b74:	d011      	beq.n	8001b9a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f042 0201 	orr.w	r2, r2, #1
 8001b84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b86:	e008      	b.n	8001b9a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f042 0201 	orr.w	r2, r2, #1
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	e000      	b.n	8001b9c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40010000 	.word	0x40010000
 8001bb0:	40000400 	.word	0x40000400
 8001bb4:	40000800 	.word	0x40000800
 8001bb8:	40000c00 	.word	0x40000c00
 8001bbc:	40010400 	.word	0x40010400
 8001bc0:	40014000 	.word	0x40014000
 8001bc4:	40001800 	.word	0x40001800
 8001bc8:	00010007 	.word	0x00010007

08001bcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d122      	bne.n	8001c28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d11b      	bne.n	8001c28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f06f 0202 	mvn.w	r2, #2
 8001bf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f003 0303 	and.w	r3, r3, #3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f905 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001c14:	e005      	b.n	8001c22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f8f7 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f908 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	f003 0304 	and.w	r3, r3, #4
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	d122      	bne.n	8001c7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b04      	cmp	r3, #4
 8001c42:	d11b      	bne.n	8001c7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f06f 0204 	mvn.w	r2, #4
 8001c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2202      	movs	r2, #2
 8001c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f8db 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001c68:	e005      	b.n	8001c76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f8cd 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 f8de 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	f003 0308 	and.w	r3, r3, #8
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	d122      	bne.n	8001cd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	2b08      	cmp	r3, #8
 8001c96:	d11b      	bne.n	8001cd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f06f 0208 	mvn.w	r2, #8
 8001ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2204      	movs	r2, #4
 8001ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 f8b1 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001cbc:	e005      	b.n	8001cca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f8a3 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f000 f8b4 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	f003 0310 	and.w	r3, r3, #16
 8001cda:	2b10      	cmp	r3, #16
 8001cdc:	d122      	bne.n	8001d24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f003 0310 	and.w	r3, r3, #16
 8001ce8:	2b10      	cmp	r3, #16
 8001cea:	d11b      	bne.n	8001d24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f06f 0210 	mvn.w	r2, #16
 8001cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2208      	movs	r2, #8
 8001cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 f887 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001d10:	e005      	b.n	8001d1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f879 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f88a 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d10e      	bne.n	8001d50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d107      	bne.n	8001d50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f06f 0201 	mvn.w	r2, #1
 8001d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7fe fd48 	bl	80007e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5a:	2b80      	cmp	r3, #128	; 0x80
 8001d5c:	d10e      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d68:	2b80      	cmp	r3, #128	; 0x80
 8001d6a:	d107      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f91a 	bl	8001fb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d8a:	d10e      	bne.n	8001daa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d96:	2b80      	cmp	r3, #128	; 0x80
 8001d98:	d107      	bne.n	8001daa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f90d 	bl	8001fc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001db4:	2b40      	cmp	r3, #64	; 0x40
 8001db6:	d10e      	bne.n	8001dd6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dc2:	2b40      	cmp	r3, #64	; 0x40
 8001dc4:	d107      	bne.n	8001dd6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f838 	bl	8001e46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	f003 0320 	and.w	r3, r3, #32
 8001de0:	2b20      	cmp	r3, #32
 8001de2:	d10e      	bne.n	8001e02 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	f003 0320 	and.w	r3, r3, #32
 8001dee:	2b20      	cmp	r3, #32
 8001df0:	d107      	bne.n	8001e02 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f06f 0220 	mvn.w	r2, #32
 8001dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f8cd 	bl	8001f9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a40      	ldr	r2, [pc, #256]	; (8001f70 <TIM_Base_SetConfig+0x114>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d013      	beq.n	8001e9c <TIM_Base_SetConfig+0x40>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e7a:	d00f      	beq.n	8001e9c <TIM_Base_SetConfig+0x40>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a3d      	ldr	r2, [pc, #244]	; (8001f74 <TIM_Base_SetConfig+0x118>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d00b      	beq.n	8001e9c <TIM_Base_SetConfig+0x40>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a3c      	ldr	r2, [pc, #240]	; (8001f78 <TIM_Base_SetConfig+0x11c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d007      	beq.n	8001e9c <TIM_Base_SetConfig+0x40>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a3b      	ldr	r2, [pc, #236]	; (8001f7c <TIM_Base_SetConfig+0x120>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d003      	beq.n	8001e9c <TIM_Base_SetConfig+0x40>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a3a      	ldr	r2, [pc, #232]	; (8001f80 <TIM_Base_SetConfig+0x124>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d108      	bne.n	8001eae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a2f      	ldr	r2, [pc, #188]	; (8001f70 <TIM_Base_SetConfig+0x114>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d02b      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ebc:	d027      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a2c      	ldr	r2, [pc, #176]	; (8001f74 <TIM_Base_SetConfig+0x118>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d023      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a2b      	ldr	r2, [pc, #172]	; (8001f78 <TIM_Base_SetConfig+0x11c>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d01f      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a2a      	ldr	r2, [pc, #168]	; (8001f7c <TIM_Base_SetConfig+0x120>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d01b      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a29      	ldr	r2, [pc, #164]	; (8001f80 <TIM_Base_SetConfig+0x124>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d017      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a28      	ldr	r2, [pc, #160]	; (8001f84 <TIM_Base_SetConfig+0x128>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d013      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a27      	ldr	r2, [pc, #156]	; (8001f88 <TIM_Base_SetConfig+0x12c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00f      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a26      	ldr	r2, [pc, #152]	; (8001f8c <TIM_Base_SetConfig+0x130>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d00b      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a25      	ldr	r2, [pc, #148]	; (8001f90 <TIM_Base_SetConfig+0x134>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d007      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a24      	ldr	r2, [pc, #144]	; (8001f94 <TIM_Base_SetConfig+0x138>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d003      	beq.n	8001f0e <TIM_Base_SetConfig+0xb2>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a23      	ldr	r2, [pc, #140]	; (8001f98 <TIM_Base_SetConfig+0x13c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d108      	bne.n	8001f20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <TIM_Base_SetConfig+0x114>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d003      	beq.n	8001f54 <TIM_Base_SetConfig+0xf8>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a0c      	ldr	r2, [pc, #48]	; (8001f80 <TIM_Base_SetConfig+0x124>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d103      	bne.n	8001f5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	691a      	ldr	r2, [r3, #16]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	615a      	str	r2, [r3, #20]
}
 8001f62:	bf00      	nop
 8001f64:	3714      	adds	r7, #20
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	40010000 	.word	0x40010000
 8001f74:	40000400 	.word	0x40000400
 8001f78:	40000800 	.word	0x40000800
 8001f7c:	40000c00 	.word	0x40000c00
 8001f80:	40010400 	.word	0x40010400
 8001f84:	40014000 	.word	0x40014000
 8001f88:	40014400 	.word	0x40014400
 8001f8c:	40014800 	.word	0x40014800
 8001f90:	40001800 	.word	0x40001800
 8001f94:	40001c00 	.word	0x40001c00
 8001f98:	40002000 	.word	0x40002000

08001f9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fee:	f3ef 8305 	mrs	r3, IPSR
 8001ff2:	60bb      	str	r3, [r7, #8]
  return(result);
 8001ff4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10f      	bne.n	800201a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ffa:	f3ef 8310 	mrs	r3, PRIMASK
 8001ffe:	607b      	str	r3, [r7, #4]
  return(result);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d105      	bne.n	8002012 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002006:	f3ef 8311 	mrs	r3, BASEPRI
 800200a:	603b      	str	r3, [r7, #0]
  return(result);
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d007      	beq.n	8002022 <osKernelInitialize+0x3a>
 8002012:	4b0e      	ldr	r3, [pc, #56]	; (800204c <osKernelInitialize+0x64>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b02      	cmp	r3, #2
 8002018:	d103      	bne.n	8002022 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800201a:	f06f 0305 	mvn.w	r3, #5
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	e00c      	b.n	800203c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <osKernelInitialize+0x64>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d105      	bne.n	8002036 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800202a:	4b08      	ldr	r3, [pc, #32]	; (800204c <osKernelInitialize+0x64>)
 800202c:	2201      	movs	r2, #1
 800202e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	e002      	b.n	800203c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295
 800203a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800203c:	68fb      	ldr	r3, [r7, #12]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000094 	.word	0x20000094

08002050 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002056:	f3ef 8305 	mrs	r3, IPSR
 800205a:	60bb      	str	r3, [r7, #8]
  return(result);
 800205c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10f      	bne.n	8002082 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002062:	f3ef 8310 	mrs	r3, PRIMASK
 8002066:	607b      	str	r3, [r7, #4]
  return(result);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d105      	bne.n	800207a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800206e:	f3ef 8311 	mrs	r3, BASEPRI
 8002072:	603b      	str	r3, [r7, #0]
  return(result);
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d007      	beq.n	800208a <osKernelStart+0x3a>
 800207a:	4b0f      	ldr	r3, [pc, #60]	; (80020b8 <osKernelStart+0x68>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b02      	cmp	r3, #2
 8002080:	d103      	bne.n	800208a <osKernelStart+0x3a>
    stat = osErrorISR;
 8002082:	f06f 0305 	mvn.w	r3, #5
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	e010      	b.n	80020ac <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800208a:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <osKernelStart+0x68>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d109      	bne.n	80020a6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002092:	f7ff ffa1 	bl	8001fd8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002096:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <osKernelStart+0x68>)
 8002098:	2202      	movs	r2, #2
 800209a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800209c:	f001 f8b4 	bl	8003208 <vTaskStartScheduler>
      stat = osOK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	e002      	b.n	80020ac <osKernelStart+0x5c>
    } else {
      stat = osError;
 80020a6:	f04f 33ff 	mov.w	r3, #4294967295
 80020aa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80020ac:	68fb      	ldr	r3, [r7, #12]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000094 	.word	0x20000094

080020bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b090      	sub	sp, #64	; 0x40
 80020c0:	af04      	add	r7, sp, #16
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80020cc:	f3ef 8305 	mrs	r3, IPSR
 80020d0:	61fb      	str	r3, [r7, #28]
  return(result);
 80020d2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f040 808f 	bne.w	80021f8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020da:	f3ef 8310 	mrs	r3, PRIMASK
 80020de:	61bb      	str	r3, [r7, #24]
  return(result);
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d105      	bne.n	80020f2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80020e6:	f3ef 8311 	mrs	r3, BASEPRI
 80020ea:	617b      	str	r3, [r7, #20]
  return(result);
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <osThreadNew+0x3e>
 80020f2:	4b44      	ldr	r3, [pc, #272]	; (8002204 <osThreadNew+0x148>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d07e      	beq.n	80021f8 <osThreadNew+0x13c>
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d07b      	beq.n	80021f8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8002104:	2318      	movs	r3, #24
 8002106:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8002108:	2300      	movs	r3, #0
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800210c:	f04f 33ff 	mov.w	r3, #4294967295
 8002110:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d045      	beq.n	80021a4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d002      	beq.n	8002126 <osThreadNew+0x6a>
        name = attr->name;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d002      	beq.n	8002134 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	2b00      	cmp	r3, #0
 8002138:	d008      	beq.n	800214c <osThreadNew+0x90>
 800213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213c:	2b38      	cmp	r3, #56	; 0x38
 800213e:	d805      	bhi.n	800214c <osThreadNew+0x90>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <osThreadNew+0x94>
        return (NULL);
 800214c:	2300      	movs	r3, #0
 800214e:	e054      	b.n	80021fa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	089b      	lsrs	r3, r3, #2
 800215e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00e      	beq.n	8002186 <osThreadNew+0xca>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2b5b      	cmp	r3, #91	; 0x5b
 800216e:	d90a      	bls.n	8002186 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002174:	2b00      	cmp	r3, #0
 8002176:	d006      	beq.n	8002186 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <osThreadNew+0xca>
        mem = 1;
 8002180:	2301      	movs	r3, #1
 8002182:	623b      	str	r3, [r7, #32]
 8002184:	e010      	b.n	80021a8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10c      	bne.n	80021a8 <osThreadNew+0xec>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d108      	bne.n	80021a8 <osThreadNew+0xec>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d104      	bne.n	80021a8 <osThreadNew+0xec>
          mem = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	623b      	str	r3, [r7, #32]
 80021a2:	e001      	b.n	80021a8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80021a4:	2300      	movs	r3, #0
 80021a6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d110      	bne.n	80021d0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80021b6:	9202      	str	r2, [sp, #8]
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 fe3f 	bl	8002e48 <xTaskCreateStatic>
 80021ca:	4603      	mov	r3, r0
 80021cc:	613b      	str	r3, [r7, #16]
 80021ce:	e013      	b.n	80021f8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80021d0:	6a3b      	ldr	r3, [r7, #32]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d110      	bne.n	80021f8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80021d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d8:	b29a      	uxth	r2, r3
 80021da:	f107 0310 	add.w	r3, r7, #16
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f000 fe90 	bl	8002f0e <xTaskCreate>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d001      	beq.n	80021f8 <osThreadNew+0x13c>
          hTask = NULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80021f8:	693b      	ldr	r3, [r7, #16]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3730      	adds	r7, #48	; 0x30
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000094 	.word	0x20000094

08002208 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002210:	f3ef 8305 	mrs	r3, IPSR
 8002214:	613b      	str	r3, [r7, #16]
  return(result);
 8002216:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10f      	bne.n	800223c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800221c:	f3ef 8310 	mrs	r3, PRIMASK
 8002220:	60fb      	str	r3, [r7, #12]
  return(result);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d105      	bne.n	8002234 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002228:	f3ef 8311 	mrs	r3, BASEPRI
 800222c:	60bb      	str	r3, [r7, #8]
  return(result);
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d007      	beq.n	8002244 <osDelay+0x3c>
 8002234:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <osDelay+0x58>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b02      	cmp	r3, #2
 800223a:	d103      	bne.n	8002244 <osDelay+0x3c>
    stat = osErrorISR;
 800223c:	f06f 0305 	mvn.w	r3, #5
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	e007      	b.n	8002254 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <osDelay+0x4c>
      vTaskDelay(ticks);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 ffa4 	bl	800319c <vTaskDelay>
    }
  }

  return (stat);
 8002254:	697b      	ldr	r3, [r7, #20]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20000094 	.word	0x20000094

08002264 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	4a07      	ldr	r2, [pc, #28]	; (8002290 <vApplicationGetIdleTaskMemory+0x2c>)
 8002274:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	4a06      	ldr	r2, [pc, #24]	; (8002294 <vApplicationGetIdleTaskMemory+0x30>)
 800227a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2280      	movs	r2, #128	; 0x80
 8002280:	601a      	str	r2, [r3, #0]
}
 8002282:	bf00      	nop
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	20000098 	.word	0x20000098
 8002294:	200000f4 	.word	0x200000f4

08002298 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	4a07      	ldr	r2, [pc, #28]	; (80022c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80022a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	4a06      	ldr	r2, [pc, #24]	; (80022c8 <vApplicationGetTimerTaskMemory+0x30>)
 80022ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022b6:	601a      	str	r2, [r3, #0]
}
 80022b8:	bf00      	nop
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	200002f4 	.word	0x200002f4
 80022c8:	20000350 	.word	0x20000350

080022cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f103 0208 	add.w	r2, r3, #8
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f04f 32ff 	mov.w	r2, #4294967295
 80022e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f103 0208 	add.w	r2, r3, #8
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f103 0208 	add.w	r2, r3, #8
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002326:	b480      	push	{r7}
 8002328:	b085      	sub	sp, #20
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	601a      	str	r2, [r3, #0]
}
 8002362:	bf00      	nop
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800236e:	b480      	push	{r7}
 8002370:	b085      	sub	sp, #20
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
 8002376:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002384:	d103      	bne.n	800238e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	e00c      	b.n	80023a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	3308      	adds	r3, #8
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	e002      	b.n	800239c <vListInsert+0x2e>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d2f6      	bcs.n	8002396 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	1c5a      	adds	r2, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	601a      	str	r2, [r3, #0]
}
 80023d4:	bf00      	nop
 80023d6:	3714      	adds	r7, #20
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	6892      	ldr	r2, [r2, #8]
 80023f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6852      	ldr	r2, [r2, #4]
 8002400:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	429a      	cmp	r2, r3
 800240a:	d103      	bne.n	8002414 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	1e5a      	subs	r2, r3, #1
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10c      	bne.n	8002462 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800244c:	b672      	cpsid	i
 800244e:	f383 8811 	msr	BASEPRI, r3
 8002452:	f3bf 8f6f 	isb	sy
 8002456:	f3bf 8f4f 	dsb	sy
 800245a:	b662      	cpsie	i
 800245c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800245e:	bf00      	nop
 8002460:	e7fe      	b.n	8002460 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8002462:	f002 f87b 	bl	800455c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800246e:	68f9      	ldr	r1, [r7, #12]
 8002470:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002472:	fb01 f303 	mul.w	r3, r1, r3
 8002476:	441a      	add	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002492:	3b01      	subs	r3, #1
 8002494:	68f9      	ldr	r1, [r7, #12]
 8002496:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	441a      	add	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	22ff      	movs	r2, #255	; 0xff
 80024a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	22ff      	movs	r2, #255	; 0xff
 80024ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d114      	bne.n	80024e2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01a      	beq.n	80024f6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	3310      	adds	r3, #16
 80024c4:	4618      	mov	r0, r3
 80024c6:	f001 f937 	bl	8003738 <xTaskRemoveFromEventList>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d012      	beq.n	80024f6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80024d0:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <xQueueGenericReset+0xd0>)
 80024d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	f3bf 8f4f 	dsb	sy
 80024dc:	f3bf 8f6f 	isb	sy
 80024e0:	e009      	b.n	80024f6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	3310      	adds	r3, #16
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fef0 	bl	80022cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	3324      	adds	r3, #36	; 0x24
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff feeb 	bl	80022cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80024f6:	f002 f865 	bl	80045c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80024fa:	2301      	movs	r3, #1
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	e000ed04 	.word	0xe000ed04

08002508 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08e      	sub	sp, #56	; 0x38
 800250c:	af02      	add	r7, sp, #8
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d10c      	bne.n	8002536 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800251c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002520:	b672      	cpsid	i
 8002522:	f383 8811 	msr	BASEPRI, r3
 8002526:	f3bf 8f6f 	isb	sy
 800252a:	f3bf 8f4f 	dsb	sy
 800252e:	b662      	cpsie	i
 8002530:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002532:	bf00      	nop
 8002534:	e7fe      	b.n	8002534 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d10c      	bne.n	8002556 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800253c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002540:	b672      	cpsid	i
 8002542:	f383 8811 	msr	BASEPRI, r3
 8002546:	f3bf 8f6f 	isb	sy
 800254a:	f3bf 8f4f 	dsb	sy
 800254e:	b662      	cpsie	i
 8002550:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002552:	bf00      	nop
 8002554:	e7fe      	b.n	8002554 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d002      	beq.n	8002562 <xQueueGenericCreateStatic+0x5a>
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <xQueueGenericCreateStatic+0x5e>
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <xQueueGenericCreateStatic+0x60>
 8002566:	2300      	movs	r3, #0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10c      	bne.n	8002586 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800256c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002570:	b672      	cpsid	i
 8002572:	f383 8811 	msr	BASEPRI, r3
 8002576:	f3bf 8f6f 	isb	sy
 800257a:	f3bf 8f4f 	dsb	sy
 800257e:	b662      	cpsie	i
 8002580:	623b      	str	r3, [r7, #32]
}
 8002582:	bf00      	nop
 8002584:	e7fe      	b.n	8002584 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d102      	bne.n	8002592 <xQueueGenericCreateStatic+0x8a>
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <xQueueGenericCreateStatic+0x8e>
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <xQueueGenericCreateStatic+0x90>
 8002596:	2300      	movs	r3, #0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d10c      	bne.n	80025b6 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800259c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a0:	b672      	cpsid	i
 80025a2:	f383 8811 	msr	BASEPRI, r3
 80025a6:	f3bf 8f6f 	isb	sy
 80025aa:	f3bf 8f4f 	dsb	sy
 80025ae:	b662      	cpsie	i
 80025b0:	61fb      	str	r3, [r7, #28]
}
 80025b2:	bf00      	nop
 80025b4:	e7fe      	b.n	80025b4 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80025b6:	2350      	movs	r3, #80	; 0x50
 80025b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2b50      	cmp	r3, #80	; 0x50
 80025be:	d00c      	beq.n	80025da <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80025c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025c4:	b672      	cpsid	i
 80025c6:	f383 8811 	msr	BASEPRI, r3
 80025ca:	f3bf 8f6f 	isb	sy
 80025ce:	f3bf 8f4f 	dsb	sy
 80025d2:	b662      	cpsie	i
 80025d4:	61bb      	str	r3, [r7, #24]
}
 80025d6:	bf00      	nop
 80025d8:	e7fe      	b.n	80025d8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80025da:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80025e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00d      	beq.n	8002602 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80025e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80025ee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80025f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	4613      	mov	r3, r2
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	68b9      	ldr	r1, [r7, #8]
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 f805 	bl	800260c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002604:	4618      	mov	r0, r3
 8002606:	3730      	adds	r7, #48	; 0x30
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d103      	bne.n	8002628 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	e002      	b.n	800262e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800263a:	2101      	movs	r1, #1
 800263c:	69b8      	ldr	r0, [r7, #24]
 800263e:	f7ff fef9 	bl	8002434 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	78fa      	ldrb	r2, [r7, #3]
 8002646:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
	...

08002654 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08e      	sub	sp, #56	; 0x38
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
 8002660:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002662:	2300      	movs	r3, #0
 8002664:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800266a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266c:	2b00      	cmp	r3, #0
 800266e:	d10c      	bne.n	800268a <xQueueGenericSend+0x36>
	__asm volatile
 8002670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002674:	b672      	cpsid	i
 8002676:	f383 8811 	msr	BASEPRI, r3
 800267a:	f3bf 8f6f 	isb	sy
 800267e:	f3bf 8f4f 	dsb	sy
 8002682:	b662      	cpsie	i
 8002684:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002686:	bf00      	nop
 8002688:	e7fe      	b.n	8002688 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d103      	bne.n	8002698 <xQueueGenericSend+0x44>
 8002690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <xQueueGenericSend+0x48>
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <xQueueGenericSend+0x4a>
 800269c:	2300      	movs	r3, #0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10c      	bne.n	80026bc <xQueueGenericSend+0x68>
	__asm volatile
 80026a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a6:	b672      	cpsid	i
 80026a8:	f383 8811 	msr	BASEPRI, r3
 80026ac:	f3bf 8f6f 	isb	sy
 80026b0:	f3bf 8f4f 	dsb	sy
 80026b4:	b662      	cpsie	i
 80026b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80026b8:	bf00      	nop
 80026ba:	e7fe      	b.n	80026ba <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d103      	bne.n	80026ca <xQueueGenericSend+0x76>
 80026c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d101      	bne.n	80026ce <xQueueGenericSend+0x7a>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <xQueueGenericSend+0x7c>
 80026ce:	2300      	movs	r3, #0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10c      	bne.n	80026ee <xQueueGenericSend+0x9a>
	__asm volatile
 80026d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d8:	b672      	cpsid	i
 80026da:	f383 8811 	msr	BASEPRI, r3
 80026de:	f3bf 8f6f 	isb	sy
 80026e2:	f3bf 8f4f 	dsb	sy
 80026e6:	b662      	cpsie	i
 80026e8:	623b      	str	r3, [r7, #32]
}
 80026ea:	bf00      	nop
 80026ec:	e7fe      	b.n	80026ec <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80026ee:	f001 f9e9 	bl	8003ac4 <xTaskGetSchedulerState>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d102      	bne.n	80026fe <xQueueGenericSend+0xaa>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <xQueueGenericSend+0xae>
 80026fe:	2301      	movs	r3, #1
 8002700:	e000      	b.n	8002704 <xQueueGenericSend+0xb0>
 8002702:	2300      	movs	r3, #0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d10c      	bne.n	8002722 <xQueueGenericSend+0xce>
	__asm volatile
 8002708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800270c:	b672      	cpsid	i
 800270e:	f383 8811 	msr	BASEPRI, r3
 8002712:	f3bf 8f6f 	isb	sy
 8002716:	f3bf 8f4f 	dsb	sy
 800271a:	b662      	cpsie	i
 800271c:	61fb      	str	r3, [r7, #28]
}
 800271e:	bf00      	nop
 8002720:	e7fe      	b.n	8002720 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002722:	f001 ff1b 	bl	800455c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002728:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800272a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800272e:	429a      	cmp	r2, r3
 8002730:	d302      	bcc.n	8002738 <xQueueGenericSend+0xe4>
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b02      	cmp	r3, #2
 8002736:	d129      	bne.n	800278c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	68b9      	ldr	r1, [r7, #8]
 800273c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800273e:	f000 fa15 	bl	8002b6c <prvCopyDataToQueue>
 8002742:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002748:	2b00      	cmp	r3, #0
 800274a:	d010      	beq.n	800276e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800274c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274e:	3324      	adds	r3, #36	; 0x24
 8002750:	4618      	mov	r0, r3
 8002752:	f000 fff1 	bl	8003738 <xTaskRemoveFromEventList>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d013      	beq.n	8002784 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800275c:	4b3f      	ldr	r3, [pc, #252]	; (800285c <xQueueGenericSend+0x208>)
 800275e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	f3bf 8f4f 	dsb	sy
 8002768:	f3bf 8f6f 	isb	sy
 800276c:	e00a      	b.n	8002784 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800276e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002770:	2b00      	cmp	r3, #0
 8002772:	d007      	beq.n	8002784 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002774:	4b39      	ldr	r3, [pc, #228]	; (800285c <xQueueGenericSend+0x208>)
 8002776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	f3bf 8f4f 	dsb	sy
 8002780:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002784:	f001 ff1e 	bl	80045c4 <vPortExitCritical>
				return pdPASS;
 8002788:	2301      	movs	r3, #1
 800278a:	e063      	b.n	8002854 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d103      	bne.n	800279a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002792:	f001 ff17 	bl	80045c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002796:	2300      	movs	r3, #0
 8002798:	e05c      	b.n	8002854 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800279a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800279c:	2b00      	cmp	r3, #0
 800279e:	d106      	bne.n	80027ae <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80027a0:	f107 0314 	add.w	r3, r7, #20
 80027a4:	4618      	mov	r0, r3
 80027a6:	f001 f82d 	bl	8003804 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80027aa:	2301      	movs	r3, #1
 80027ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80027ae:	f001 ff09 	bl	80045c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80027b2:	f000 fd93 	bl	80032dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80027b6:	f001 fed1 	bl	800455c <vPortEnterCritical>
 80027ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80027c0:	b25b      	sxtb	r3, r3
 80027c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c6:	d103      	bne.n	80027d0 <xQueueGenericSend+0x17c>
 80027c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80027d6:	b25b      	sxtb	r3, r3
 80027d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027dc:	d103      	bne.n	80027e6 <xQueueGenericSend+0x192>
 80027de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027e6:	f001 feed 	bl	80045c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80027ea:	1d3a      	adds	r2, r7, #4
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	4611      	mov	r1, r2
 80027f2:	4618      	mov	r0, r3
 80027f4:	f001 f81c 	bl	8003830 <xTaskCheckForTimeOut>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d124      	bne.n	8002848 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80027fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002800:	f000 faac 	bl	8002d5c <prvIsQueueFull>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d018      	beq.n	800283c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800280a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800280c:	3310      	adds	r3, #16
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	4611      	mov	r1, r2
 8002812:	4618      	mov	r0, r3
 8002814:	f000 ff3c 	bl	8003690 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002818:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800281a:	f000 fa37 	bl	8002c8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800281e:	f000 fd6b 	bl	80032f8 <xTaskResumeAll>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	f47f af7c 	bne.w	8002722 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800282a:	4b0c      	ldr	r3, [pc, #48]	; (800285c <xQueueGenericSend+0x208>)
 800282c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	f3bf 8f6f 	isb	sy
 800283a:	e772      	b.n	8002722 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800283c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800283e:	f000 fa25 	bl	8002c8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002842:	f000 fd59 	bl	80032f8 <xTaskResumeAll>
 8002846:	e76c      	b.n	8002722 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002848:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800284a:	f000 fa1f 	bl	8002c8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800284e:	f000 fd53 	bl	80032f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002852:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002854:	4618      	mov	r0, r3
 8002856:	3738      	adds	r7, #56	; 0x38
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	e000ed04 	.word	0xe000ed04

08002860 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08e      	sub	sp, #56	; 0x38
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
 800286c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10c      	bne.n	8002892 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8002878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800287c:	b672      	cpsid	i
 800287e:	f383 8811 	msr	BASEPRI, r3
 8002882:	f3bf 8f6f 	isb	sy
 8002886:	f3bf 8f4f 	dsb	sy
 800288a:	b662      	cpsie	i
 800288c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800288e:	bf00      	nop
 8002890:	e7fe      	b.n	8002890 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d103      	bne.n	80028a0 <xQueueGenericSendFromISR+0x40>
 8002898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <xQueueGenericSendFromISR+0x44>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e000      	b.n	80028a6 <xQueueGenericSendFromISR+0x46>
 80028a4:	2300      	movs	r3, #0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10c      	bne.n	80028c4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 80028aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ae:	b672      	cpsid	i
 80028b0:	f383 8811 	msr	BASEPRI, r3
 80028b4:	f3bf 8f6f 	isb	sy
 80028b8:	f3bf 8f4f 	dsb	sy
 80028bc:	b662      	cpsie	i
 80028be:	623b      	str	r3, [r7, #32]
}
 80028c0:	bf00      	nop
 80028c2:	e7fe      	b.n	80028c2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d103      	bne.n	80028d2 <xQueueGenericSendFromISR+0x72>
 80028ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d101      	bne.n	80028d6 <xQueueGenericSendFromISR+0x76>
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <xQueueGenericSendFromISR+0x78>
 80028d6:	2300      	movs	r3, #0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10c      	bne.n	80028f6 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80028dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e0:	b672      	cpsid	i
 80028e2:	f383 8811 	msr	BASEPRI, r3
 80028e6:	f3bf 8f6f 	isb	sy
 80028ea:	f3bf 8f4f 	dsb	sy
 80028ee:	b662      	cpsie	i
 80028f0:	61fb      	str	r3, [r7, #28]
}
 80028f2:	bf00      	nop
 80028f4:	e7fe      	b.n	80028f4 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80028f6:	f001 ff19 	bl	800472c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80028fa:	f3ef 8211 	mrs	r2, BASEPRI
 80028fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002902:	b672      	cpsid	i
 8002904:	f383 8811 	msr	BASEPRI, r3
 8002908:	f3bf 8f6f 	isb	sy
 800290c:	f3bf 8f4f 	dsb	sy
 8002910:	b662      	cpsie	i
 8002912:	61ba      	str	r2, [r7, #24]
 8002914:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002916:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002918:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800291a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800291c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800291e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002922:	429a      	cmp	r2, r3
 8002924:	d302      	bcc.n	800292c <xQueueGenericSendFromISR+0xcc>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	2b02      	cmp	r3, #2
 800292a:	d12c      	bne.n	8002986 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800292c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800292e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	68b9      	ldr	r1, [r7, #8]
 800293a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800293c:	f000 f916 	bl	8002b6c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002940:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002948:	d112      	bne.n	8002970 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800294a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800294c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294e:	2b00      	cmp	r3, #0
 8002950:	d016      	beq.n	8002980 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002954:	3324      	adds	r3, #36	; 0x24
 8002956:	4618      	mov	r0, r3
 8002958:	f000 feee 	bl	8003738 <xTaskRemoveFromEventList>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00e      	beq.n	8002980 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00b      	beq.n	8002980 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	e007      	b.n	8002980 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002970:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002974:	3301      	adds	r3, #1
 8002976:	b2db      	uxtb	r3, r3
 8002978:	b25a      	sxtb	r2, r3
 800297a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800297c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002980:	2301      	movs	r3, #1
 8002982:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002984:	e001      	b.n	800298a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002986:	2300      	movs	r3, #0
 8002988:	637b      	str	r3, [r7, #52]	; 0x34
 800298a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800298c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002994:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002998:	4618      	mov	r0, r3
 800299a:	3738      	adds	r7, #56	; 0x38
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08c      	sub	sp, #48	; 0x30
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80029ac:	2300      	movs	r3, #0
 80029ae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80029b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10c      	bne.n	80029d4 <xQueueReceive+0x34>
	__asm volatile
 80029ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029be:	b672      	cpsid	i
 80029c0:	f383 8811 	msr	BASEPRI, r3
 80029c4:	f3bf 8f6f 	isb	sy
 80029c8:	f3bf 8f4f 	dsb	sy
 80029cc:	b662      	cpsie	i
 80029ce:	623b      	str	r3, [r7, #32]
}
 80029d0:	bf00      	nop
 80029d2:	e7fe      	b.n	80029d2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d103      	bne.n	80029e2 <xQueueReceive+0x42>
 80029da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <xQueueReceive+0x46>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e000      	b.n	80029e8 <xQueueReceive+0x48>
 80029e6:	2300      	movs	r3, #0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10c      	bne.n	8002a06 <xQueueReceive+0x66>
	__asm volatile
 80029ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f0:	b672      	cpsid	i
 80029f2:	f383 8811 	msr	BASEPRI, r3
 80029f6:	f3bf 8f6f 	isb	sy
 80029fa:	f3bf 8f4f 	dsb	sy
 80029fe:	b662      	cpsie	i
 8002a00:	61fb      	str	r3, [r7, #28]
}
 8002a02:	bf00      	nop
 8002a04:	e7fe      	b.n	8002a04 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a06:	f001 f85d 	bl	8003ac4 <xTaskGetSchedulerState>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d102      	bne.n	8002a16 <xQueueReceive+0x76>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <xQueueReceive+0x7a>
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <xQueueReceive+0x7c>
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d10c      	bne.n	8002a3a <xQueueReceive+0x9a>
	__asm volatile
 8002a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a24:	b672      	cpsid	i
 8002a26:	f383 8811 	msr	BASEPRI, r3
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	b662      	cpsie	i
 8002a34:	61bb      	str	r3, [r7, #24]
}
 8002a36:	bf00      	nop
 8002a38:	e7fe      	b.n	8002a38 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a3a:	f001 fd8f 	bl	800455c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a42:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d01f      	beq.n	8002a8a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a4a:	68b9      	ldr	r1, [r7, #8]
 8002a4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a4e:	f000 f8f7 	bl	8002c40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	1e5a      	subs	r2, r3, #1
 8002a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a58:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00f      	beq.n	8002a82 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a64:	3310      	adds	r3, #16
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 fe66 	bl	8003738 <xTaskRemoveFromEventList>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d007      	beq.n	8002a82 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002a72:	4b3d      	ldr	r3, [pc, #244]	; (8002b68 <xQueueReceive+0x1c8>)
 8002a74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	f3bf 8f4f 	dsb	sy
 8002a7e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002a82:	f001 fd9f 	bl	80045c4 <vPortExitCritical>
				return pdPASS;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e069      	b.n	8002b5e <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d103      	bne.n	8002a98 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a90:	f001 fd98 	bl	80045c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002a94:	2300      	movs	r3, #0
 8002a96:	e062      	b.n	8002b5e <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d106      	bne.n	8002aac <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002a9e:	f107 0310 	add.w	r3, r7, #16
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 feae 	bl	8003804 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002aac:	f001 fd8a 	bl	80045c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ab0:	f000 fc14 	bl	80032dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ab4:	f001 fd52 	bl	800455c <vPortEnterCritical>
 8002ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002abe:	b25b      	sxtb	r3, r3
 8002ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac4:	d103      	bne.n	8002ace <xQueueReceive+0x12e>
 8002ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ad4:	b25b      	sxtb	r3, r3
 8002ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ada:	d103      	bne.n	8002ae4 <xQueueReceive+0x144>
 8002adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ae4:	f001 fd6e 	bl	80045c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ae8:	1d3a      	adds	r2, r7, #4
 8002aea:	f107 0310 	add.w	r3, r7, #16
 8002aee:	4611      	mov	r1, r2
 8002af0:	4618      	mov	r0, r3
 8002af2:	f000 fe9d 	bl	8003830 <xTaskCheckForTimeOut>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d123      	bne.n	8002b44 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002afc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002afe:	f000 f917 	bl	8002d30 <prvIsQueueEmpty>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d017      	beq.n	8002b38 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0a:	3324      	adds	r3, #36	; 0x24
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	4611      	mov	r1, r2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f000 fdbd 	bl	8003690 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002b16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b18:	f000 f8b8 	bl	8002c8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002b1c:	f000 fbec 	bl	80032f8 <xTaskResumeAll>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d189      	bne.n	8002a3a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8002b26:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <xQueueReceive+0x1c8>)
 8002b28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	f3bf 8f4f 	dsb	sy
 8002b32:	f3bf 8f6f 	isb	sy
 8002b36:	e780      	b.n	8002a3a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002b38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b3a:	f000 f8a7 	bl	8002c8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b3e:	f000 fbdb 	bl	80032f8 <xTaskResumeAll>
 8002b42:	e77a      	b.n	8002a3a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002b44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b46:	f000 f8a1 	bl	8002c8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b4a:	f000 fbd5 	bl	80032f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b50:	f000 f8ee 	bl	8002d30 <prvIsQueueEmpty>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f43f af6f 	beq.w	8002a3a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002b5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3730      	adds	r7, #48	; 0x30
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	e000ed04 	.word	0xe000ed04

08002b6c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b80:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d10d      	bne.n	8002ba6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d14d      	bne.n	8002c2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f000 ffb2 	bl	8003b00 <xTaskPriorityDisinherit>
 8002b9c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	e043      	b.n	8002c2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d119      	bne.n	8002be0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6858      	ldr	r0, [r3, #4]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	68b9      	ldr	r1, [r7, #8]
 8002bb8:	f002 f80a 	bl	8004bd0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	441a      	add	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d32b      	bcc.n	8002c2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	e026      	b.n	8002c2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	68d8      	ldr	r0, [r3, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	461a      	mov	r2, r3
 8002bea:	68b9      	ldr	r1, [r7, #8]
 8002bec:	f001 fff0 	bl	8004bd0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf8:	425b      	negs	r3, r3
 8002bfa:	441a      	add	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	68da      	ldr	r2, [r3, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d207      	bcs.n	8002c1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	425b      	negs	r3, r3
 8002c16:	441a      	add	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d105      	bne.n	8002c2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d002      	beq.n	8002c2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002c36:	697b      	ldr	r3, [r7, #20]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d018      	beq.n	8002c84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	441a      	add	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	68da      	ldr	r2, [r3, #12]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d303      	bcc.n	8002c74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	68d9      	ldr	r1, [r3, #12]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	6838      	ldr	r0, [r7, #0]
 8002c80:	f001 ffa6 	bl	8004bd0 <memcpy>
	}
}
 8002c84:	bf00      	nop
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c94:	f001 fc62 	bl	800455c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ca0:	e011      	b.n	8002cc6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d012      	beq.n	8002cd0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	3324      	adds	r3, #36	; 0x24
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 fd42 	bl	8003738 <xTaskRemoveFromEventList>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002cba:	f000 fe1f 	bl	80038fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	dce9      	bgt.n	8002ca2 <prvUnlockQueue+0x16>
 8002cce:	e000      	b.n	8002cd2 <prvUnlockQueue+0x46>
					break;
 8002cd0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	22ff      	movs	r2, #255	; 0xff
 8002cd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002cda:	f001 fc73 	bl	80045c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002cde:	f001 fc3d 	bl	800455c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ce8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002cea:	e011      	b.n	8002d10 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d012      	beq.n	8002d1a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3310      	adds	r3, #16
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 fd1d 	bl	8003738 <xTaskRemoveFromEventList>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002d04:	f000 fdfa 	bl	80038fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002d08:	7bbb      	ldrb	r3, [r7, #14]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	dce9      	bgt.n	8002cec <prvUnlockQueue+0x60>
 8002d18:	e000      	b.n	8002d1c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002d1a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	22ff      	movs	r2, #255	; 0xff
 8002d20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002d24:	f001 fc4e 	bl	80045c4 <vPortExitCritical>
}
 8002d28:	bf00      	nop
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d38:	f001 fc10 	bl	800455c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d102      	bne.n	8002d4a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002d44:	2301      	movs	r3, #1
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	e001      	b.n	8002d4e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d4e:	f001 fc39 	bl	80045c4 <vPortExitCritical>

	return xReturn;
 8002d52:	68fb      	ldr	r3, [r7, #12]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d64:	f001 fbfa 	bl	800455c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d102      	bne.n	8002d7a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002d74:	2301      	movs	r3, #1
 8002d76:	60fb      	str	r3, [r7, #12]
 8002d78:	e001      	b.n	8002d7e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d7e:	f001 fc21 	bl	80045c4 <vPortExitCritical>

	return xReturn;
 8002d82:	68fb      	ldr	r3, [r7, #12]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d96:	2300      	movs	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	e014      	b.n	8002dc6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002d9c:	4a0f      	ldr	r2, [pc, #60]	; (8002ddc <vQueueAddToRegistry+0x50>)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10b      	bne.n	8002dc0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002da8:	490c      	ldr	r1, [pc, #48]	; (8002ddc <vQueueAddToRegistry+0x50>)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002db2:	4a0a      	ldr	r2, [pc, #40]	; (8002ddc <vQueueAddToRegistry+0x50>)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	4413      	add	r3, r2
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002dbe:	e006      	b.n	8002dce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	60fb      	str	r3, [r7, #12]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2b07      	cmp	r3, #7
 8002dca:	d9e7      	bls.n	8002d9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002dcc:	bf00      	nop
 8002dce:	bf00      	nop
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	200049fc 	.word	0x200049fc

08002de0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002df0:	f001 fbb4 	bl	800455c <vPortEnterCritical>
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002dfa:	b25b      	sxtb	r3, r3
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e00:	d103      	bne.n	8002e0a <vQueueWaitForMessageRestricted+0x2a>
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e10:	b25b      	sxtb	r3, r3
 8002e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e16:	d103      	bne.n	8002e20 <vQueueWaitForMessageRestricted+0x40>
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e20:	f001 fbd0 	bl	80045c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d106      	bne.n	8002e3a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	3324      	adds	r3, #36	; 0x24
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	68b9      	ldr	r1, [r7, #8]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f000 fc51 	bl	80036dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002e3a:	6978      	ldr	r0, [r7, #20]
 8002e3c:	f7ff ff26 	bl	8002c8c <prvUnlockQueue>
	}
 8002e40:	bf00      	nop
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b08e      	sub	sp, #56	; 0x38
 8002e4c:	af04      	add	r7, sp, #16
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
 8002e54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10c      	bne.n	8002e76 <xTaskCreateStatic+0x2e>
	__asm volatile
 8002e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e60:	b672      	cpsid	i
 8002e62:	f383 8811 	msr	BASEPRI, r3
 8002e66:	f3bf 8f6f 	isb	sy
 8002e6a:	f3bf 8f4f 	dsb	sy
 8002e6e:	b662      	cpsie	i
 8002e70:	623b      	str	r3, [r7, #32]
}
 8002e72:	bf00      	nop
 8002e74:	e7fe      	b.n	8002e74 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8002e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10c      	bne.n	8002e96 <xTaskCreateStatic+0x4e>
	__asm volatile
 8002e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e80:	b672      	cpsid	i
 8002e82:	f383 8811 	msr	BASEPRI, r3
 8002e86:	f3bf 8f6f 	isb	sy
 8002e8a:	f3bf 8f4f 	dsb	sy
 8002e8e:	b662      	cpsie	i
 8002e90:	61fb      	str	r3, [r7, #28]
}
 8002e92:	bf00      	nop
 8002e94:	e7fe      	b.n	8002e94 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002e96:	235c      	movs	r3, #92	; 0x5c
 8002e98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	2b5c      	cmp	r3, #92	; 0x5c
 8002e9e:	d00c      	beq.n	8002eba <xTaskCreateStatic+0x72>
	__asm volatile
 8002ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea4:	b672      	cpsid	i
 8002ea6:	f383 8811 	msr	BASEPRI, r3
 8002eaa:	f3bf 8f6f 	isb	sy
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	b662      	cpsie	i
 8002eb4:	61bb      	str	r3, [r7, #24]
}
 8002eb6:	bf00      	nop
 8002eb8:	e7fe      	b.n	8002eb8 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002eba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d01e      	beq.n	8002f00 <xTaskCreateStatic+0xb8>
 8002ec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d01b      	beq.n	8002f00 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ece:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ed0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002eda:	2300      	movs	r3, #0
 8002edc:	9303      	str	r3, [sp, #12]
 8002ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee0:	9302      	str	r3, [sp, #8]
 8002ee2:	f107 0314 	add.w	r3, r7, #20
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 f850 	bl	8002f98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002ef8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002efa:	f000 f8df 	bl	80030bc <prvAddNewTaskToReadyList>
 8002efe:	e001      	b.n	8002f04 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002f04:	697b      	ldr	r3, [r7, #20]
	}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3728      	adds	r7, #40	; 0x28
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b08c      	sub	sp, #48	; 0x30
 8002f12:	af04      	add	r7, sp, #16
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4618      	mov	r0, r3
 8002f24:	f001 fc46 	bl	80047b4 <pvPortMalloc>
 8002f28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00e      	beq.n	8002f4e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002f30:	205c      	movs	r0, #92	; 0x5c
 8002f32:	f001 fc3f 	bl	80047b4 <pvPortMalloc>
 8002f36:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
 8002f44:	e005      	b.n	8002f52 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002f46:	6978      	ldr	r0, [r7, #20]
 8002f48:	f001 fcfe 	bl	8004948 <vPortFree>
 8002f4c:	e001      	b.n	8002f52 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d017      	beq.n	8002f88 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f60:	88fa      	ldrh	r2, [r7, #6]
 8002f62:	2300      	movs	r3, #0
 8002f64:	9303      	str	r3, [sp, #12]
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	9302      	str	r3, [sp, #8]
 8002f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f6c:	9301      	str	r3, [sp, #4]
 8002f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f70:	9300      	str	r3, [sp, #0]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68b9      	ldr	r1, [r7, #8]
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 f80e 	bl	8002f98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f7c:	69f8      	ldr	r0, [r7, #28]
 8002f7e:	f000 f89d 	bl	80030bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f82:	2301      	movs	r3, #1
 8002f84:	61bb      	str	r3, [r7, #24]
 8002f86:	e002      	b.n	8002f8e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f88:	f04f 33ff 	mov.w	r3, #4294967295
 8002f8c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f8e:	69bb      	ldr	r3, [r7, #24]
	}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3720      	adds	r7, #32
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b088      	sub	sp, #32
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
 8002fa4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	461a      	mov	r2, r3
 8002fb0:	21a5      	movs	r1, #165	; 0xa5
 8002fb2:	f001 fe1b 	bl	8004bec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8002fc0:	440b      	add	r3, r1
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	4413      	add	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	f023 0307 	bic.w	r3, r3, #7
 8002fce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00c      	beq.n	8002ff4 <prvInitialiseNewTask+0x5c>
	__asm volatile
 8002fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fde:	b672      	cpsid	i
 8002fe0:	f383 8811 	msr	BASEPRI, r3
 8002fe4:	f3bf 8f6f 	isb	sy
 8002fe8:	f3bf 8f4f 	dsb	sy
 8002fec:	b662      	cpsie	i
 8002fee:	617b      	str	r3, [r7, #20]
}
 8002ff0:	bf00      	nop
 8002ff2:	e7fe      	b.n	8002ff2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d01f      	beq.n	800303a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61fb      	str	r3, [r7, #28]
 8002ffe:	e012      	b.n	8003026 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	4413      	add	r3, r2
 8003006:	7819      	ldrb	r1, [r3, #0]
 8003008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	4413      	add	r3, r2
 800300e:	3334      	adds	r3, #52	; 0x34
 8003010:	460a      	mov	r2, r1
 8003012:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	4413      	add	r3, r2
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d006      	beq.n	800302e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	3301      	adds	r3, #1
 8003024:	61fb      	str	r3, [r7, #28]
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	2b0f      	cmp	r3, #15
 800302a:	d9e9      	bls.n	8003000 <prvInitialiseNewTask+0x68>
 800302c:	e000      	b.n	8003030 <prvInitialiseNewTask+0x98>
			{
				break;
 800302e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003038:	e003      	b.n	8003042 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800303a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003044:	2b37      	cmp	r3, #55	; 0x37
 8003046:	d901      	bls.n	800304c <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003048:	2337      	movs	r3, #55	; 0x37
 800304a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800304c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800304e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003050:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003054:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003056:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305a:	2200      	movs	r2, #0
 800305c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800305e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003060:	3304      	adds	r3, #4
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff f952 	bl	800230c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306a:	3318      	adds	r3, #24
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff f94d 	bl	800230c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003076:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800307e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003080:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003086:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800308a:	2200      	movs	r2, #0
 800308c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800308e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	68f9      	ldr	r1, [r7, #12]
 800309a:	69b8      	ldr	r0, [r7, #24]
 800309c:	f001 f952 	bl	8004344 <pxPortInitialiseStack>
 80030a0:	4602      	mov	r2, r0
 80030a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80030a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d002      	beq.n	80030b2 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80030ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030b2:	bf00      	nop
 80030b4:	3720      	adds	r7, #32
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80030c4:	f001 fa4a 	bl	800455c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80030c8:	4b2d      	ldr	r3, [pc, #180]	; (8003180 <prvAddNewTaskToReadyList+0xc4>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	3301      	adds	r3, #1
 80030ce:	4a2c      	ldr	r2, [pc, #176]	; (8003180 <prvAddNewTaskToReadyList+0xc4>)
 80030d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80030d2:	4b2c      	ldr	r3, [pc, #176]	; (8003184 <prvAddNewTaskToReadyList+0xc8>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d109      	bne.n	80030ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80030da:	4a2a      	ldr	r2, [pc, #168]	; (8003184 <prvAddNewTaskToReadyList+0xc8>)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80030e0:	4b27      	ldr	r3, [pc, #156]	; (8003180 <prvAddNewTaskToReadyList+0xc4>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d110      	bne.n	800310a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80030e8:	f000 fc2c 	bl	8003944 <prvInitialiseTaskLists>
 80030ec:	e00d      	b.n	800310a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80030ee:	4b26      	ldr	r3, [pc, #152]	; (8003188 <prvAddNewTaskToReadyList+0xcc>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d109      	bne.n	800310a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80030f6:	4b23      	ldr	r3, [pc, #140]	; (8003184 <prvAddNewTaskToReadyList+0xc8>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003100:	429a      	cmp	r2, r3
 8003102:	d802      	bhi.n	800310a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003104:	4a1f      	ldr	r2, [pc, #124]	; (8003184 <prvAddNewTaskToReadyList+0xc8>)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800310a:	4b20      	ldr	r3, [pc, #128]	; (800318c <prvAddNewTaskToReadyList+0xd0>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	3301      	adds	r3, #1
 8003110:	4a1e      	ldr	r2, [pc, #120]	; (800318c <prvAddNewTaskToReadyList+0xd0>)
 8003112:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003114:	4b1d      	ldr	r3, [pc, #116]	; (800318c <prvAddNewTaskToReadyList+0xd0>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003120:	4b1b      	ldr	r3, [pc, #108]	; (8003190 <prvAddNewTaskToReadyList+0xd4>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	429a      	cmp	r2, r3
 8003126:	d903      	bls.n	8003130 <prvAddNewTaskToReadyList+0x74>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312c:	4a18      	ldr	r2, [pc, #96]	; (8003190 <prvAddNewTaskToReadyList+0xd4>)
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003134:	4613      	mov	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4a15      	ldr	r2, [pc, #84]	; (8003194 <prvAddNewTaskToReadyList+0xd8>)
 800313e:	441a      	add	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3304      	adds	r3, #4
 8003144:	4619      	mov	r1, r3
 8003146:	4610      	mov	r0, r2
 8003148:	f7ff f8ed 	bl	8002326 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800314c:	f001 fa3a 	bl	80045c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003150:	4b0d      	ldr	r3, [pc, #52]	; (8003188 <prvAddNewTaskToReadyList+0xcc>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00e      	beq.n	8003176 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003158:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <prvAddNewTaskToReadyList+0xc8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003162:	429a      	cmp	r2, r3
 8003164:	d207      	bcs.n	8003176 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003166:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <prvAddNewTaskToReadyList+0xdc>)
 8003168:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800316c:	601a      	str	r2, [r3, #0]
 800316e:	f3bf 8f4f 	dsb	sy
 8003172:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003176:	bf00      	nop
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000c24 	.word	0x20000c24
 8003184:	20000750 	.word	0x20000750
 8003188:	20000c30 	.word	0x20000c30
 800318c:	20000c40 	.word	0x20000c40
 8003190:	20000c2c 	.word	0x20000c2c
 8003194:	20000754 	.word	0x20000754
 8003198:	e000ed04 	.word	0xe000ed04

0800319c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80031a4:	2300      	movs	r3, #0
 80031a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d019      	beq.n	80031e2 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80031ae:	4b14      	ldr	r3, [pc, #80]	; (8003200 <vTaskDelay+0x64>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00c      	beq.n	80031d0 <vTaskDelay+0x34>
	__asm volatile
 80031b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ba:	b672      	cpsid	i
 80031bc:	f383 8811 	msr	BASEPRI, r3
 80031c0:	f3bf 8f6f 	isb	sy
 80031c4:	f3bf 8f4f 	dsb	sy
 80031c8:	b662      	cpsie	i
 80031ca:	60bb      	str	r3, [r7, #8]
}
 80031cc:	bf00      	nop
 80031ce:	e7fe      	b.n	80031ce <vTaskDelay+0x32>
			vTaskSuspendAll();
 80031d0:	f000 f884 	bl	80032dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80031d4:	2100      	movs	r1, #0
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fd04 	bl	8003be4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80031dc:	f000 f88c 	bl	80032f8 <xTaskResumeAll>
 80031e0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d107      	bne.n	80031f8 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80031e8:	4b06      	ldr	r3, [pc, #24]	; (8003204 <vTaskDelay+0x68>)
 80031ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80031f8:	bf00      	nop
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	20000c4c 	.word	0x20000c4c
 8003204:	e000ed04 	.word	0xe000ed04

08003208 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08a      	sub	sp, #40	; 0x28
 800320c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800320e:	2300      	movs	r3, #0
 8003210:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003212:	2300      	movs	r3, #0
 8003214:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003216:	463a      	mov	r2, r7
 8003218:	1d39      	adds	r1, r7, #4
 800321a:	f107 0308 	add.w	r3, r7, #8
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff f820 	bl	8002264 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003224:	6839      	ldr	r1, [r7, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	9202      	str	r2, [sp, #8]
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	2300      	movs	r3, #0
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	2300      	movs	r3, #0
 8003234:	460a      	mov	r2, r1
 8003236:	4923      	ldr	r1, [pc, #140]	; (80032c4 <vTaskStartScheduler+0xbc>)
 8003238:	4823      	ldr	r0, [pc, #140]	; (80032c8 <vTaskStartScheduler+0xc0>)
 800323a:	f7ff fe05 	bl	8002e48 <xTaskCreateStatic>
 800323e:	4603      	mov	r3, r0
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <vTaskStartScheduler+0xc4>)
 8003242:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003244:	4b21      	ldr	r3, [pc, #132]	; (80032cc <vTaskStartScheduler+0xc4>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d002      	beq.n	8003252 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800324c:	2301      	movs	r3, #1
 800324e:	617b      	str	r3, [r7, #20]
 8003250:	e001      	b.n	8003256 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d102      	bne.n	8003262 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800325c:	f000 fd16 	bl	8003c8c <xTimerCreateTimerTask>
 8003260:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d118      	bne.n	800329a <vTaskStartScheduler+0x92>
	__asm volatile
 8003268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800326c:	b672      	cpsid	i
 800326e:	f383 8811 	msr	BASEPRI, r3
 8003272:	f3bf 8f6f 	isb	sy
 8003276:	f3bf 8f4f 	dsb	sy
 800327a:	b662      	cpsie	i
 800327c:	613b      	str	r3, [r7, #16]
}
 800327e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003280:	4b13      	ldr	r3, [pc, #76]	; (80032d0 <vTaskStartScheduler+0xc8>)
 8003282:	f04f 32ff 	mov.w	r2, #4294967295
 8003286:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003288:	4b12      	ldr	r3, [pc, #72]	; (80032d4 <vTaskStartScheduler+0xcc>)
 800328a:	2201      	movs	r2, #1
 800328c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800328e:	4b12      	ldr	r3, [pc, #72]	; (80032d8 <vTaskStartScheduler+0xd0>)
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003294:	f001 f8e4 	bl	8004460 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003298:	e010      	b.n	80032bc <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a0:	d10c      	bne.n	80032bc <vTaskStartScheduler+0xb4>
	__asm volatile
 80032a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a6:	b672      	cpsid	i
 80032a8:	f383 8811 	msr	BASEPRI, r3
 80032ac:	f3bf 8f6f 	isb	sy
 80032b0:	f3bf 8f4f 	dsb	sy
 80032b4:	b662      	cpsie	i
 80032b6:	60fb      	str	r3, [r7, #12]
}
 80032b8:	bf00      	nop
 80032ba:	e7fe      	b.n	80032ba <vTaskStartScheduler+0xb2>
}
 80032bc:	bf00      	nop
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	080055d4 	.word	0x080055d4
 80032c8:	08003915 	.word	0x08003915
 80032cc:	20000c48 	.word	0x20000c48
 80032d0:	20000c44 	.word	0x20000c44
 80032d4:	20000c30 	.word	0x20000c30
 80032d8:	20000c28 	.word	0x20000c28

080032dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80032e0:	4b04      	ldr	r3, [pc, #16]	; (80032f4 <vTaskSuspendAll+0x18>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	3301      	adds	r3, #1
 80032e6:	4a03      	ldr	r2, [pc, #12]	; (80032f4 <vTaskSuspendAll+0x18>)
 80032e8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80032ea:	bf00      	nop
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	20000c4c 	.word	0x20000c4c

080032f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003302:	2300      	movs	r3, #0
 8003304:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003306:	4b43      	ldr	r3, [pc, #268]	; (8003414 <xTaskResumeAll+0x11c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10c      	bne.n	8003328 <xTaskResumeAll+0x30>
	__asm volatile
 800330e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003312:	b672      	cpsid	i
 8003314:	f383 8811 	msr	BASEPRI, r3
 8003318:	f3bf 8f6f 	isb	sy
 800331c:	f3bf 8f4f 	dsb	sy
 8003320:	b662      	cpsie	i
 8003322:	603b      	str	r3, [r7, #0]
}
 8003324:	bf00      	nop
 8003326:	e7fe      	b.n	8003326 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003328:	f001 f918 	bl	800455c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800332c:	4b39      	ldr	r3, [pc, #228]	; (8003414 <xTaskResumeAll+0x11c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3b01      	subs	r3, #1
 8003332:	4a38      	ldr	r2, [pc, #224]	; (8003414 <xTaskResumeAll+0x11c>)
 8003334:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003336:	4b37      	ldr	r3, [pc, #220]	; (8003414 <xTaskResumeAll+0x11c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d162      	bne.n	8003404 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800333e:	4b36      	ldr	r3, [pc, #216]	; (8003418 <xTaskResumeAll+0x120>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d05e      	beq.n	8003404 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003346:	e02f      	b.n	80033a8 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003348:	4b34      	ldr	r3, [pc, #208]	; (800341c <xTaskResumeAll+0x124>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	3318      	adds	r3, #24
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff f843 	bl	80023e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	3304      	adds	r3, #4
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff f83e 	bl	80023e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003368:	4b2d      	ldr	r3, [pc, #180]	; (8003420 <xTaskResumeAll+0x128>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	429a      	cmp	r2, r3
 800336e:	d903      	bls.n	8003378 <xTaskResumeAll+0x80>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003374:	4a2a      	ldr	r2, [pc, #168]	; (8003420 <xTaskResumeAll+0x128>)
 8003376:	6013      	str	r3, [r2, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800337c:	4613      	mov	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4a27      	ldr	r2, [pc, #156]	; (8003424 <xTaskResumeAll+0x12c>)
 8003386:	441a      	add	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	3304      	adds	r3, #4
 800338c:	4619      	mov	r1, r3
 800338e:	4610      	mov	r0, r2
 8003390:	f7fe ffc9 	bl	8002326 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003398:	4b23      	ldr	r3, [pc, #140]	; (8003428 <xTaskResumeAll+0x130>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339e:	429a      	cmp	r2, r3
 80033a0:	d302      	bcc.n	80033a8 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80033a2:	4b22      	ldr	r3, [pc, #136]	; (800342c <xTaskResumeAll+0x134>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033a8:	4b1c      	ldr	r3, [pc, #112]	; (800341c <xTaskResumeAll+0x124>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1cb      	bne.n	8003348 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80033b6:	f000 fb65 	bl	8003a84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80033ba:	4b1d      	ldr	r3, [pc, #116]	; (8003430 <xTaskResumeAll+0x138>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d010      	beq.n	80033e8 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80033c6:	f000 f847 	bl	8003458 <xTaskIncrementTick>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d002      	beq.n	80033d6 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80033d0:	4b16      	ldr	r3, [pc, #88]	; (800342c <xTaskResumeAll+0x134>)
 80033d2:	2201      	movs	r2, #1
 80033d4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	3b01      	subs	r3, #1
 80033da:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f1      	bne.n	80033c6 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80033e2:	4b13      	ldr	r3, [pc, #76]	; (8003430 <xTaskResumeAll+0x138>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80033e8:	4b10      	ldr	r3, [pc, #64]	; (800342c <xTaskResumeAll+0x134>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d009      	beq.n	8003404 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80033f0:	2301      	movs	r3, #1
 80033f2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80033f4:	4b0f      	ldr	r3, [pc, #60]	; (8003434 <xTaskResumeAll+0x13c>)
 80033f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003404:	f001 f8de 	bl	80045c4 <vPortExitCritical>

	return xAlreadyYielded;
 8003408:	68bb      	ldr	r3, [r7, #8]
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	20000c4c 	.word	0x20000c4c
 8003418:	20000c24 	.word	0x20000c24
 800341c:	20000be4 	.word	0x20000be4
 8003420:	20000c2c 	.word	0x20000c2c
 8003424:	20000754 	.word	0x20000754
 8003428:	20000750 	.word	0x20000750
 800342c:	20000c38 	.word	0x20000c38
 8003430:	20000c34 	.word	0x20000c34
 8003434:	e000ed04 	.word	0xe000ed04

08003438 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800343e:	4b05      	ldr	r3, [pc, #20]	; (8003454 <xTaskGetTickCount+0x1c>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003444:	687b      	ldr	r3, [r7, #4]
}
 8003446:	4618      	mov	r0, r3
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20000c28 	.word	0x20000c28

08003458 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003462:	4b50      	ldr	r3, [pc, #320]	; (80035a4 <xTaskIncrementTick+0x14c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f040 808b 	bne.w	8003582 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800346c:	4b4e      	ldr	r3, [pc, #312]	; (80035a8 <xTaskIncrementTick+0x150>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	3301      	adds	r3, #1
 8003472:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003474:	4a4c      	ldr	r2, [pc, #304]	; (80035a8 <xTaskIncrementTick+0x150>)
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d122      	bne.n	80034c6 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8003480:	4b4a      	ldr	r3, [pc, #296]	; (80035ac <xTaskIncrementTick+0x154>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00c      	beq.n	80034a4 <xTaskIncrementTick+0x4c>
	__asm volatile
 800348a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348e:	b672      	cpsid	i
 8003490:	f383 8811 	msr	BASEPRI, r3
 8003494:	f3bf 8f6f 	isb	sy
 8003498:	f3bf 8f4f 	dsb	sy
 800349c:	b662      	cpsie	i
 800349e:	603b      	str	r3, [r7, #0]
}
 80034a0:	bf00      	nop
 80034a2:	e7fe      	b.n	80034a2 <xTaskIncrementTick+0x4a>
 80034a4:	4b41      	ldr	r3, [pc, #260]	; (80035ac <xTaskIncrementTick+0x154>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	4b41      	ldr	r3, [pc, #260]	; (80035b0 <xTaskIncrementTick+0x158>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a3f      	ldr	r2, [pc, #252]	; (80035ac <xTaskIncrementTick+0x154>)
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	4a3f      	ldr	r2, [pc, #252]	; (80035b0 <xTaskIncrementTick+0x158>)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	4b3e      	ldr	r3, [pc, #248]	; (80035b4 <xTaskIncrementTick+0x15c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3301      	adds	r3, #1
 80034be:	4a3d      	ldr	r2, [pc, #244]	; (80035b4 <xTaskIncrementTick+0x15c>)
 80034c0:	6013      	str	r3, [r2, #0]
 80034c2:	f000 fadf 	bl	8003a84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80034c6:	4b3c      	ldr	r3, [pc, #240]	; (80035b8 <xTaskIncrementTick+0x160>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d349      	bcc.n	8003564 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034d0:	4b36      	ldr	r3, [pc, #216]	; (80035ac <xTaskIncrementTick+0x154>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d104      	bne.n	80034e4 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034da:	4b37      	ldr	r3, [pc, #220]	; (80035b8 <xTaskIncrementTick+0x160>)
 80034dc:	f04f 32ff 	mov.w	r2, #4294967295
 80034e0:	601a      	str	r2, [r3, #0]
					break;
 80034e2:	e03f      	b.n	8003564 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034e4:	4b31      	ldr	r3, [pc, #196]	; (80035ac <xTaskIncrementTick+0x154>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d203      	bcs.n	8003504 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80034fc:	4a2e      	ldr	r2, [pc, #184]	; (80035b8 <xTaskIncrementTick+0x160>)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003502:	e02f      	b.n	8003564 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	3304      	adds	r3, #4
 8003508:	4618      	mov	r0, r3
 800350a:	f7fe ff69 	bl	80023e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003512:	2b00      	cmp	r3, #0
 8003514:	d004      	beq.n	8003520 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	3318      	adds	r3, #24
 800351a:	4618      	mov	r0, r3
 800351c:	f7fe ff60 	bl	80023e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003524:	4b25      	ldr	r3, [pc, #148]	; (80035bc <xTaskIncrementTick+0x164>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	429a      	cmp	r2, r3
 800352a:	d903      	bls.n	8003534 <xTaskIncrementTick+0xdc>
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003530:	4a22      	ldr	r2, [pc, #136]	; (80035bc <xTaskIncrementTick+0x164>)
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003538:	4613      	mov	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	4413      	add	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4a1f      	ldr	r2, [pc, #124]	; (80035c0 <xTaskIncrementTick+0x168>)
 8003542:	441a      	add	r2, r3
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	3304      	adds	r3, #4
 8003548:	4619      	mov	r1, r3
 800354a:	4610      	mov	r0, r2
 800354c:	f7fe feeb 	bl	8002326 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003554:	4b1b      	ldr	r3, [pc, #108]	; (80035c4 <xTaskIncrementTick+0x16c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355a:	429a      	cmp	r2, r3
 800355c:	d3b8      	bcc.n	80034d0 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800355e:	2301      	movs	r3, #1
 8003560:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003562:	e7b5      	b.n	80034d0 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003564:	4b17      	ldr	r3, [pc, #92]	; (80035c4 <xTaskIncrementTick+0x16c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800356a:	4915      	ldr	r1, [pc, #84]	; (80035c0 <xTaskIncrementTick+0x168>)
 800356c:	4613      	mov	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d907      	bls.n	800358c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800357c:	2301      	movs	r3, #1
 800357e:	617b      	str	r3, [r7, #20]
 8003580:	e004      	b.n	800358c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003582:	4b11      	ldr	r3, [pc, #68]	; (80035c8 <xTaskIncrementTick+0x170>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	3301      	adds	r3, #1
 8003588:	4a0f      	ldr	r2, [pc, #60]	; (80035c8 <xTaskIncrementTick+0x170>)
 800358a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800358c:	4b0f      	ldr	r3, [pc, #60]	; (80035cc <xTaskIncrementTick+0x174>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8003594:	2301      	movs	r3, #1
 8003596:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003598:	697b      	ldr	r3, [r7, #20]
}
 800359a:	4618      	mov	r0, r3
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	20000c4c 	.word	0x20000c4c
 80035a8:	20000c28 	.word	0x20000c28
 80035ac:	20000bdc 	.word	0x20000bdc
 80035b0:	20000be0 	.word	0x20000be0
 80035b4:	20000c3c 	.word	0x20000c3c
 80035b8:	20000c44 	.word	0x20000c44
 80035bc:	20000c2c 	.word	0x20000c2c
 80035c0:	20000754 	.word	0x20000754
 80035c4:	20000750 	.word	0x20000750
 80035c8:	20000c34 	.word	0x20000c34
 80035cc:	20000c38 	.word	0x20000c38

080035d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80035d6:	4b29      	ldr	r3, [pc, #164]	; (800367c <vTaskSwitchContext+0xac>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d003      	beq.n	80035e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80035de:	4b28      	ldr	r3, [pc, #160]	; (8003680 <vTaskSwitchContext+0xb0>)
 80035e0:	2201      	movs	r2, #1
 80035e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80035e4:	e043      	b.n	800366e <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 80035e6:	4b26      	ldr	r3, [pc, #152]	; (8003680 <vTaskSwitchContext+0xb0>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035ec:	4b25      	ldr	r3, [pc, #148]	; (8003684 <vTaskSwitchContext+0xb4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	e012      	b.n	800361a <vTaskSwitchContext+0x4a>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d10c      	bne.n	8003614 <vTaskSwitchContext+0x44>
	__asm volatile
 80035fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035fe:	b672      	cpsid	i
 8003600:	f383 8811 	msr	BASEPRI, r3
 8003604:	f3bf 8f6f 	isb	sy
 8003608:	f3bf 8f4f 	dsb	sy
 800360c:	b662      	cpsie	i
 800360e:	607b      	str	r3, [r7, #4]
}
 8003610:	bf00      	nop
 8003612:	e7fe      	b.n	8003612 <vTaskSwitchContext+0x42>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	3b01      	subs	r3, #1
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	491b      	ldr	r1, [pc, #108]	; (8003688 <vTaskSwitchContext+0xb8>)
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	4613      	mov	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	440b      	add	r3, r1
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d0e2      	beq.n	80035f4 <vTaskSwitchContext+0x24>
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4a13      	ldr	r2, [pc, #76]	; (8003688 <vTaskSwitchContext+0xb8>)
 800363a:	4413      	add	r3, r2
 800363c:	60bb      	str	r3, [r7, #8]
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	605a      	str	r2, [r3, #4]
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	3308      	adds	r3, #8
 8003650:	429a      	cmp	r2, r3
 8003652:	d104      	bne.n	800365e <vTaskSwitchContext+0x8e>
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	4a09      	ldr	r2, [pc, #36]	; (800368c <vTaskSwitchContext+0xbc>)
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	4a06      	ldr	r2, [pc, #24]	; (8003684 <vTaskSwitchContext+0xb4>)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6013      	str	r3, [r2, #0]
}
 800366e:	bf00      	nop
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	20000c4c 	.word	0x20000c4c
 8003680:	20000c38 	.word	0x20000c38
 8003684:	20000c2c 	.word	0x20000c2c
 8003688:	20000754 	.word	0x20000754
 800368c:	20000750 	.word	0x20000750

08003690 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10c      	bne.n	80036ba <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80036a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a4:	b672      	cpsid	i
 80036a6:	f383 8811 	msr	BASEPRI, r3
 80036aa:	f3bf 8f6f 	isb	sy
 80036ae:	f3bf 8f4f 	dsb	sy
 80036b2:	b662      	cpsie	i
 80036b4:	60fb      	str	r3, [r7, #12]
}
 80036b6:	bf00      	nop
 80036b8:	e7fe      	b.n	80036b8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036ba:	4b07      	ldr	r3, [pc, #28]	; (80036d8 <vTaskPlaceOnEventList+0x48>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3318      	adds	r3, #24
 80036c0:	4619      	mov	r1, r3
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7fe fe53 	bl	800236e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80036c8:	2101      	movs	r1, #1
 80036ca:	6838      	ldr	r0, [r7, #0]
 80036cc:	f000 fa8a 	bl	8003be4 <prvAddCurrentTaskToDelayedList>
}
 80036d0:	bf00      	nop
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	20000750 	.word	0x20000750

080036dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10c      	bne.n	8003708 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 80036ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f2:	b672      	cpsid	i
 80036f4:	f383 8811 	msr	BASEPRI, r3
 80036f8:	f3bf 8f6f 	isb	sy
 80036fc:	f3bf 8f4f 	dsb	sy
 8003700:	b662      	cpsie	i
 8003702:	617b      	str	r3, [r7, #20]
}
 8003704:	bf00      	nop
 8003706:	e7fe      	b.n	8003706 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003708:	4b0a      	ldr	r3, [pc, #40]	; (8003734 <vTaskPlaceOnEventListRestricted+0x58>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	3318      	adds	r3, #24
 800370e:	4619      	mov	r1, r3
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f7fe fe08 	bl	8002326 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800371c:	f04f 33ff 	mov.w	r3, #4294967295
 8003720:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	68b8      	ldr	r0, [r7, #8]
 8003726:	f000 fa5d 	bl	8003be4 <prvAddCurrentTaskToDelayedList>
	}
 800372a:	bf00      	nop
 800372c:	3718      	adds	r7, #24
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	20000750 	.word	0x20000750

08003738 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10c      	bne.n	8003768 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800374e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003752:	b672      	cpsid	i
 8003754:	f383 8811 	msr	BASEPRI, r3
 8003758:	f3bf 8f6f 	isb	sy
 800375c:	f3bf 8f4f 	dsb	sy
 8003760:	b662      	cpsie	i
 8003762:	60fb      	str	r3, [r7, #12]
}
 8003764:	bf00      	nop
 8003766:	e7fe      	b.n	8003766 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	3318      	adds	r3, #24
 800376c:	4618      	mov	r0, r3
 800376e:	f7fe fe37 	bl	80023e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003772:	4b1e      	ldr	r3, [pc, #120]	; (80037ec <xTaskRemoveFromEventList+0xb4>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d11d      	bne.n	80037b6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	3304      	adds	r3, #4
 800377e:	4618      	mov	r0, r3
 8003780:	f7fe fe2e 	bl	80023e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003788:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <xTaskRemoveFromEventList+0xb8>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	429a      	cmp	r2, r3
 800378e:	d903      	bls.n	8003798 <xTaskRemoveFromEventList+0x60>
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	4a16      	ldr	r2, [pc, #88]	; (80037f0 <xTaskRemoveFromEventList+0xb8>)
 8003796:	6013      	str	r3, [r2, #0]
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800379c:	4613      	mov	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4a13      	ldr	r2, [pc, #76]	; (80037f4 <xTaskRemoveFromEventList+0xbc>)
 80037a6:	441a      	add	r2, r3
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	3304      	adds	r3, #4
 80037ac:	4619      	mov	r1, r3
 80037ae:	4610      	mov	r0, r2
 80037b0:	f7fe fdb9 	bl	8002326 <vListInsertEnd>
 80037b4:	e005      	b.n	80037c2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	3318      	adds	r3, #24
 80037ba:	4619      	mov	r1, r3
 80037bc:	480e      	ldr	r0, [pc, #56]	; (80037f8 <xTaskRemoveFromEventList+0xc0>)
 80037be:	f7fe fdb2 	bl	8002326 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c6:	4b0d      	ldr	r3, [pc, #52]	; (80037fc <xTaskRemoveFromEventList+0xc4>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d905      	bls.n	80037dc <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80037d0:	2301      	movs	r3, #1
 80037d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80037d4:	4b0a      	ldr	r3, [pc, #40]	; (8003800 <xTaskRemoveFromEventList+0xc8>)
 80037d6:	2201      	movs	r2, #1
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	e001      	b.n	80037e0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 80037dc:	2300      	movs	r3, #0
 80037de:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80037e0:	697b      	ldr	r3, [r7, #20]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3718      	adds	r7, #24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000c4c 	.word	0x20000c4c
 80037f0:	20000c2c 	.word	0x20000c2c
 80037f4:	20000754 	.word	0x20000754
 80037f8:	20000be4 	.word	0x20000be4
 80037fc:	20000750 	.word	0x20000750
 8003800:	20000c38 	.word	0x20000c38

08003804 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800380c:	4b06      	ldr	r3, [pc, #24]	; (8003828 <vTaskInternalSetTimeOutState+0x24>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003814:	4b05      	ldr	r3, [pc, #20]	; (800382c <vTaskInternalSetTimeOutState+0x28>)
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	605a      	str	r2, [r3, #4]
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr
 8003828:	20000c3c 	.word	0x20000c3c
 800382c:	20000c28 	.word	0x20000c28

08003830 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b088      	sub	sp, #32
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10c      	bne.n	800385a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8003840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003844:	b672      	cpsid	i
 8003846:	f383 8811 	msr	BASEPRI, r3
 800384a:	f3bf 8f6f 	isb	sy
 800384e:	f3bf 8f4f 	dsb	sy
 8003852:	b662      	cpsie	i
 8003854:	613b      	str	r3, [r7, #16]
}
 8003856:	bf00      	nop
 8003858:	e7fe      	b.n	8003858 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10c      	bne.n	800387a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8003860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003864:	b672      	cpsid	i
 8003866:	f383 8811 	msr	BASEPRI, r3
 800386a:	f3bf 8f6f 	isb	sy
 800386e:	f3bf 8f4f 	dsb	sy
 8003872:	b662      	cpsie	i
 8003874:	60fb      	str	r3, [r7, #12]
}
 8003876:	bf00      	nop
 8003878:	e7fe      	b.n	8003878 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800387a:	f000 fe6f 	bl	800455c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800387e:	4b1d      	ldr	r3, [pc, #116]	; (80038f4 <xTaskCheckForTimeOut+0xc4>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	69ba      	ldr	r2, [r7, #24]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003896:	d102      	bne.n	800389e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003898:	2300      	movs	r3, #0
 800389a:	61fb      	str	r3, [r7, #28]
 800389c:	e023      	b.n	80038e6 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	4b15      	ldr	r3, [pc, #84]	; (80038f8 <xTaskCheckForTimeOut+0xc8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d007      	beq.n	80038ba <xTaskCheckForTimeOut+0x8a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d302      	bcc.n	80038ba <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80038b4:	2301      	movs	r3, #1
 80038b6:	61fb      	str	r3, [r7, #28]
 80038b8:	e015      	b.n	80038e6 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d20b      	bcs.n	80038dc <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	1ad2      	subs	r2, r2, r3
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f7ff ff97 	bl	8003804 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80038d6:	2300      	movs	r3, #0
 80038d8:	61fb      	str	r3, [r7, #28]
 80038da:	e004      	b.n	80038e6 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	2200      	movs	r2, #0
 80038e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80038e2:	2301      	movs	r3, #1
 80038e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80038e6:	f000 fe6d 	bl	80045c4 <vPortExitCritical>

	return xReturn;
 80038ea:	69fb      	ldr	r3, [r7, #28]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3720      	adds	r7, #32
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20000c28 	.word	0x20000c28
 80038f8:	20000c3c 	.word	0x20000c3c

080038fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003900:	4b03      	ldr	r3, [pc, #12]	; (8003910 <vTaskMissedYield+0x14>)
 8003902:	2201      	movs	r2, #1
 8003904:	601a      	str	r2, [r3, #0]
}
 8003906:	bf00      	nop
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	20000c38 	.word	0x20000c38

08003914 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800391c:	f000 f852 	bl	80039c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003920:	4b06      	ldr	r3, [pc, #24]	; (800393c <prvIdleTask+0x28>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d9f9      	bls.n	800391c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003928:	4b05      	ldr	r3, [pc, #20]	; (8003940 <prvIdleTask+0x2c>)
 800392a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	f3bf 8f4f 	dsb	sy
 8003934:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003938:	e7f0      	b.n	800391c <prvIdleTask+0x8>
 800393a:	bf00      	nop
 800393c:	20000754 	.word	0x20000754
 8003940:	e000ed04 	.word	0xe000ed04

08003944 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800394a:	2300      	movs	r3, #0
 800394c:	607b      	str	r3, [r7, #4]
 800394e:	e00c      	b.n	800396a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	4613      	mov	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	4413      	add	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4a12      	ldr	r2, [pc, #72]	; (80039a4 <prvInitialiseTaskLists+0x60>)
 800395c:	4413      	add	r3, r2
 800395e:	4618      	mov	r0, r3
 8003960:	f7fe fcb4 	bl	80022cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3301      	adds	r3, #1
 8003968:	607b      	str	r3, [r7, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b37      	cmp	r3, #55	; 0x37
 800396e:	d9ef      	bls.n	8003950 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003970:	480d      	ldr	r0, [pc, #52]	; (80039a8 <prvInitialiseTaskLists+0x64>)
 8003972:	f7fe fcab 	bl	80022cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003976:	480d      	ldr	r0, [pc, #52]	; (80039ac <prvInitialiseTaskLists+0x68>)
 8003978:	f7fe fca8 	bl	80022cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800397c:	480c      	ldr	r0, [pc, #48]	; (80039b0 <prvInitialiseTaskLists+0x6c>)
 800397e:	f7fe fca5 	bl	80022cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003982:	480c      	ldr	r0, [pc, #48]	; (80039b4 <prvInitialiseTaskLists+0x70>)
 8003984:	f7fe fca2 	bl	80022cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003988:	480b      	ldr	r0, [pc, #44]	; (80039b8 <prvInitialiseTaskLists+0x74>)
 800398a:	f7fe fc9f 	bl	80022cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800398e:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <prvInitialiseTaskLists+0x78>)
 8003990:	4a05      	ldr	r2, [pc, #20]	; (80039a8 <prvInitialiseTaskLists+0x64>)
 8003992:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003994:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <prvInitialiseTaskLists+0x7c>)
 8003996:	4a05      	ldr	r2, [pc, #20]	; (80039ac <prvInitialiseTaskLists+0x68>)
 8003998:	601a      	str	r2, [r3, #0]
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	20000754 	.word	0x20000754
 80039a8:	20000bb4 	.word	0x20000bb4
 80039ac:	20000bc8 	.word	0x20000bc8
 80039b0:	20000be4 	.word	0x20000be4
 80039b4:	20000bf8 	.word	0x20000bf8
 80039b8:	20000c10 	.word	0x20000c10
 80039bc:	20000bdc 	.word	0x20000bdc
 80039c0:	20000be0 	.word	0x20000be0

080039c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039ca:	e019      	b.n	8003a00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80039cc:	f000 fdc6 	bl	800455c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039d0:	4b10      	ldr	r3, [pc, #64]	; (8003a14 <prvCheckTasksWaitingTermination+0x50>)
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3304      	adds	r3, #4
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fe fcff 	bl	80023e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80039e2:	4b0d      	ldr	r3, [pc, #52]	; (8003a18 <prvCheckTasksWaitingTermination+0x54>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	4a0b      	ldr	r2, [pc, #44]	; (8003a18 <prvCheckTasksWaitingTermination+0x54>)
 80039ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <prvCheckTasksWaitingTermination+0x58>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3b01      	subs	r3, #1
 80039f2:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <prvCheckTasksWaitingTermination+0x58>)
 80039f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80039f6:	f000 fde5 	bl	80045c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f810 	bl	8003a20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a00:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <prvCheckTasksWaitingTermination+0x58>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1e1      	bne.n	80039cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000bf8 	.word	0x20000bf8
 8003a18:	20000c24 	.word	0x20000c24
 8003a1c:	20000c0c 	.word	0x20000c0c

08003a20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d108      	bne.n	8003a44 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 ff86 	bl	8004948 <vPortFree>
				vPortFree( pxTCB );
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 ff83 	bl	8004948 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003a42:	e01a      	b.n	8003a7a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d103      	bne.n	8003a56 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 ff7a 	bl	8004948 <vPortFree>
	}
 8003a54:	e011      	b.n	8003a7a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d00c      	beq.n	8003a7a <prvDeleteTCB+0x5a>
	__asm volatile
 8003a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a64:	b672      	cpsid	i
 8003a66:	f383 8811 	msr	BASEPRI, r3
 8003a6a:	f3bf 8f6f 	isb	sy
 8003a6e:	f3bf 8f4f 	dsb	sy
 8003a72:	b662      	cpsie	i
 8003a74:	60fb      	str	r3, [r7, #12]
}
 8003a76:	bf00      	nop
 8003a78:	e7fe      	b.n	8003a78 <prvDeleteTCB+0x58>
	}
 8003a7a:	bf00      	nop
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
	...

08003a84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a8a:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <prvResetNextTaskUnblockTime+0x38>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d104      	bne.n	8003a9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a94:	4b0a      	ldr	r3, [pc, #40]	; (8003ac0 <prvResetNextTaskUnblockTime+0x3c>)
 8003a96:	f04f 32ff 	mov.w	r2, #4294967295
 8003a9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a9c:	e008      	b.n	8003ab0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a9e:	4b07      	ldr	r3, [pc, #28]	; (8003abc <prvResetNextTaskUnblockTime+0x38>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	4a04      	ldr	r2, [pc, #16]	; (8003ac0 <prvResetNextTaskUnblockTime+0x3c>)
 8003aae:	6013      	str	r3, [r2, #0]
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr
 8003abc:	20000bdc 	.word	0x20000bdc
 8003ac0:	20000c44 	.word	0x20000c44

08003ac4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003aca:	4b0b      	ldr	r3, [pc, #44]	; (8003af8 <xTaskGetSchedulerState+0x34>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d102      	bne.n	8003ad8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	607b      	str	r3, [r7, #4]
 8003ad6:	e008      	b.n	8003aea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ad8:	4b08      	ldr	r3, [pc, #32]	; (8003afc <xTaskGetSchedulerState+0x38>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d102      	bne.n	8003ae6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	607b      	str	r3, [r7, #4]
 8003ae4:	e001      	b.n	8003aea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003aea:	687b      	ldr	r3, [r7, #4]
	}
 8003aec:	4618      	mov	r0, r3
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	20000c30 	.word	0x20000c30
 8003afc:	20000c4c 	.word	0x20000c4c

08003b00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d05a      	beq.n	8003bcc <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003b16:	4b30      	ldr	r3, [pc, #192]	; (8003bd8 <xTaskPriorityDisinherit+0xd8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d00c      	beq.n	8003b3a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8003b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b24:	b672      	cpsid	i
 8003b26:	f383 8811 	msr	BASEPRI, r3
 8003b2a:	f3bf 8f6f 	isb	sy
 8003b2e:	f3bf 8f4f 	dsb	sy
 8003b32:	b662      	cpsie	i
 8003b34:	60fb      	str	r3, [r7, #12]
}
 8003b36:	bf00      	nop
 8003b38:	e7fe      	b.n	8003b38 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10c      	bne.n	8003b5c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8003b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b46:	b672      	cpsid	i
 8003b48:	f383 8811 	msr	BASEPRI, r3
 8003b4c:	f3bf 8f6f 	isb	sy
 8003b50:	f3bf 8f4f 	dsb	sy
 8003b54:	b662      	cpsie	i
 8003b56:	60bb      	str	r3, [r7, #8]
}
 8003b58:	bf00      	nop
 8003b5a:	e7fe      	b.n	8003b5a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b60:	1e5a      	subs	r2, r3, #1
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d02c      	beq.n	8003bcc <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d128      	bne.n	8003bcc <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	3304      	adds	r3, #4
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fc2e 	bl	80023e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b90:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b9c:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <xTaskPriorityDisinherit+0xdc>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d903      	bls.n	8003bac <xTaskPriorityDisinherit+0xac>
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba8:	4a0c      	ldr	r2, [pc, #48]	; (8003bdc <xTaskPriorityDisinherit+0xdc>)
 8003baa:	6013      	str	r3, [r2, #0]
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4413      	add	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4a09      	ldr	r2, [pc, #36]	; (8003be0 <xTaskPriorityDisinherit+0xe0>)
 8003bba:	441a      	add	r2, r3
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4610      	mov	r0, r2
 8003bc4:	f7fe fbaf 	bl	8002326 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003bcc:	697b      	ldr	r3, [r7, #20]
	}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	20000750 	.word	0x20000750
 8003bdc:	20000c2c 	.word	0x20000c2c
 8003be0:	20000754 	.word	0x20000754

08003be4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003bee:	4b21      	ldr	r3, [pc, #132]	; (8003c74 <prvAddCurrentTaskToDelayedList+0x90>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bf4:	4b20      	ldr	r3, [pc, #128]	; (8003c78 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fe fbf0 	bl	80023e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c06:	d10a      	bne.n	8003c1e <prvAddCurrentTaskToDelayedList+0x3a>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d007      	beq.n	8003c1e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c0e:	4b1a      	ldr	r3, [pc, #104]	; (8003c78 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	3304      	adds	r3, #4
 8003c14:	4619      	mov	r1, r3
 8003c16:	4819      	ldr	r0, [pc, #100]	; (8003c7c <prvAddCurrentTaskToDelayedList+0x98>)
 8003c18:	f7fe fb85 	bl	8002326 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003c1c:	e026      	b.n	8003c6c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4413      	add	r3, r2
 8003c24:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c26:	4b14      	ldr	r3, [pc, #80]	; (8003c78 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d209      	bcs.n	8003c4a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c36:	4b12      	ldr	r3, [pc, #72]	; (8003c80 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b0f      	ldr	r3, [pc, #60]	; (8003c78 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3304      	adds	r3, #4
 8003c40:	4619      	mov	r1, r3
 8003c42:	4610      	mov	r0, r2
 8003c44:	f7fe fb93 	bl	800236e <vListInsert>
}
 8003c48:	e010      	b.n	8003c6c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c4a:	4b0e      	ldr	r3, [pc, #56]	; (8003c84 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	4b0a      	ldr	r3, [pc, #40]	; (8003c78 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	3304      	adds	r3, #4
 8003c54:	4619      	mov	r1, r3
 8003c56:	4610      	mov	r0, r2
 8003c58:	f7fe fb89 	bl	800236e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003c5c:	4b0a      	ldr	r3, [pc, #40]	; (8003c88 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d202      	bcs.n	8003c6c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003c66:	4a08      	ldr	r2, [pc, #32]	; (8003c88 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	6013      	str	r3, [r2, #0]
}
 8003c6c:	bf00      	nop
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	20000c28 	.word	0x20000c28
 8003c78:	20000750 	.word	0x20000750
 8003c7c:	20000c10 	.word	0x20000c10
 8003c80:	20000be0 	.word	0x20000be0
 8003c84:	20000bdc 	.word	0x20000bdc
 8003c88:	20000c44 	.word	0x20000c44

08003c8c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	; 0x28
 8003c90:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003c92:	2300      	movs	r3, #0
 8003c94:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003c96:	f000 fb15 	bl	80042c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003c9a:	4b1d      	ldr	r3, [pc, #116]	; (8003d10 <xTimerCreateTimerTask+0x84>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d021      	beq.n	8003ce6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003caa:	1d3a      	adds	r2, r7, #4
 8003cac:	f107 0108 	add.w	r1, r7, #8
 8003cb0:	f107 030c 	add.w	r3, r7, #12
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fe faef 	bl	8002298 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	9202      	str	r2, [sp, #8]
 8003cc2:	9301      	str	r3, [sp, #4]
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	9300      	str	r3, [sp, #0]
 8003cc8:	2300      	movs	r3, #0
 8003cca:	460a      	mov	r2, r1
 8003ccc:	4911      	ldr	r1, [pc, #68]	; (8003d14 <xTimerCreateTimerTask+0x88>)
 8003cce:	4812      	ldr	r0, [pc, #72]	; (8003d18 <xTimerCreateTimerTask+0x8c>)
 8003cd0:	f7ff f8ba 	bl	8002e48 <xTaskCreateStatic>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	4a11      	ldr	r2, [pc, #68]	; (8003d1c <xTimerCreateTimerTask+0x90>)
 8003cd8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003cda:	4b10      	ldr	r3, [pc, #64]	; (8003d1c <xTimerCreateTimerTask+0x90>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10c      	bne.n	8003d06 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8003cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cf0:	b672      	cpsid	i
 8003cf2:	f383 8811 	msr	BASEPRI, r3
 8003cf6:	f3bf 8f6f 	isb	sy
 8003cfa:	f3bf 8f4f 	dsb	sy
 8003cfe:	b662      	cpsie	i
 8003d00:	613b      	str	r3, [r7, #16]
}
 8003d02:	bf00      	nop
 8003d04:	e7fe      	b.n	8003d04 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8003d06:	697b      	ldr	r3, [r7, #20]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20000c80 	.word	0x20000c80
 8003d14:	080055dc 	.word	0x080055dc
 8003d18:	08003e5d 	.word	0x08003e5d
 8003d1c:	20000c84 	.word	0x20000c84

08003d20 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b08a      	sub	sp, #40	; 0x28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10c      	bne.n	8003d52 <xTimerGenericCommand+0x32>
	__asm volatile
 8003d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3c:	b672      	cpsid	i
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	b662      	cpsie	i
 8003d4c:	623b      	str	r3, [r7, #32]
}
 8003d4e:	bf00      	nop
 8003d50:	e7fe      	b.n	8003d50 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003d52:	4b1a      	ldr	r3, [pc, #104]	; (8003dbc <xTimerGenericCommand+0x9c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d02a      	beq.n	8003db0 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2b05      	cmp	r3, #5
 8003d6a:	dc18      	bgt.n	8003d9e <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003d6c:	f7ff feaa 	bl	8003ac4 <xTaskGetSchedulerState>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d109      	bne.n	8003d8a <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003d76:	4b11      	ldr	r3, [pc, #68]	; (8003dbc <xTimerGenericCommand+0x9c>)
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	f107 0110 	add.w	r1, r7, #16
 8003d7e:	2300      	movs	r3, #0
 8003d80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d82:	f7fe fc67 	bl	8002654 <xQueueGenericSend>
 8003d86:	6278      	str	r0, [r7, #36]	; 0x24
 8003d88:	e012      	b.n	8003db0 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003d8a:	4b0c      	ldr	r3, [pc, #48]	; (8003dbc <xTimerGenericCommand+0x9c>)
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	f107 0110 	add.w	r1, r7, #16
 8003d92:	2300      	movs	r3, #0
 8003d94:	2200      	movs	r2, #0
 8003d96:	f7fe fc5d 	bl	8002654 <xQueueGenericSend>
 8003d9a:	6278      	str	r0, [r7, #36]	; 0x24
 8003d9c:	e008      	b.n	8003db0 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003d9e:	4b07      	ldr	r3, [pc, #28]	; (8003dbc <xTimerGenericCommand+0x9c>)
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	f107 0110 	add.w	r1, r7, #16
 8003da6:	2300      	movs	r3, #0
 8003da8:	683a      	ldr	r2, [r7, #0]
 8003daa:	f7fe fd59 	bl	8002860 <xQueueGenericSendFromISR>
 8003dae:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3728      	adds	r7, #40	; 0x28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	20000c80 	.word	0x20000c80

08003dc0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af02      	add	r7, sp, #8
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dca:	4b23      	ldr	r3, [pc, #140]	; (8003e58 <prvProcessExpiredTimer+0x98>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	3304      	adds	r3, #4
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fe fb01 	bl	80023e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d024      	beq.n	8003e36 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	699a      	ldr	r2, [r3, #24]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	18d1      	adds	r1, r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	6978      	ldr	r0, [r7, #20]
 8003dfa:	f000 f8d3 	bl	8003fa4 <prvInsertTimerInActiveList>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d021      	beq.n	8003e48 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003e04:	2300      	movs	r3, #0
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	2300      	movs	r3, #0
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	6978      	ldr	r0, [r7, #20]
 8003e10:	f7ff ff86 	bl	8003d20 <xTimerGenericCommand>
 8003e14:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d115      	bne.n	8003e48 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8003e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e20:	b672      	cpsid	i
 8003e22:	f383 8811 	msr	BASEPRI, r3
 8003e26:	f3bf 8f6f 	isb	sy
 8003e2a:	f3bf 8f4f 	dsb	sy
 8003e2e:	b662      	cpsie	i
 8003e30:	60fb      	str	r3, [r7, #12]
}
 8003e32:	bf00      	nop
 8003e34:	e7fe      	b.n	8003e34 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e3c:	f023 0301 	bic.w	r3, r3, #1
 8003e40:	b2da      	uxtb	r2, r3
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	6a1b      	ldr	r3, [r3, #32]
 8003e4c:	6978      	ldr	r0, [r7, #20]
 8003e4e:	4798      	blx	r3
}
 8003e50:	bf00      	nop
 8003e52:	3718      	adds	r7, #24
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	20000c78 	.word	0x20000c78

08003e5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e64:	f107 0308 	add.w	r3, r7, #8
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f000 f857 	bl	8003f1c <prvGetNextExpireTime>
 8003e6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	4619      	mov	r1, r3
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f000 f803 	bl	8003e80 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003e7a:	f000 f8d5 	bl	8004028 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e7e:	e7f1      	b.n	8003e64 <prvTimerTask+0x8>

08003e80 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003e8a:	f7ff fa27 	bl	80032dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e8e:	f107 0308 	add.w	r3, r7, #8
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 f866 	bl	8003f64 <prvSampleTimeNow>
 8003e98:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d130      	bne.n	8003f02 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10a      	bne.n	8003ebc <prvProcessTimerOrBlockTask+0x3c>
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d806      	bhi.n	8003ebc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003eae:	f7ff fa23 	bl	80032f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003eb2:	68f9      	ldr	r1, [r7, #12]
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff ff83 	bl	8003dc0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003eba:	e024      	b.n	8003f06 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d008      	beq.n	8003ed4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003ec2:	4b13      	ldr	r3, [pc, #76]	; (8003f10 <prvProcessTimerOrBlockTask+0x90>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <prvProcessTimerOrBlockTask+0x50>
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e000      	b.n	8003ed2 <prvProcessTimerOrBlockTask+0x52>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003ed4:	4b0f      	ldr	r3, [pc, #60]	; (8003f14 <prvProcessTimerOrBlockTask+0x94>)
 8003ed6:	6818      	ldr	r0, [r3, #0]
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	f7fe ff7d 	bl	8002de0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003ee6:	f7ff fa07 	bl	80032f8 <xTaskResumeAll>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10a      	bne.n	8003f06 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003ef0:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <prvProcessTimerOrBlockTask+0x98>)
 8003ef2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	f3bf 8f6f 	isb	sy
}
 8003f00:	e001      	b.n	8003f06 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003f02:	f7ff f9f9 	bl	80032f8 <xTaskResumeAll>
}
 8003f06:	bf00      	nop
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000c7c 	.word	0x20000c7c
 8003f14:	20000c80 	.word	0x20000c80
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003f24:	4b0e      	ldr	r3, [pc, #56]	; (8003f60 <prvGetNextExpireTime+0x44>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <prvGetNextExpireTime+0x16>
 8003f2e:	2201      	movs	r2, #1
 8003f30:	e000      	b.n	8003f34 <prvGetNextExpireTime+0x18>
 8003f32:	2200      	movs	r2, #0
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d105      	bne.n	8003f4c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f40:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <prvGetNextExpireTime+0x44>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	e001      	b.n	8003f50 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003f50:	68fb      	ldr	r3, [r7, #12]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	20000c78 	.word	0x20000c78

08003f64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003f6c:	f7ff fa64 	bl	8003438 <xTaskGetTickCount>
 8003f70:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003f72:	4b0b      	ldr	r3, [pc, #44]	; (8003fa0 <prvSampleTimeNow+0x3c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d205      	bcs.n	8003f88 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003f7c:	f000 f93c 	bl	80041f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	e002      	b.n	8003f8e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003f8e:	4a04      	ldr	r2, [pc, #16]	; (8003fa0 <prvSampleTimeNow+0x3c>)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003f94:	68fb      	ldr	r3, [r7, #12]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20000c88 	.word	0x20000c88

08003fa4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	607a      	str	r2, [r7, #4]
 8003fb0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003fc2:	68ba      	ldr	r2, [r7, #8]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d812      	bhi.n	8003ff0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	1ad2      	subs	r2, r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d302      	bcc.n	8003fde <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	e01b      	b.n	8004016 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003fde:	4b10      	ldr	r3, [pc, #64]	; (8004020 <prvInsertTimerInActiveList+0x7c>)
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4610      	mov	r0, r2
 8003fea:	f7fe f9c0 	bl	800236e <vListInsert>
 8003fee:	e012      	b.n	8004016 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d206      	bcs.n	8004006 <prvInsertTimerInActiveList+0x62>
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d302      	bcc.n	8004006 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004000:	2301      	movs	r3, #1
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	e007      	b.n	8004016 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004006:	4b07      	ldr	r3, [pc, #28]	; (8004024 <prvInsertTimerInActiveList+0x80>)
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	3304      	adds	r3, #4
 800400e:	4619      	mov	r1, r3
 8004010:	4610      	mov	r0, r2
 8004012:	f7fe f9ac 	bl	800236e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004016:	697b      	ldr	r3, [r7, #20]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	20000c7c 	.word	0x20000c7c
 8004024:	20000c78 	.word	0x20000c78

08004028 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b08e      	sub	sp, #56	; 0x38
 800402c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800402e:	e0d0      	b.n	80041d2 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	da1a      	bge.n	800406c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004036:	1d3b      	adds	r3, r7, #4
 8004038:	3304      	adds	r3, #4
 800403a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800403c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10c      	bne.n	800405c <prvProcessReceivedCommands+0x34>
	__asm volatile
 8004042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004046:	b672      	cpsid	i
 8004048:	f383 8811 	msr	BASEPRI, r3
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	b662      	cpsie	i
 8004056:	61fb      	str	r3, [r7, #28]
}
 8004058:	bf00      	nop
 800405a:	e7fe      	b.n	800405a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800405c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004062:	6850      	ldr	r0, [r2, #4]
 8004064:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004066:	6892      	ldr	r2, [r2, #8]
 8004068:	4611      	mov	r1, r2
 800406a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	f2c0 80ae 	blt.w	80041d0 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d004      	beq.n	800408a <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004082:	3304      	adds	r3, #4
 8004084:	4618      	mov	r0, r3
 8004086:	f7fe f9ab 	bl	80023e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800408a:	463b      	mov	r3, r7
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff ff69 	bl	8003f64 <prvSampleTimeNow>
 8004092:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b09      	cmp	r3, #9
 8004098:	f200 809b 	bhi.w	80041d2 <prvProcessReceivedCommands+0x1aa>
 800409c:	a201      	add	r2, pc, #4	; (adr r2, 80040a4 <prvProcessReceivedCommands+0x7c>)
 800409e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a2:	bf00      	nop
 80040a4:	080040cd 	.word	0x080040cd
 80040a8:	080040cd 	.word	0x080040cd
 80040ac:	080040cd 	.word	0x080040cd
 80040b0:	08004145 	.word	0x08004145
 80040b4:	08004159 	.word	0x08004159
 80040b8:	080041a7 	.word	0x080041a7
 80040bc:	080040cd 	.word	0x080040cd
 80040c0:	080040cd 	.word	0x080040cd
 80040c4:	08004145 	.word	0x08004145
 80040c8:	08004159 	.word	0x08004159
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80040cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040d2:	f043 0301 	orr.w	r3, r3, #1
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040e2:	699b      	ldr	r3, [r3, #24]
 80040e4:	18d1      	adds	r1, r2, r3
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040ec:	f7ff ff5a 	bl	8003fa4 <prvInsertTimerInActiveList>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d06d      	beq.n	80041d2 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040fc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80040fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004100:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	d062      	beq.n	80041d2 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	441a      	add	r2, r3
 8004114:	2300      	movs	r3, #0
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	2300      	movs	r3, #0
 800411a:	2100      	movs	r1, #0
 800411c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800411e:	f7ff fdff 	bl	8003d20 <xTimerGenericCommand>
 8004122:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d153      	bne.n	80041d2 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800412a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800412e:	b672      	cpsid	i
 8004130:	f383 8811 	msr	BASEPRI, r3
 8004134:	f3bf 8f6f 	isb	sy
 8004138:	f3bf 8f4f 	dsb	sy
 800413c:	b662      	cpsie	i
 800413e:	61bb      	str	r3, [r7, #24]
}
 8004140:	bf00      	nop
 8004142:	e7fe      	b.n	8004142 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004146:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800414a:	f023 0301 	bic.w	r3, r3, #1
 800414e:	b2da      	uxtb	r2, r3
 8004150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004152:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004156:	e03c      	b.n	80041d2 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800415a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800415e:	f043 0301 	orr.w	r3, r3, #1
 8004162:	b2da      	uxtb	r2, r3
 8004164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004166:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10c      	bne.n	8004192 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8004178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417c:	b672      	cpsid	i
 800417e:	f383 8811 	msr	BASEPRI, r3
 8004182:	f3bf 8f6f 	isb	sy
 8004186:	f3bf 8f4f 	dsb	sy
 800418a:	b662      	cpsie	i
 800418c:	617b      	str	r3, [r7, #20]
}
 800418e:	bf00      	nop
 8004190:	e7fe      	b.n	8004190 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004194:	699a      	ldr	r2, [r3, #24]
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	18d1      	adds	r1, r2, r3
 800419a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800419e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041a0:	f7ff ff00 	bl	8003fa4 <prvInsertTimerInActiveList>
					break;
 80041a4:	e015      	b.n	80041d2 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80041a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d103      	bne.n	80041bc <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 80041b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041b6:	f000 fbc7 	bl	8004948 <vPortFree>
 80041ba:	e00a      	b.n	80041d2 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80041bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041c2:	f023 0301 	bic.w	r3, r3, #1
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80041ce:	e000      	b.n	80041d2 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80041d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80041d2:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <prvProcessReceivedCommands+0x1cc>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	1d39      	adds	r1, r7, #4
 80041d8:	2200      	movs	r2, #0
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fe fbe0 	bl	80029a0 <xQueueReceive>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f47f af24 	bne.w	8004030 <prvProcessReceivedCommands+0x8>
	}
}
 80041e8:	bf00      	nop
 80041ea:	bf00      	nop
 80041ec:	3730      	adds	r7, #48	; 0x30
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	20000c80 	.word	0x20000c80

080041f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b088      	sub	sp, #32
 80041fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041fe:	e04a      	b.n	8004296 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004200:	4b2e      	ldr	r3, [pc, #184]	; (80042bc <prvSwitchTimerLists+0xc4>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800420a:	4b2c      	ldr	r3, [pc, #176]	; (80042bc <prvSwitchTimerLists+0xc4>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	3304      	adds	r3, #4
 8004218:	4618      	mov	r0, r3
 800421a:	f7fe f8e1 	bl	80023e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b00      	cmp	r3, #0
 8004232:	d030      	beq.n	8004296 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4413      	add	r3, r2
 800423c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800423e:	68ba      	ldr	r2, [r7, #8]
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	429a      	cmp	r2, r3
 8004244:	d90e      	bls.n	8004264 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004252:	4b1a      	ldr	r3, [pc, #104]	; (80042bc <prvSwitchTimerLists+0xc4>)
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	3304      	adds	r3, #4
 800425a:	4619      	mov	r1, r3
 800425c:	4610      	mov	r0, r2
 800425e:	f7fe f886 	bl	800236e <vListInsert>
 8004262:	e018      	b.n	8004296 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004264:	2300      	movs	r3, #0
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	2300      	movs	r3, #0
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	2100      	movs	r1, #0
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f7ff fd56 	bl	8003d20 <xTimerGenericCommand>
 8004274:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10c      	bne.n	8004296 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800427c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004280:	b672      	cpsid	i
 8004282:	f383 8811 	msr	BASEPRI, r3
 8004286:	f3bf 8f6f 	isb	sy
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	b662      	cpsie	i
 8004290:	603b      	str	r3, [r7, #0]
}
 8004292:	bf00      	nop
 8004294:	e7fe      	b.n	8004294 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004296:	4b09      	ldr	r3, [pc, #36]	; (80042bc <prvSwitchTimerLists+0xc4>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1af      	bne.n	8004200 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80042a0:	4b06      	ldr	r3, [pc, #24]	; (80042bc <prvSwitchTimerLists+0xc4>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80042a6:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <prvSwitchTimerLists+0xc8>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a04      	ldr	r2, [pc, #16]	; (80042bc <prvSwitchTimerLists+0xc4>)
 80042ac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80042ae:	4a04      	ldr	r2, [pc, #16]	; (80042c0 <prvSwitchTimerLists+0xc8>)
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	6013      	str	r3, [r2, #0]
}
 80042b4:	bf00      	nop
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	20000c78 	.word	0x20000c78
 80042c0:	20000c7c 	.word	0x20000c7c

080042c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80042ca:	f000 f947 	bl	800455c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80042ce:	4b15      	ldr	r3, [pc, #84]	; (8004324 <prvCheckForValidListAndQueue+0x60>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d120      	bne.n	8004318 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80042d6:	4814      	ldr	r0, [pc, #80]	; (8004328 <prvCheckForValidListAndQueue+0x64>)
 80042d8:	f7fd fff8 	bl	80022cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80042dc:	4813      	ldr	r0, [pc, #76]	; (800432c <prvCheckForValidListAndQueue+0x68>)
 80042de:	f7fd fff5 	bl	80022cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80042e2:	4b13      	ldr	r3, [pc, #76]	; (8004330 <prvCheckForValidListAndQueue+0x6c>)
 80042e4:	4a10      	ldr	r2, [pc, #64]	; (8004328 <prvCheckForValidListAndQueue+0x64>)
 80042e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80042e8:	4b12      	ldr	r3, [pc, #72]	; (8004334 <prvCheckForValidListAndQueue+0x70>)
 80042ea:	4a10      	ldr	r2, [pc, #64]	; (800432c <prvCheckForValidListAndQueue+0x68>)
 80042ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80042ee:	2300      	movs	r3, #0
 80042f0:	9300      	str	r3, [sp, #0]
 80042f2:	4b11      	ldr	r3, [pc, #68]	; (8004338 <prvCheckForValidListAndQueue+0x74>)
 80042f4:	4a11      	ldr	r2, [pc, #68]	; (800433c <prvCheckForValidListAndQueue+0x78>)
 80042f6:	2110      	movs	r1, #16
 80042f8:	200a      	movs	r0, #10
 80042fa:	f7fe f905 	bl	8002508 <xQueueGenericCreateStatic>
 80042fe:	4603      	mov	r3, r0
 8004300:	4a08      	ldr	r2, [pc, #32]	; (8004324 <prvCheckForValidListAndQueue+0x60>)
 8004302:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004304:	4b07      	ldr	r3, [pc, #28]	; (8004324 <prvCheckForValidListAndQueue+0x60>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d005      	beq.n	8004318 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800430c:	4b05      	ldr	r3, [pc, #20]	; (8004324 <prvCheckForValidListAndQueue+0x60>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	490b      	ldr	r1, [pc, #44]	; (8004340 <prvCheckForValidListAndQueue+0x7c>)
 8004312:	4618      	mov	r0, r3
 8004314:	f7fe fd3a 	bl	8002d8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004318:	f000 f954 	bl	80045c4 <vPortExitCritical>
}
 800431c:	bf00      	nop
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	20000c80 	.word	0x20000c80
 8004328:	20000c50 	.word	0x20000c50
 800432c:	20000c64 	.word	0x20000c64
 8004330:	20000c78 	.word	0x20000c78
 8004334:	20000c7c 	.word	0x20000c7c
 8004338:	20000d2c 	.word	0x20000d2c
 800433c:	20000c8c 	.word	0x20000c8c
 8004340:	080055e4 	.word	0x080055e4

08004344 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	3b04      	subs	r3, #4
 8004354:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800435c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	3b04      	subs	r3, #4
 8004362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	f023 0201 	bic.w	r2, r3, #1
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3b04      	subs	r3, #4
 8004372:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004374:	4a0c      	ldr	r2, [pc, #48]	; (80043a8 <pxPortInitialiseStack+0x64>)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3b14      	subs	r3, #20
 800437e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3b04      	subs	r3, #4
 800438a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f06f 0202 	mvn.w	r2, #2
 8004392:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3b20      	subs	r3, #32
 8004398:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800439a:	68fb      	ldr	r3, [r7, #12]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	080043ad 	.word	0x080043ad

080043ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80043b2:	2300      	movs	r3, #0
 80043b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80043b6:	4b14      	ldr	r3, [pc, #80]	; (8004408 <prvTaskExitError+0x5c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043be:	d00c      	beq.n	80043da <prvTaskExitError+0x2e>
	__asm volatile
 80043c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c4:	b672      	cpsid	i
 80043c6:	f383 8811 	msr	BASEPRI, r3
 80043ca:	f3bf 8f6f 	isb	sy
 80043ce:	f3bf 8f4f 	dsb	sy
 80043d2:	b662      	cpsie	i
 80043d4:	60fb      	str	r3, [r7, #12]
}
 80043d6:	bf00      	nop
 80043d8:	e7fe      	b.n	80043d8 <prvTaskExitError+0x2c>
	__asm volatile
 80043da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043de:	b672      	cpsid	i
 80043e0:	f383 8811 	msr	BASEPRI, r3
 80043e4:	f3bf 8f6f 	isb	sy
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	b662      	cpsie	i
 80043ee:	60bb      	str	r3, [r7, #8]
}
 80043f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80043f2:	bf00      	nop
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d0fc      	beq.n	80043f4 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80043fa:	bf00      	nop
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	2000000c 	.word	0x2000000c
 800440c:	00000000 	.word	0x00000000

08004410 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004410:	4b07      	ldr	r3, [pc, #28]	; (8004430 <pxCurrentTCBConst2>)
 8004412:	6819      	ldr	r1, [r3, #0]
 8004414:	6808      	ldr	r0, [r1, #0]
 8004416:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800441a:	f380 8809 	msr	PSP, r0
 800441e:	f3bf 8f6f 	isb	sy
 8004422:	f04f 0000 	mov.w	r0, #0
 8004426:	f380 8811 	msr	BASEPRI, r0
 800442a:	4770      	bx	lr
 800442c:	f3af 8000 	nop.w

08004430 <pxCurrentTCBConst2>:
 8004430:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004434:	bf00      	nop
 8004436:	bf00      	nop

08004438 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004438:	4808      	ldr	r0, [pc, #32]	; (800445c <prvPortStartFirstTask+0x24>)
 800443a:	6800      	ldr	r0, [r0, #0]
 800443c:	6800      	ldr	r0, [r0, #0]
 800443e:	f380 8808 	msr	MSP, r0
 8004442:	f04f 0000 	mov.w	r0, #0
 8004446:	f380 8814 	msr	CONTROL, r0
 800444a:	b662      	cpsie	i
 800444c:	b661      	cpsie	f
 800444e:	f3bf 8f4f 	dsb	sy
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	df00      	svc	0
 8004458:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800445a:	bf00      	nop
 800445c:	e000ed08 	.word	0xe000ed08

08004460 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004466:	4b37      	ldr	r3, [pc, #220]	; (8004544 <xPortStartScheduler+0xe4>)
 8004468:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	b2db      	uxtb	r3, r3
 8004470:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	22ff      	movs	r2, #255	; 0xff
 8004476:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	b2db      	uxtb	r3, r3
 800447e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004480:	78fb      	ldrb	r3, [r7, #3]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004488:	b2da      	uxtb	r2, r3
 800448a:	4b2f      	ldr	r3, [pc, #188]	; (8004548 <xPortStartScheduler+0xe8>)
 800448c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800448e:	4b2f      	ldr	r3, [pc, #188]	; (800454c <xPortStartScheduler+0xec>)
 8004490:	2207      	movs	r2, #7
 8004492:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004494:	e009      	b.n	80044aa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004496:	4b2d      	ldr	r3, [pc, #180]	; (800454c <xPortStartScheduler+0xec>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	3b01      	subs	r3, #1
 800449c:	4a2b      	ldr	r2, [pc, #172]	; (800454c <xPortStartScheduler+0xec>)
 800449e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044a0:	78fb      	ldrb	r3, [r7, #3]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044aa:	78fb      	ldrb	r3, [r7, #3]
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b2:	2b80      	cmp	r3, #128	; 0x80
 80044b4:	d0ef      	beq.n	8004496 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80044b6:	4b25      	ldr	r3, [pc, #148]	; (800454c <xPortStartScheduler+0xec>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f1c3 0307 	rsb	r3, r3, #7
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d00c      	beq.n	80044dc <xPortStartScheduler+0x7c>
	__asm volatile
 80044c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044c6:	b672      	cpsid	i
 80044c8:	f383 8811 	msr	BASEPRI, r3
 80044cc:	f3bf 8f6f 	isb	sy
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	b662      	cpsie	i
 80044d6:	60bb      	str	r3, [r7, #8]
}
 80044d8:	bf00      	nop
 80044da:	e7fe      	b.n	80044da <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044dc:	4b1b      	ldr	r3, [pc, #108]	; (800454c <xPortStartScheduler+0xec>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	021b      	lsls	r3, r3, #8
 80044e2:	4a1a      	ldr	r2, [pc, #104]	; (800454c <xPortStartScheduler+0xec>)
 80044e4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044e6:	4b19      	ldr	r3, [pc, #100]	; (800454c <xPortStartScheduler+0xec>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044ee:	4a17      	ldr	r2, [pc, #92]	; (800454c <xPortStartScheduler+0xec>)
 80044f0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80044fa:	4b15      	ldr	r3, [pc, #84]	; (8004550 <xPortStartScheduler+0xf0>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a14      	ldr	r2, [pc, #80]	; (8004550 <xPortStartScheduler+0xf0>)
 8004500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004504:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004506:	4b12      	ldr	r3, [pc, #72]	; (8004550 <xPortStartScheduler+0xf0>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a11      	ldr	r2, [pc, #68]	; (8004550 <xPortStartScheduler+0xf0>)
 800450c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004510:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004512:	f000 f8dd 	bl	80046d0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004516:	4b0f      	ldr	r3, [pc, #60]	; (8004554 <xPortStartScheduler+0xf4>)
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800451c:	f000 f8fc 	bl	8004718 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004520:	4b0d      	ldr	r3, [pc, #52]	; (8004558 <xPortStartScheduler+0xf8>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a0c      	ldr	r2, [pc, #48]	; (8004558 <xPortStartScheduler+0xf8>)
 8004526:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800452a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800452c:	f7ff ff84 	bl	8004438 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004530:	f7ff f84e 	bl	80035d0 <vTaskSwitchContext>
	prvTaskExitError();
 8004534:	f7ff ff3a 	bl	80043ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	e000e400 	.word	0xe000e400
 8004548:	20000d7c 	.word	0x20000d7c
 800454c:	20000d80 	.word	0x20000d80
 8004550:	e000ed20 	.word	0xe000ed20
 8004554:	2000000c 	.word	0x2000000c
 8004558:	e000ef34 	.word	0xe000ef34

0800455c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
	__asm volatile
 8004562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004566:	b672      	cpsid	i
 8004568:	f383 8811 	msr	BASEPRI, r3
 800456c:	f3bf 8f6f 	isb	sy
 8004570:	f3bf 8f4f 	dsb	sy
 8004574:	b662      	cpsie	i
 8004576:	607b      	str	r3, [r7, #4]
}
 8004578:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800457a:	4b10      	ldr	r3, [pc, #64]	; (80045bc <vPortEnterCritical+0x60>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3301      	adds	r3, #1
 8004580:	4a0e      	ldr	r2, [pc, #56]	; (80045bc <vPortEnterCritical+0x60>)
 8004582:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004584:	4b0d      	ldr	r3, [pc, #52]	; (80045bc <vPortEnterCritical+0x60>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d111      	bne.n	80045b0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <vPortEnterCritical+0x64>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00c      	beq.n	80045b0 <vPortEnterCritical+0x54>
	__asm volatile
 8004596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800459a:	b672      	cpsid	i
 800459c:	f383 8811 	msr	BASEPRI, r3
 80045a0:	f3bf 8f6f 	isb	sy
 80045a4:	f3bf 8f4f 	dsb	sy
 80045a8:	b662      	cpsie	i
 80045aa:	603b      	str	r3, [r7, #0]
}
 80045ac:	bf00      	nop
 80045ae:	e7fe      	b.n	80045ae <vPortEnterCritical+0x52>
	}
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr
 80045bc:	2000000c 	.word	0x2000000c
 80045c0:	e000ed04 	.word	0xe000ed04

080045c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80045ca:	4b13      	ldr	r3, [pc, #76]	; (8004618 <vPortExitCritical+0x54>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10c      	bne.n	80045ec <vPortExitCritical+0x28>
	__asm volatile
 80045d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d6:	b672      	cpsid	i
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	b662      	cpsie	i
 80045e6:	607b      	str	r3, [r7, #4]
}
 80045e8:	bf00      	nop
 80045ea:	e7fe      	b.n	80045ea <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80045ec:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <vPortExitCritical+0x54>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	4a09      	ldr	r2, [pc, #36]	; (8004618 <vPortExitCritical+0x54>)
 80045f4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80045f6:	4b08      	ldr	r3, [pc, #32]	; (8004618 <vPortExitCritical+0x54>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d105      	bne.n	800460a <vPortExitCritical+0x46>
 80045fe:	2300      	movs	r3, #0
 8004600:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	f383 8811 	msr	BASEPRI, r3
}
 8004608:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800460a:	bf00      	nop
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	2000000c 	.word	0x2000000c
 800461c:	00000000 	.word	0x00000000

08004620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004620:	f3ef 8009 	mrs	r0, PSP
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	4b15      	ldr	r3, [pc, #84]	; (8004680 <pxCurrentTCBConst>)
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	f01e 0f10 	tst.w	lr, #16
 8004630:	bf08      	it	eq
 8004632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463a:	6010      	str	r0, [r2, #0]
 800463c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004640:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004644:	b672      	cpsid	i
 8004646:	f380 8811 	msr	BASEPRI, r0
 800464a:	f3bf 8f4f 	dsb	sy
 800464e:	f3bf 8f6f 	isb	sy
 8004652:	b662      	cpsie	i
 8004654:	f7fe ffbc 	bl	80035d0 <vTaskSwitchContext>
 8004658:	f04f 0000 	mov.w	r0, #0
 800465c:	f380 8811 	msr	BASEPRI, r0
 8004660:	bc09      	pop	{r0, r3}
 8004662:	6819      	ldr	r1, [r3, #0]
 8004664:	6808      	ldr	r0, [r1, #0]
 8004666:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800466a:	f01e 0f10 	tst.w	lr, #16
 800466e:	bf08      	it	eq
 8004670:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004674:	f380 8809 	msr	PSP, r0
 8004678:	f3bf 8f6f 	isb	sy
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop

08004680 <pxCurrentTCBConst>:
 8004680:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004684:	bf00      	nop
 8004686:	bf00      	nop

08004688 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
	__asm volatile
 800468e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004692:	b672      	cpsid	i
 8004694:	f383 8811 	msr	BASEPRI, r3
 8004698:	f3bf 8f6f 	isb	sy
 800469c:	f3bf 8f4f 	dsb	sy
 80046a0:	b662      	cpsie	i
 80046a2:	607b      	str	r3, [r7, #4]
}
 80046a4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80046a6:	f7fe fed7 	bl	8003458 <xTaskIncrementTick>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046b0:	4b06      	ldr	r3, [pc, #24]	; (80046cc <SysTick_Handler+0x44>)
 80046b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	2300      	movs	r3, #0
 80046ba:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	f383 8811 	msr	BASEPRI, r3
}
 80046c2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80046c4:	bf00      	nop
 80046c6:	3708      	adds	r7, #8
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	e000ed04 	.word	0xe000ed04

080046d0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046d4:	4b0b      	ldr	r3, [pc, #44]	; (8004704 <vPortSetupTimerInterrupt+0x34>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046da:	4b0b      	ldr	r3, [pc, #44]	; (8004708 <vPortSetupTimerInterrupt+0x38>)
 80046dc:	2200      	movs	r2, #0
 80046de:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046e0:	4b0a      	ldr	r3, [pc, #40]	; (800470c <vPortSetupTimerInterrupt+0x3c>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a0a      	ldr	r2, [pc, #40]	; (8004710 <vPortSetupTimerInterrupt+0x40>)
 80046e6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ea:	099b      	lsrs	r3, r3, #6
 80046ec:	4a09      	ldr	r2, [pc, #36]	; (8004714 <vPortSetupTimerInterrupt+0x44>)
 80046ee:	3b01      	subs	r3, #1
 80046f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046f2:	4b04      	ldr	r3, [pc, #16]	; (8004704 <vPortSetupTimerInterrupt+0x34>)
 80046f4:	2207      	movs	r2, #7
 80046f6:	601a      	str	r2, [r3, #0]
}
 80046f8:	bf00      	nop
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	e000e010 	.word	0xe000e010
 8004708:	e000e018 	.word	0xe000e018
 800470c:	20000000 	.word	0x20000000
 8004710:	10624dd3 	.word	0x10624dd3
 8004714:	e000e014 	.word	0xe000e014

08004718 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004718:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004728 <vPortEnableVFP+0x10>
 800471c:	6801      	ldr	r1, [r0, #0]
 800471e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004722:	6001      	str	r1, [r0, #0]
 8004724:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004726:	bf00      	nop
 8004728:	e000ed88 	.word	0xe000ed88

0800472c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004732:	f3ef 8305 	mrs	r3, IPSR
 8004736:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2b0f      	cmp	r3, #15
 800473c:	d916      	bls.n	800476c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800473e:	4a19      	ldr	r2, [pc, #100]	; (80047a4 <vPortValidateInterruptPriority+0x78>)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	4413      	add	r3, r2
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004748:	4b17      	ldr	r3, [pc, #92]	; (80047a8 <vPortValidateInterruptPriority+0x7c>)
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	7afa      	ldrb	r2, [r7, #11]
 800474e:	429a      	cmp	r2, r3
 8004750:	d20c      	bcs.n	800476c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	b672      	cpsid	i
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	b662      	cpsie	i
 8004766:	607b      	str	r3, [r7, #4]
}
 8004768:	bf00      	nop
 800476a:	e7fe      	b.n	800476a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800476c:	4b0f      	ldr	r3, [pc, #60]	; (80047ac <vPortValidateInterruptPriority+0x80>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004774:	4b0e      	ldr	r3, [pc, #56]	; (80047b0 <vPortValidateInterruptPriority+0x84>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	429a      	cmp	r2, r3
 800477a:	d90c      	bls.n	8004796 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800477c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004780:	b672      	cpsid	i
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	b662      	cpsie	i
 8004790:	603b      	str	r3, [r7, #0]
}
 8004792:	bf00      	nop
 8004794:	e7fe      	b.n	8004794 <vPortValidateInterruptPriority+0x68>
	}
 8004796:	bf00      	nop
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	e000e3f0 	.word	0xe000e3f0
 80047a8:	20000d7c 	.word	0x20000d7c
 80047ac:	e000ed0c 	.word	0xe000ed0c
 80047b0:	20000d80 	.word	0x20000d80

080047b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b08a      	sub	sp, #40	; 0x28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80047bc:	2300      	movs	r3, #0
 80047be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80047c0:	f7fe fd8c 	bl	80032dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80047c4:	4b5b      	ldr	r3, [pc, #364]	; (8004934 <pvPortMalloc+0x180>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d101      	bne.n	80047d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80047cc:	f000 f91a 	bl	8004a04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80047d0:	4b59      	ldr	r3, [pc, #356]	; (8004938 <pvPortMalloc+0x184>)
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4013      	ands	r3, r2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f040 8092 	bne.w	8004902 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d01f      	beq.n	8004824 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 80047e4:	2208      	movs	r2, #8
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4413      	add	r3, r2
 80047ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d016      	beq.n	8004824 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f023 0307 	bic.w	r3, r3, #7
 80047fc:	3308      	adds	r3, #8
 80047fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00c      	beq.n	8004824 <pvPortMalloc+0x70>
	__asm volatile
 800480a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480e:	b672      	cpsid	i
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	b662      	cpsie	i
 800481e:	617b      	str	r3, [r7, #20]
}
 8004820:	bf00      	nop
 8004822:	e7fe      	b.n	8004822 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d06b      	beq.n	8004902 <pvPortMalloc+0x14e>
 800482a:	4b44      	ldr	r3, [pc, #272]	; (800493c <pvPortMalloc+0x188>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	429a      	cmp	r2, r3
 8004832:	d866      	bhi.n	8004902 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004834:	4b42      	ldr	r3, [pc, #264]	; (8004940 <pvPortMalloc+0x18c>)
 8004836:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004838:	4b41      	ldr	r3, [pc, #260]	; (8004940 <pvPortMalloc+0x18c>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800483e:	e004      	b.n	800484a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800484a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	429a      	cmp	r2, r3
 8004852:	d903      	bls.n	800485c <pvPortMalloc+0xa8>
 8004854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d1f1      	bne.n	8004840 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800485c:	4b35      	ldr	r3, [pc, #212]	; (8004934 <pvPortMalloc+0x180>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004862:	429a      	cmp	r2, r3
 8004864:	d04d      	beq.n	8004902 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004866:	6a3b      	ldr	r3, [r7, #32]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2208      	movs	r2, #8
 800486c:	4413      	add	r3, r2
 800486e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	1ad2      	subs	r2, r2, r3
 8004880:	2308      	movs	r3, #8
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	429a      	cmp	r2, r3
 8004886:	d921      	bls.n	80048cc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4413      	add	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00c      	beq.n	80048b4 <pvPortMalloc+0x100>
	__asm volatile
 800489a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489e:	b672      	cpsid	i
 80048a0:	f383 8811 	msr	BASEPRI, r3
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	f3bf 8f4f 	dsb	sy
 80048ac:	b662      	cpsie	i
 80048ae:	613b      	str	r3, [r7, #16]
}
 80048b0:	bf00      	nop
 80048b2:	e7fe      	b.n	80048b2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80048b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	1ad2      	subs	r2, r2, r3
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80048c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80048c6:	69b8      	ldr	r0, [r7, #24]
 80048c8:	f000 f8fe 	bl	8004ac8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80048cc:	4b1b      	ldr	r3, [pc, #108]	; (800493c <pvPortMalloc+0x188>)
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	4a19      	ldr	r2, [pc, #100]	; (800493c <pvPortMalloc+0x188>)
 80048d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048da:	4b18      	ldr	r3, [pc, #96]	; (800493c <pvPortMalloc+0x188>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	4b19      	ldr	r3, [pc, #100]	; (8004944 <pvPortMalloc+0x190>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d203      	bcs.n	80048ee <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048e6:	4b15      	ldr	r3, [pc, #84]	; (800493c <pvPortMalloc+0x188>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a16      	ldr	r2, [pc, #88]	; (8004944 <pvPortMalloc+0x190>)
 80048ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	4b11      	ldr	r3, [pc, #68]	; (8004938 <pvPortMalloc+0x184>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fe:	2200      	movs	r2, #0
 8004900:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004902:	f7fe fcf9 	bl	80032f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00c      	beq.n	800492a <pvPortMalloc+0x176>
	__asm volatile
 8004910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004914:	b672      	cpsid	i
 8004916:	f383 8811 	msr	BASEPRI, r3
 800491a:	f3bf 8f6f 	isb	sy
 800491e:	f3bf 8f4f 	dsb	sy
 8004922:	b662      	cpsie	i
 8004924:	60fb      	str	r3, [r7, #12]
}
 8004926:	bf00      	nop
 8004928:	e7fe      	b.n	8004928 <pvPortMalloc+0x174>
	return pvReturn;
 800492a:	69fb      	ldr	r3, [r7, #28]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3728      	adds	r7, #40	; 0x28
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	2000498c 	.word	0x2000498c
 8004938:	20004998 	.word	0x20004998
 800493c:	20004990 	.word	0x20004990
 8004940:	20004984 	.word	0x20004984
 8004944:	20004994 	.word	0x20004994

08004948 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d04c      	beq.n	80049f4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800495a:	2308      	movs	r3, #8
 800495c:	425b      	negs	r3, r3
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	4413      	add	r3, r2
 8004962:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	4b23      	ldr	r3, [pc, #140]	; (80049fc <vPortFree+0xb4>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4013      	ands	r3, r2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10c      	bne.n	8004990 <vPortFree+0x48>
	__asm volatile
 8004976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497a:	b672      	cpsid	i
 800497c:	f383 8811 	msr	BASEPRI, r3
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	b662      	cpsie	i
 800498a:	60fb      	str	r3, [r7, #12]
}
 800498c:	bf00      	nop
 800498e:	e7fe      	b.n	800498e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00c      	beq.n	80049b2 <vPortFree+0x6a>
	__asm volatile
 8004998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499c:	b672      	cpsid	i
 800499e:	f383 8811 	msr	BASEPRI, r3
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	f3bf 8f4f 	dsb	sy
 80049aa:	b662      	cpsie	i
 80049ac:	60bb      	str	r3, [r7, #8]
}
 80049ae:	bf00      	nop
 80049b0:	e7fe      	b.n	80049b0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	4b11      	ldr	r3, [pc, #68]	; (80049fc <vPortFree+0xb4>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4013      	ands	r3, r2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d019      	beq.n	80049f4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d115      	bne.n	80049f4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <vPortFree+0xb4>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	43db      	mvns	r3, r3
 80049d2:	401a      	ands	r2, r3
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80049d8:	f7fe fc80 	bl	80032dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	4b07      	ldr	r3, [pc, #28]	; (8004a00 <vPortFree+0xb8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4413      	add	r3, r2
 80049e6:	4a06      	ldr	r2, [pc, #24]	; (8004a00 <vPortFree+0xb8>)
 80049e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049ea:	6938      	ldr	r0, [r7, #16]
 80049ec:	f000 f86c 	bl	8004ac8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80049f0:	f7fe fc82 	bl	80032f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049f4:	bf00      	nop
 80049f6:	3718      	adds	r7, #24
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	20004998 	.word	0x20004998
 8004a00:	20004990 	.word	0x20004990

08004a04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004a0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004a0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004a10:	4b27      	ldr	r3, [pc, #156]	; (8004ab0 <prvHeapInit+0xac>)
 8004a12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00c      	beq.n	8004a38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3307      	adds	r3, #7
 8004a22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0307 	bic.w	r3, r3, #7
 8004a2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	4a1f      	ldr	r2, [pc, #124]	; (8004ab0 <prvHeapInit+0xac>)
 8004a34:	4413      	add	r3, r2
 8004a36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a3c:	4a1d      	ldr	r2, [pc, #116]	; (8004ab4 <prvHeapInit+0xb0>)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a42:	4b1c      	ldr	r3, [pc, #112]	; (8004ab4 <prvHeapInit+0xb0>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a50:	2208      	movs	r2, #8
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	1a9b      	subs	r3, r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0307 	bic.w	r3, r3, #7
 8004a5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4a15      	ldr	r2, [pc, #84]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a66:	4b14      	ldr	r3, [pc, #80]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a6e:	4b12      	ldr	r3, [pc, #72]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	1ad2      	subs	r2, r2, r3
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a84:	4b0c      	ldr	r3, [pc, #48]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	4a0a      	ldr	r2, [pc, #40]	; (8004abc <prvHeapInit+0xb8>)
 8004a92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	4a09      	ldr	r2, [pc, #36]	; (8004ac0 <prvHeapInit+0xbc>)
 8004a9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a9c:	4b09      	ldr	r3, [pc, #36]	; (8004ac4 <prvHeapInit+0xc0>)
 8004a9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004aa2:	601a      	str	r2, [r3, #0]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	20000d84 	.word	0x20000d84
 8004ab4:	20004984 	.word	0x20004984
 8004ab8:	2000498c 	.word	0x2000498c
 8004abc:	20004994 	.word	0x20004994
 8004ac0:	20004990 	.word	0x20004990
 8004ac4:	20004998 	.word	0x20004998

08004ac8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ad0:	4b28      	ldr	r3, [pc, #160]	; (8004b74 <prvInsertBlockIntoFreeList+0xac>)
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	e002      	b.n	8004adc <prvInsertBlockIntoFreeList+0x14>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d8f7      	bhi.n	8004ad6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	4413      	add	r3, r2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d108      	bne.n	8004b0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	685a      	ldr	r2, [r3, #4]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	441a      	add	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	441a      	add	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d118      	bne.n	8004b50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	4b15      	ldr	r3, [pc, #84]	; (8004b78 <prvInsertBlockIntoFreeList+0xb0>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d00d      	beq.n	8004b46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	441a      	add	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	e008      	b.n	8004b58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b46:	4b0c      	ldr	r3, [pc, #48]	; (8004b78 <prvInsertBlockIntoFreeList+0xb0>)
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	e003      	b.n	8004b58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d002      	beq.n	8004b66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b66:	bf00      	nop
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	20004984 	.word	0x20004984
 8004b78:	2000498c 	.word	0x2000498c

08004b7c <__errno>:
 8004b7c:	4b01      	ldr	r3, [pc, #4]	; (8004b84 <__errno+0x8>)
 8004b7e:	6818      	ldr	r0, [r3, #0]
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	20000010 	.word	0x20000010

08004b88 <__libc_init_array>:
 8004b88:	b570      	push	{r4, r5, r6, lr}
 8004b8a:	4d0d      	ldr	r5, [pc, #52]	; (8004bc0 <__libc_init_array+0x38>)
 8004b8c:	4c0d      	ldr	r4, [pc, #52]	; (8004bc4 <__libc_init_array+0x3c>)
 8004b8e:	1b64      	subs	r4, r4, r5
 8004b90:	10a4      	asrs	r4, r4, #2
 8004b92:	2600      	movs	r6, #0
 8004b94:	42a6      	cmp	r6, r4
 8004b96:	d109      	bne.n	8004bac <__libc_init_array+0x24>
 8004b98:	4d0b      	ldr	r5, [pc, #44]	; (8004bc8 <__libc_init_array+0x40>)
 8004b9a:	4c0c      	ldr	r4, [pc, #48]	; (8004bcc <__libc_init_array+0x44>)
 8004b9c:	f000 fcf4 	bl	8005588 <_init>
 8004ba0:	1b64      	subs	r4, r4, r5
 8004ba2:	10a4      	asrs	r4, r4, #2
 8004ba4:	2600      	movs	r6, #0
 8004ba6:	42a6      	cmp	r6, r4
 8004ba8:	d105      	bne.n	8004bb6 <__libc_init_array+0x2e>
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
 8004bac:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bb0:	4798      	blx	r3
 8004bb2:	3601      	adds	r6, #1
 8004bb4:	e7ee      	b.n	8004b94 <__libc_init_array+0xc>
 8004bb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bba:	4798      	blx	r3
 8004bbc:	3601      	adds	r6, #1
 8004bbe:	e7f2      	b.n	8004ba6 <__libc_init_array+0x1e>
 8004bc0:	080056b8 	.word	0x080056b8
 8004bc4:	080056b8 	.word	0x080056b8
 8004bc8:	080056b8 	.word	0x080056b8
 8004bcc:	080056bc 	.word	0x080056bc

08004bd0 <memcpy>:
 8004bd0:	440a      	add	r2, r1
 8004bd2:	4291      	cmp	r1, r2
 8004bd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bd8:	d100      	bne.n	8004bdc <memcpy+0xc>
 8004bda:	4770      	bx	lr
 8004bdc:	b510      	push	{r4, lr}
 8004bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004be2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004be6:	4291      	cmp	r1, r2
 8004be8:	d1f9      	bne.n	8004bde <memcpy+0xe>
 8004bea:	bd10      	pop	{r4, pc}

08004bec <memset>:
 8004bec:	4402      	add	r2, r0
 8004bee:	4603      	mov	r3, r0
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d100      	bne.n	8004bf6 <memset+0xa>
 8004bf4:	4770      	bx	lr
 8004bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bfa:	e7f9      	b.n	8004bf0 <memset+0x4>

08004bfc <_puts_r>:
 8004bfc:	b570      	push	{r4, r5, r6, lr}
 8004bfe:	460e      	mov	r6, r1
 8004c00:	4605      	mov	r5, r0
 8004c02:	b118      	cbz	r0, 8004c0c <_puts_r+0x10>
 8004c04:	6983      	ldr	r3, [r0, #24]
 8004c06:	b90b      	cbnz	r3, 8004c0c <_puts_r+0x10>
 8004c08:	f000 fa48 	bl	800509c <__sinit>
 8004c0c:	69ab      	ldr	r3, [r5, #24]
 8004c0e:	68ac      	ldr	r4, [r5, #8]
 8004c10:	b913      	cbnz	r3, 8004c18 <_puts_r+0x1c>
 8004c12:	4628      	mov	r0, r5
 8004c14:	f000 fa42 	bl	800509c <__sinit>
 8004c18:	4b2c      	ldr	r3, [pc, #176]	; (8004ccc <_puts_r+0xd0>)
 8004c1a:	429c      	cmp	r4, r3
 8004c1c:	d120      	bne.n	8004c60 <_puts_r+0x64>
 8004c1e:	686c      	ldr	r4, [r5, #4]
 8004c20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c22:	07db      	lsls	r3, r3, #31
 8004c24:	d405      	bmi.n	8004c32 <_puts_r+0x36>
 8004c26:	89a3      	ldrh	r3, [r4, #12]
 8004c28:	0598      	lsls	r0, r3, #22
 8004c2a:	d402      	bmi.n	8004c32 <_puts_r+0x36>
 8004c2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c2e:	f000 fad3 	bl	80051d8 <__retarget_lock_acquire_recursive>
 8004c32:	89a3      	ldrh	r3, [r4, #12]
 8004c34:	0719      	lsls	r1, r3, #28
 8004c36:	d51d      	bpl.n	8004c74 <_puts_r+0x78>
 8004c38:	6923      	ldr	r3, [r4, #16]
 8004c3a:	b1db      	cbz	r3, 8004c74 <_puts_r+0x78>
 8004c3c:	3e01      	subs	r6, #1
 8004c3e:	68a3      	ldr	r3, [r4, #8]
 8004c40:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c44:	3b01      	subs	r3, #1
 8004c46:	60a3      	str	r3, [r4, #8]
 8004c48:	bb39      	cbnz	r1, 8004c9a <_puts_r+0x9e>
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	da38      	bge.n	8004cc0 <_puts_r+0xc4>
 8004c4e:	4622      	mov	r2, r4
 8004c50:	210a      	movs	r1, #10
 8004c52:	4628      	mov	r0, r5
 8004c54:	f000 f848 	bl	8004ce8 <__swbuf_r>
 8004c58:	3001      	adds	r0, #1
 8004c5a:	d011      	beq.n	8004c80 <_puts_r+0x84>
 8004c5c:	250a      	movs	r5, #10
 8004c5e:	e011      	b.n	8004c84 <_puts_r+0x88>
 8004c60:	4b1b      	ldr	r3, [pc, #108]	; (8004cd0 <_puts_r+0xd4>)
 8004c62:	429c      	cmp	r4, r3
 8004c64:	d101      	bne.n	8004c6a <_puts_r+0x6e>
 8004c66:	68ac      	ldr	r4, [r5, #8]
 8004c68:	e7da      	b.n	8004c20 <_puts_r+0x24>
 8004c6a:	4b1a      	ldr	r3, [pc, #104]	; (8004cd4 <_puts_r+0xd8>)
 8004c6c:	429c      	cmp	r4, r3
 8004c6e:	bf08      	it	eq
 8004c70:	68ec      	ldreq	r4, [r5, #12]
 8004c72:	e7d5      	b.n	8004c20 <_puts_r+0x24>
 8004c74:	4621      	mov	r1, r4
 8004c76:	4628      	mov	r0, r5
 8004c78:	f000 f888 	bl	8004d8c <__swsetup_r>
 8004c7c:	2800      	cmp	r0, #0
 8004c7e:	d0dd      	beq.n	8004c3c <_puts_r+0x40>
 8004c80:	f04f 35ff 	mov.w	r5, #4294967295
 8004c84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c86:	07da      	lsls	r2, r3, #31
 8004c88:	d405      	bmi.n	8004c96 <_puts_r+0x9a>
 8004c8a:	89a3      	ldrh	r3, [r4, #12]
 8004c8c:	059b      	lsls	r3, r3, #22
 8004c8e:	d402      	bmi.n	8004c96 <_puts_r+0x9a>
 8004c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c92:	f000 faa2 	bl	80051da <__retarget_lock_release_recursive>
 8004c96:	4628      	mov	r0, r5
 8004c98:	bd70      	pop	{r4, r5, r6, pc}
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	da04      	bge.n	8004ca8 <_puts_r+0xac>
 8004c9e:	69a2      	ldr	r2, [r4, #24]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	dc06      	bgt.n	8004cb2 <_puts_r+0xb6>
 8004ca4:	290a      	cmp	r1, #10
 8004ca6:	d004      	beq.n	8004cb2 <_puts_r+0xb6>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	1c5a      	adds	r2, r3, #1
 8004cac:	6022      	str	r2, [r4, #0]
 8004cae:	7019      	strb	r1, [r3, #0]
 8004cb0:	e7c5      	b.n	8004c3e <_puts_r+0x42>
 8004cb2:	4622      	mov	r2, r4
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	f000 f817 	bl	8004ce8 <__swbuf_r>
 8004cba:	3001      	adds	r0, #1
 8004cbc:	d1bf      	bne.n	8004c3e <_puts_r+0x42>
 8004cbe:	e7df      	b.n	8004c80 <_puts_r+0x84>
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	250a      	movs	r5, #10
 8004cc4:	1c5a      	adds	r2, r3, #1
 8004cc6:	6022      	str	r2, [r4, #0]
 8004cc8:	701d      	strb	r5, [r3, #0]
 8004cca:	e7db      	b.n	8004c84 <_puts_r+0x88>
 8004ccc:	08005670 	.word	0x08005670
 8004cd0:	08005690 	.word	0x08005690
 8004cd4:	08005650 	.word	0x08005650

08004cd8 <puts>:
 8004cd8:	4b02      	ldr	r3, [pc, #8]	; (8004ce4 <puts+0xc>)
 8004cda:	4601      	mov	r1, r0
 8004cdc:	6818      	ldr	r0, [r3, #0]
 8004cde:	f7ff bf8d 	b.w	8004bfc <_puts_r>
 8004ce2:	bf00      	nop
 8004ce4:	20000010 	.word	0x20000010

08004ce8 <__swbuf_r>:
 8004ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cea:	460e      	mov	r6, r1
 8004cec:	4614      	mov	r4, r2
 8004cee:	4605      	mov	r5, r0
 8004cf0:	b118      	cbz	r0, 8004cfa <__swbuf_r+0x12>
 8004cf2:	6983      	ldr	r3, [r0, #24]
 8004cf4:	b90b      	cbnz	r3, 8004cfa <__swbuf_r+0x12>
 8004cf6:	f000 f9d1 	bl	800509c <__sinit>
 8004cfa:	4b21      	ldr	r3, [pc, #132]	; (8004d80 <__swbuf_r+0x98>)
 8004cfc:	429c      	cmp	r4, r3
 8004cfe:	d12b      	bne.n	8004d58 <__swbuf_r+0x70>
 8004d00:	686c      	ldr	r4, [r5, #4]
 8004d02:	69a3      	ldr	r3, [r4, #24]
 8004d04:	60a3      	str	r3, [r4, #8]
 8004d06:	89a3      	ldrh	r3, [r4, #12]
 8004d08:	071a      	lsls	r2, r3, #28
 8004d0a:	d52f      	bpl.n	8004d6c <__swbuf_r+0x84>
 8004d0c:	6923      	ldr	r3, [r4, #16]
 8004d0e:	b36b      	cbz	r3, 8004d6c <__swbuf_r+0x84>
 8004d10:	6923      	ldr	r3, [r4, #16]
 8004d12:	6820      	ldr	r0, [r4, #0]
 8004d14:	1ac0      	subs	r0, r0, r3
 8004d16:	6963      	ldr	r3, [r4, #20]
 8004d18:	b2f6      	uxtb	r6, r6
 8004d1a:	4283      	cmp	r3, r0
 8004d1c:	4637      	mov	r7, r6
 8004d1e:	dc04      	bgt.n	8004d2a <__swbuf_r+0x42>
 8004d20:	4621      	mov	r1, r4
 8004d22:	4628      	mov	r0, r5
 8004d24:	f000 f926 	bl	8004f74 <_fflush_r>
 8004d28:	bb30      	cbnz	r0, 8004d78 <__swbuf_r+0x90>
 8004d2a:	68a3      	ldr	r3, [r4, #8]
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	60a3      	str	r3, [r4, #8]
 8004d30:	6823      	ldr	r3, [r4, #0]
 8004d32:	1c5a      	adds	r2, r3, #1
 8004d34:	6022      	str	r2, [r4, #0]
 8004d36:	701e      	strb	r6, [r3, #0]
 8004d38:	6963      	ldr	r3, [r4, #20]
 8004d3a:	3001      	adds	r0, #1
 8004d3c:	4283      	cmp	r3, r0
 8004d3e:	d004      	beq.n	8004d4a <__swbuf_r+0x62>
 8004d40:	89a3      	ldrh	r3, [r4, #12]
 8004d42:	07db      	lsls	r3, r3, #31
 8004d44:	d506      	bpl.n	8004d54 <__swbuf_r+0x6c>
 8004d46:	2e0a      	cmp	r6, #10
 8004d48:	d104      	bne.n	8004d54 <__swbuf_r+0x6c>
 8004d4a:	4621      	mov	r1, r4
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	f000 f911 	bl	8004f74 <_fflush_r>
 8004d52:	b988      	cbnz	r0, 8004d78 <__swbuf_r+0x90>
 8004d54:	4638      	mov	r0, r7
 8004d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d58:	4b0a      	ldr	r3, [pc, #40]	; (8004d84 <__swbuf_r+0x9c>)
 8004d5a:	429c      	cmp	r4, r3
 8004d5c:	d101      	bne.n	8004d62 <__swbuf_r+0x7a>
 8004d5e:	68ac      	ldr	r4, [r5, #8]
 8004d60:	e7cf      	b.n	8004d02 <__swbuf_r+0x1a>
 8004d62:	4b09      	ldr	r3, [pc, #36]	; (8004d88 <__swbuf_r+0xa0>)
 8004d64:	429c      	cmp	r4, r3
 8004d66:	bf08      	it	eq
 8004d68:	68ec      	ldreq	r4, [r5, #12]
 8004d6a:	e7ca      	b.n	8004d02 <__swbuf_r+0x1a>
 8004d6c:	4621      	mov	r1, r4
 8004d6e:	4628      	mov	r0, r5
 8004d70:	f000 f80c 	bl	8004d8c <__swsetup_r>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	d0cb      	beq.n	8004d10 <__swbuf_r+0x28>
 8004d78:	f04f 37ff 	mov.w	r7, #4294967295
 8004d7c:	e7ea      	b.n	8004d54 <__swbuf_r+0x6c>
 8004d7e:	bf00      	nop
 8004d80:	08005670 	.word	0x08005670
 8004d84:	08005690 	.word	0x08005690
 8004d88:	08005650 	.word	0x08005650

08004d8c <__swsetup_r>:
 8004d8c:	4b32      	ldr	r3, [pc, #200]	; (8004e58 <__swsetup_r+0xcc>)
 8004d8e:	b570      	push	{r4, r5, r6, lr}
 8004d90:	681d      	ldr	r5, [r3, #0]
 8004d92:	4606      	mov	r6, r0
 8004d94:	460c      	mov	r4, r1
 8004d96:	b125      	cbz	r5, 8004da2 <__swsetup_r+0x16>
 8004d98:	69ab      	ldr	r3, [r5, #24]
 8004d9a:	b913      	cbnz	r3, 8004da2 <__swsetup_r+0x16>
 8004d9c:	4628      	mov	r0, r5
 8004d9e:	f000 f97d 	bl	800509c <__sinit>
 8004da2:	4b2e      	ldr	r3, [pc, #184]	; (8004e5c <__swsetup_r+0xd0>)
 8004da4:	429c      	cmp	r4, r3
 8004da6:	d10f      	bne.n	8004dc8 <__swsetup_r+0x3c>
 8004da8:	686c      	ldr	r4, [r5, #4]
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004db0:	0719      	lsls	r1, r3, #28
 8004db2:	d42c      	bmi.n	8004e0e <__swsetup_r+0x82>
 8004db4:	06dd      	lsls	r5, r3, #27
 8004db6:	d411      	bmi.n	8004ddc <__swsetup_r+0x50>
 8004db8:	2309      	movs	r3, #9
 8004dba:	6033      	str	r3, [r6, #0]
 8004dbc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004dc0:	81a3      	strh	r3, [r4, #12]
 8004dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc6:	e03e      	b.n	8004e46 <__swsetup_r+0xba>
 8004dc8:	4b25      	ldr	r3, [pc, #148]	; (8004e60 <__swsetup_r+0xd4>)
 8004dca:	429c      	cmp	r4, r3
 8004dcc:	d101      	bne.n	8004dd2 <__swsetup_r+0x46>
 8004dce:	68ac      	ldr	r4, [r5, #8]
 8004dd0:	e7eb      	b.n	8004daa <__swsetup_r+0x1e>
 8004dd2:	4b24      	ldr	r3, [pc, #144]	; (8004e64 <__swsetup_r+0xd8>)
 8004dd4:	429c      	cmp	r4, r3
 8004dd6:	bf08      	it	eq
 8004dd8:	68ec      	ldreq	r4, [r5, #12]
 8004dda:	e7e6      	b.n	8004daa <__swsetup_r+0x1e>
 8004ddc:	0758      	lsls	r0, r3, #29
 8004dde:	d512      	bpl.n	8004e06 <__swsetup_r+0x7a>
 8004de0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004de2:	b141      	cbz	r1, 8004df6 <__swsetup_r+0x6a>
 8004de4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004de8:	4299      	cmp	r1, r3
 8004dea:	d002      	beq.n	8004df2 <__swsetup_r+0x66>
 8004dec:	4630      	mov	r0, r6
 8004dee:	f000 fa59 	bl	80052a4 <_free_r>
 8004df2:	2300      	movs	r3, #0
 8004df4:	6363      	str	r3, [r4, #52]	; 0x34
 8004df6:	89a3      	ldrh	r3, [r4, #12]
 8004df8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004dfc:	81a3      	strh	r3, [r4, #12]
 8004dfe:	2300      	movs	r3, #0
 8004e00:	6063      	str	r3, [r4, #4]
 8004e02:	6923      	ldr	r3, [r4, #16]
 8004e04:	6023      	str	r3, [r4, #0]
 8004e06:	89a3      	ldrh	r3, [r4, #12]
 8004e08:	f043 0308 	orr.w	r3, r3, #8
 8004e0c:	81a3      	strh	r3, [r4, #12]
 8004e0e:	6923      	ldr	r3, [r4, #16]
 8004e10:	b94b      	cbnz	r3, 8004e26 <__swsetup_r+0x9a>
 8004e12:	89a3      	ldrh	r3, [r4, #12]
 8004e14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e1c:	d003      	beq.n	8004e26 <__swsetup_r+0x9a>
 8004e1e:	4621      	mov	r1, r4
 8004e20:	4630      	mov	r0, r6
 8004e22:	f000 f9ff 	bl	8005224 <__smakebuf_r>
 8004e26:	89a0      	ldrh	r0, [r4, #12]
 8004e28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e2c:	f010 0301 	ands.w	r3, r0, #1
 8004e30:	d00a      	beq.n	8004e48 <__swsetup_r+0xbc>
 8004e32:	2300      	movs	r3, #0
 8004e34:	60a3      	str	r3, [r4, #8]
 8004e36:	6963      	ldr	r3, [r4, #20]
 8004e38:	425b      	negs	r3, r3
 8004e3a:	61a3      	str	r3, [r4, #24]
 8004e3c:	6923      	ldr	r3, [r4, #16]
 8004e3e:	b943      	cbnz	r3, 8004e52 <__swsetup_r+0xc6>
 8004e40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e44:	d1ba      	bne.n	8004dbc <__swsetup_r+0x30>
 8004e46:	bd70      	pop	{r4, r5, r6, pc}
 8004e48:	0781      	lsls	r1, r0, #30
 8004e4a:	bf58      	it	pl
 8004e4c:	6963      	ldrpl	r3, [r4, #20]
 8004e4e:	60a3      	str	r3, [r4, #8]
 8004e50:	e7f4      	b.n	8004e3c <__swsetup_r+0xb0>
 8004e52:	2000      	movs	r0, #0
 8004e54:	e7f7      	b.n	8004e46 <__swsetup_r+0xba>
 8004e56:	bf00      	nop
 8004e58:	20000010 	.word	0x20000010
 8004e5c:	08005670 	.word	0x08005670
 8004e60:	08005690 	.word	0x08005690
 8004e64:	08005650 	.word	0x08005650

08004e68 <__sflush_r>:
 8004e68:	898a      	ldrh	r2, [r1, #12]
 8004e6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e6e:	4605      	mov	r5, r0
 8004e70:	0710      	lsls	r0, r2, #28
 8004e72:	460c      	mov	r4, r1
 8004e74:	d458      	bmi.n	8004f28 <__sflush_r+0xc0>
 8004e76:	684b      	ldr	r3, [r1, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	dc05      	bgt.n	8004e88 <__sflush_r+0x20>
 8004e7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	dc02      	bgt.n	8004e88 <__sflush_r+0x20>
 8004e82:	2000      	movs	r0, #0
 8004e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e8a:	2e00      	cmp	r6, #0
 8004e8c:	d0f9      	beq.n	8004e82 <__sflush_r+0x1a>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e94:	682f      	ldr	r7, [r5, #0]
 8004e96:	602b      	str	r3, [r5, #0]
 8004e98:	d032      	beq.n	8004f00 <__sflush_r+0x98>
 8004e9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e9c:	89a3      	ldrh	r3, [r4, #12]
 8004e9e:	075a      	lsls	r2, r3, #29
 8004ea0:	d505      	bpl.n	8004eae <__sflush_r+0x46>
 8004ea2:	6863      	ldr	r3, [r4, #4]
 8004ea4:	1ac0      	subs	r0, r0, r3
 8004ea6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ea8:	b10b      	cbz	r3, 8004eae <__sflush_r+0x46>
 8004eaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004eac:	1ac0      	subs	r0, r0, r3
 8004eae:	2300      	movs	r3, #0
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004eb4:	6a21      	ldr	r1, [r4, #32]
 8004eb6:	4628      	mov	r0, r5
 8004eb8:	47b0      	blx	r6
 8004eba:	1c43      	adds	r3, r0, #1
 8004ebc:	89a3      	ldrh	r3, [r4, #12]
 8004ebe:	d106      	bne.n	8004ece <__sflush_r+0x66>
 8004ec0:	6829      	ldr	r1, [r5, #0]
 8004ec2:	291d      	cmp	r1, #29
 8004ec4:	d82c      	bhi.n	8004f20 <__sflush_r+0xb8>
 8004ec6:	4a2a      	ldr	r2, [pc, #168]	; (8004f70 <__sflush_r+0x108>)
 8004ec8:	40ca      	lsrs	r2, r1
 8004eca:	07d6      	lsls	r6, r2, #31
 8004ecc:	d528      	bpl.n	8004f20 <__sflush_r+0xb8>
 8004ece:	2200      	movs	r2, #0
 8004ed0:	6062      	str	r2, [r4, #4]
 8004ed2:	04d9      	lsls	r1, r3, #19
 8004ed4:	6922      	ldr	r2, [r4, #16]
 8004ed6:	6022      	str	r2, [r4, #0]
 8004ed8:	d504      	bpl.n	8004ee4 <__sflush_r+0x7c>
 8004eda:	1c42      	adds	r2, r0, #1
 8004edc:	d101      	bne.n	8004ee2 <__sflush_r+0x7a>
 8004ede:	682b      	ldr	r3, [r5, #0]
 8004ee0:	b903      	cbnz	r3, 8004ee4 <__sflush_r+0x7c>
 8004ee2:	6560      	str	r0, [r4, #84]	; 0x54
 8004ee4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ee6:	602f      	str	r7, [r5, #0]
 8004ee8:	2900      	cmp	r1, #0
 8004eea:	d0ca      	beq.n	8004e82 <__sflush_r+0x1a>
 8004eec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ef0:	4299      	cmp	r1, r3
 8004ef2:	d002      	beq.n	8004efa <__sflush_r+0x92>
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	f000 f9d5 	bl	80052a4 <_free_r>
 8004efa:	2000      	movs	r0, #0
 8004efc:	6360      	str	r0, [r4, #52]	; 0x34
 8004efe:	e7c1      	b.n	8004e84 <__sflush_r+0x1c>
 8004f00:	6a21      	ldr	r1, [r4, #32]
 8004f02:	2301      	movs	r3, #1
 8004f04:	4628      	mov	r0, r5
 8004f06:	47b0      	blx	r6
 8004f08:	1c41      	adds	r1, r0, #1
 8004f0a:	d1c7      	bne.n	8004e9c <__sflush_r+0x34>
 8004f0c:	682b      	ldr	r3, [r5, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0c4      	beq.n	8004e9c <__sflush_r+0x34>
 8004f12:	2b1d      	cmp	r3, #29
 8004f14:	d001      	beq.n	8004f1a <__sflush_r+0xb2>
 8004f16:	2b16      	cmp	r3, #22
 8004f18:	d101      	bne.n	8004f1e <__sflush_r+0xb6>
 8004f1a:	602f      	str	r7, [r5, #0]
 8004f1c:	e7b1      	b.n	8004e82 <__sflush_r+0x1a>
 8004f1e:	89a3      	ldrh	r3, [r4, #12]
 8004f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f24:	81a3      	strh	r3, [r4, #12]
 8004f26:	e7ad      	b.n	8004e84 <__sflush_r+0x1c>
 8004f28:	690f      	ldr	r7, [r1, #16]
 8004f2a:	2f00      	cmp	r7, #0
 8004f2c:	d0a9      	beq.n	8004e82 <__sflush_r+0x1a>
 8004f2e:	0793      	lsls	r3, r2, #30
 8004f30:	680e      	ldr	r6, [r1, #0]
 8004f32:	bf08      	it	eq
 8004f34:	694b      	ldreq	r3, [r1, #20]
 8004f36:	600f      	str	r7, [r1, #0]
 8004f38:	bf18      	it	ne
 8004f3a:	2300      	movne	r3, #0
 8004f3c:	eba6 0807 	sub.w	r8, r6, r7
 8004f40:	608b      	str	r3, [r1, #8]
 8004f42:	f1b8 0f00 	cmp.w	r8, #0
 8004f46:	dd9c      	ble.n	8004e82 <__sflush_r+0x1a>
 8004f48:	6a21      	ldr	r1, [r4, #32]
 8004f4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f4c:	4643      	mov	r3, r8
 8004f4e:	463a      	mov	r2, r7
 8004f50:	4628      	mov	r0, r5
 8004f52:	47b0      	blx	r6
 8004f54:	2800      	cmp	r0, #0
 8004f56:	dc06      	bgt.n	8004f66 <__sflush_r+0xfe>
 8004f58:	89a3      	ldrh	r3, [r4, #12]
 8004f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f5e:	81a3      	strh	r3, [r4, #12]
 8004f60:	f04f 30ff 	mov.w	r0, #4294967295
 8004f64:	e78e      	b.n	8004e84 <__sflush_r+0x1c>
 8004f66:	4407      	add	r7, r0
 8004f68:	eba8 0800 	sub.w	r8, r8, r0
 8004f6c:	e7e9      	b.n	8004f42 <__sflush_r+0xda>
 8004f6e:	bf00      	nop
 8004f70:	20400001 	.word	0x20400001

08004f74 <_fflush_r>:
 8004f74:	b538      	push	{r3, r4, r5, lr}
 8004f76:	690b      	ldr	r3, [r1, #16]
 8004f78:	4605      	mov	r5, r0
 8004f7a:	460c      	mov	r4, r1
 8004f7c:	b913      	cbnz	r3, 8004f84 <_fflush_r+0x10>
 8004f7e:	2500      	movs	r5, #0
 8004f80:	4628      	mov	r0, r5
 8004f82:	bd38      	pop	{r3, r4, r5, pc}
 8004f84:	b118      	cbz	r0, 8004f8e <_fflush_r+0x1a>
 8004f86:	6983      	ldr	r3, [r0, #24]
 8004f88:	b90b      	cbnz	r3, 8004f8e <_fflush_r+0x1a>
 8004f8a:	f000 f887 	bl	800509c <__sinit>
 8004f8e:	4b14      	ldr	r3, [pc, #80]	; (8004fe0 <_fflush_r+0x6c>)
 8004f90:	429c      	cmp	r4, r3
 8004f92:	d11b      	bne.n	8004fcc <_fflush_r+0x58>
 8004f94:	686c      	ldr	r4, [r5, #4]
 8004f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0ef      	beq.n	8004f7e <_fflush_r+0xa>
 8004f9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004fa0:	07d0      	lsls	r0, r2, #31
 8004fa2:	d404      	bmi.n	8004fae <_fflush_r+0x3a>
 8004fa4:	0599      	lsls	r1, r3, #22
 8004fa6:	d402      	bmi.n	8004fae <_fflush_r+0x3a>
 8004fa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004faa:	f000 f915 	bl	80051d8 <__retarget_lock_acquire_recursive>
 8004fae:	4628      	mov	r0, r5
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	f7ff ff59 	bl	8004e68 <__sflush_r>
 8004fb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fb8:	07da      	lsls	r2, r3, #31
 8004fba:	4605      	mov	r5, r0
 8004fbc:	d4e0      	bmi.n	8004f80 <_fflush_r+0xc>
 8004fbe:	89a3      	ldrh	r3, [r4, #12]
 8004fc0:	059b      	lsls	r3, r3, #22
 8004fc2:	d4dd      	bmi.n	8004f80 <_fflush_r+0xc>
 8004fc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fc6:	f000 f908 	bl	80051da <__retarget_lock_release_recursive>
 8004fca:	e7d9      	b.n	8004f80 <_fflush_r+0xc>
 8004fcc:	4b05      	ldr	r3, [pc, #20]	; (8004fe4 <_fflush_r+0x70>)
 8004fce:	429c      	cmp	r4, r3
 8004fd0:	d101      	bne.n	8004fd6 <_fflush_r+0x62>
 8004fd2:	68ac      	ldr	r4, [r5, #8]
 8004fd4:	e7df      	b.n	8004f96 <_fflush_r+0x22>
 8004fd6:	4b04      	ldr	r3, [pc, #16]	; (8004fe8 <_fflush_r+0x74>)
 8004fd8:	429c      	cmp	r4, r3
 8004fda:	bf08      	it	eq
 8004fdc:	68ec      	ldreq	r4, [r5, #12]
 8004fde:	e7da      	b.n	8004f96 <_fflush_r+0x22>
 8004fe0:	08005670 	.word	0x08005670
 8004fe4:	08005690 	.word	0x08005690
 8004fe8:	08005650 	.word	0x08005650

08004fec <std>:
 8004fec:	2300      	movs	r3, #0
 8004fee:	b510      	push	{r4, lr}
 8004ff0:	4604      	mov	r4, r0
 8004ff2:	e9c0 3300 	strd	r3, r3, [r0]
 8004ff6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ffa:	6083      	str	r3, [r0, #8]
 8004ffc:	8181      	strh	r1, [r0, #12]
 8004ffe:	6643      	str	r3, [r0, #100]	; 0x64
 8005000:	81c2      	strh	r2, [r0, #14]
 8005002:	6183      	str	r3, [r0, #24]
 8005004:	4619      	mov	r1, r3
 8005006:	2208      	movs	r2, #8
 8005008:	305c      	adds	r0, #92	; 0x5c
 800500a:	f7ff fdef 	bl	8004bec <memset>
 800500e:	4b05      	ldr	r3, [pc, #20]	; (8005024 <std+0x38>)
 8005010:	6263      	str	r3, [r4, #36]	; 0x24
 8005012:	4b05      	ldr	r3, [pc, #20]	; (8005028 <std+0x3c>)
 8005014:	62a3      	str	r3, [r4, #40]	; 0x28
 8005016:	4b05      	ldr	r3, [pc, #20]	; (800502c <std+0x40>)
 8005018:	62e3      	str	r3, [r4, #44]	; 0x2c
 800501a:	4b05      	ldr	r3, [pc, #20]	; (8005030 <std+0x44>)
 800501c:	6224      	str	r4, [r4, #32]
 800501e:	6323      	str	r3, [r4, #48]	; 0x30
 8005020:	bd10      	pop	{r4, pc}
 8005022:	bf00      	nop
 8005024:	08005419 	.word	0x08005419
 8005028:	0800543b 	.word	0x0800543b
 800502c:	08005473 	.word	0x08005473
 8005030:	08005497 	.word	0x08005497

08005034 <_cleanup_r>:
 8005034:	4901      	ldr	r1, [pc, #4]	; (800503c <_cleanup_r+0x8>)
 8005036:	f000 b8af 	b.w	8005198 <_fwalk_reent>
 800503a:	bf00      	nop
 800503c:	08004f75 	.word	0x08004f75

08005040 <__sfmoreglue>:
 8005040:	b570      	push	{r4, r5, r6, lr}
 8005042:	1e4a      	subs	r2, r1, #1
 8005044:	2568      	movs	r5, #104	; 0x68
 8005046:	4355      	muls	r5, r2
 8005048:	460e      	mov	r6, r1
 800504a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800504e:	f000 f979 	bl	8005344 <_malloc_r>
 8005052:	4604      	mov	r4, r0
 8005054:	b140      	cbz	r0, 8005068 <__sfmoreglue+0x28>
 8005056:	2100      	movs	r1, #0
 8005058:	e9c0 1600 	strd	r1, r6, [r0]
 800505c:	300c      	adds	r0, #12
 800505e:	60a0      	str	r0, [r4, #8]
 8005060:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005064:	f7ff fdc2 	bl	8004bec <memset>
 8005068:	4620      	mov	r0, r4
 800506a:	bd70      	pop	{r4, r5, r6, pc}

0800506c <__sfp_lock_acquire>:
 800506c:	4801      	ldr	r0, [pc, #4]	; (8005074 <__sfp_lock_acquire+0x8>)
 800506e:	f000 b8b3 	b.w	80051d8 <__retarget_lock_acquire_recursive>
 8005072:	bf00      	nop
 8005074:	20004a44 	.word	0x20004a44

08005078 <__sfp_lock_release>:
 8005078:	4801      	ldr	r0, [pc, #4]	; (8005080 <__sfp_lock_release+0x8>)
 800507a:	f000 b8ae 	b.w	80051da <__retarget_lock_release_recursive>
 800507e:	bf00      	nop
 8005080:	20004a44 	.word	0x20004a44

08005084 <__sinit_lock_acquire>:
 8005084:	4801      	ldr	r0, [pc, #4]	; (800508c <__sinit_lock_acquire+0x8>)
 8005086:	f000 b8a7 	b.w	80051d8 <__retarget_lock_acquire_recursive>
 800508a:	bf00      	nop
 800508c:	20004a3f 	.word	0x20004a3f

08005090 <__sinit_lock_release>:
 8005090:	4801      	ldr	r0, [pc, #4]	; (8005098 <__sinit_lock_release+0x8>)
 8005092:	f000 b8a2 	b.w	80051da <__retarget_lock_release_recursive>
 8005096:	bf00      	nop
 8005098:	20004a3f 	.word	0x20004a3f

0800509c <__sinit>:
 800509c:	b510      	push	{r4, lr}
 800509e:	4604      	mov	r4, r0
 80050a0:	f7ff fff0 	bl	8005084 <__sinit_lock_acquire>
 80050a4:	69a3      	ldr	r3, [r4, #24]
 80050a6:	b11b      	cbz	r3, 80050b0 <__sinit+0x14>
 80050a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ac:	f7ff bff0 	b.w	8005090 <__sinit_lock_release>
 80050b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80050b4:	6523      	str	r3, [r4, #80]	; 0x50
 80050b6:	4b13      	ldr	r3, [pc, #76]	; (8005104 <__sinit+0x68>)
 80050b8:	4a13      	ldr	r2, [pc, #76]	; (8005108 <__sinit+0x6c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80050be:	42a3      	cmp	r3, r4
 80050c0:	bf04      	itt	eq
 80050c2:	2301      	moveq	r3, #1
 80050c4:	61a3      	streq	r3, [r4, #24]
 80050c6:	4620      	mov	r0, r4
 80050c8:	f000 f820 	bl	800510c <__sfp>
 80050cc:	6060      	str	r0, [r4, #4]
 80050ce:	4620      	mov	r0, r4
 80050d0:	f000 f81c 	bl	800510c <__sfp>
 80050d4:	60a0      	str	r0, [r4, #8]
 80050d6:	4620      	mov	r0, r4
 80050d8:	f000 f818 	bl	800510c <__sfp>
 80050dc:	2200      	movs	r2, #0
 80050de:	60e0      	str	r0, [r4, #12]
 80050e0:	2104      	movs	r1, #4
 80050e2:	6860      	ldr	r0, [r4, #4]
 80050e4:	f7ff ff82 	bl	8004fec <std>
 80050e8:	68a0      	ldr	r0, [r4, #8]
 80050ea:	2201      	movs	r2, #1
 80050ec:	2109      	movs	r1, #9
 80050ee:	f7ff ff7d 	bl	8004fec <std>
 80050f2:	68e0      	ldr	r0, [r4, #12]
 80050f4:	2202      	movs	r2, #2
 80050f6:	2112      	movs	r1, #18
 80050f8:	f7ff ff78 	bl	8004fec <std>
 80050fc:	2301      	movs	r3, #1
 80050fe:	61a3      	str	r3, [r4, #24]
 8005100:	e7d2      	b.n	80050a8 <__sinit+0xc>
 8005102:	bf00      	nop
 8005104:	0800564c 	.word	0x0800564c
 8005108:	08005035 	.word	0x08005035

0800510c <__sfp>:
 800510c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800510e:	4607      	mov	r7, r0
 8005110:	f7ff ffac 	bl	800506c <__sfp_lock_acquire>
 8005114:	4b1e      	ldr	r3, [pc, #120]	; (8005190 <__sfp+0x84>)
 8005116:	681e      	ldr	r6, [r3, #0]
 8005118:	69b3      	ldr	r3, [r6, #24]
 800511a:	b913      	cbnz	r3, 8005122 <__sfp+0x16>
 800511c:	4630      	mov	r0, r6
 800511e:	f7ff ffbd 	bl	800509c <__sinit>
 8005122:	3648      	adds	r6, #72	; 0x48
 8005124:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005128:	3b01      	subs	r3, #1
 800512a:	d503      	bpl.n	8005134 <__sfp+0x28>
 800512c:	6833      	ldr	r3, [r6, #0]
 800512e:	b30b      	cbz	r3, 8005174 <__sfp+0x68>
 8005130:	6836      	ldr	r6, [r6, #0]
 8005132:	e7f7      	b.n	8005124 <__sfp+0x18>
 8005134:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005138:	b9d5      	cbnz	r5, 8005170 <__sfp+0x64>
 800513a:	4b16      	ldr	r3, [pc, #88]	; (8005194 <__sfp+0x88>)
 800513c:	60e3      	str	r3, [r4, #12]
 800513e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005142:	6665      	str	r5, [r4, #100]	; 0x64
 8005144:	f000 f847 	bl	80051d6 <__retarget_lock_init_recursive>
 8005148:	f7ff ff96 	bl	8005078 <__sfp_lock_release>
 800514c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005150:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005154:	6025      	str	r5, [r4, #0]
 8005156:	61a5      	str	r5, [r4, #24]
 8005158:	2208      	movs	r2, #8
 800515a:	4629      	mov	r1, r5
 800515c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005160:	f7ff fd44 	bl	8004bec <memset>
 8005164:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005168:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800516c:	4620      	mov	r0, r4
 800516e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005170:	3468      	adds	r4, #104	; 0x68
 8005172:	e7d9      	b.n	8005128 <__sfp+0x1c>
 8005174:	2104      	movs	r1, #4
 8005176:	4638      	mov	r0, r7
 8005178:	f7ff ff62 	bl	8005040 <__sfmoreglue>
 800517c:	4604      	mov	r4, r0
 800517e:	6030      	str	r0, [r6, #0]
 8005180:	2800      	cmp	r0, #0
 8005182:	d1d5      	bne.n	8005130 <__sfp+0x24>
 8005184:	f7ff ff78 	bl	8005078 <__sfp_lock_release>
 8005188:	230c      	movs	r3, #12
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	e7ee      	b.n	800516c <__sfp+0x60>
 800518e:	bf00      	nop
 8005190:	0800564c 	.word	0x0800564c
 8005194:	ffff0001 	.word	0xffff0001

08005198 <_fwalk_reent>:
 8005198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800519c:	4606      	mov	r6, r0
 800519e:	4688      	mov	r8, r1
 80051a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80051a4:	2700      	movs	r7, #0
 80051a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051aa:	f1b9 0901 	subs.w	r9, r9, #1
 80051ae:	d505      	bpl.n	80051bc <_fwalk_reent+0x24>
 80051b0:	6824      	ldr	r4, [r4, #0]
 80051b2:	2c00      	cmp	r4, #0
 80051b4:	d1f7      	bne.n	80051a6 <_fwalk_reent+0xe>
 80051b6:	4638      	mov	r0, r7
 80051b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051bc:	89ab      	ldrh	r3, [r5, #12]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d907      	bls.n	80051d2 <_fwalk_reent+0x3a>
 80051c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051c6:	3301      	adds	r3, #1
 80051c8:	d003      	beq.n	80051d2 <_fwalk_reent+0x3a>
 80051ca:	4629      	mov	r1, r5
 80051cc:	4630      	mov	r0, r6
 80051ce:	47c0      	blx	r8
 80051d0:	4307      	orrs	r7, r0
 80051d2:	3568      	adds	r5, #104	; 0x68
 80051d4:	e7e9      	b.n	80051aa <_fwalk_reent+0x12>

080051d6 <__retarget_lock_init_recursive>:
 80051d6:	4770      	bx	lr

080051d8 <__retarget_lock_acquire_recursive>:
 80051d8:	4770      	bx	lr

080051da <__retarget_lock_release_recursive>:
 80051da:	4770      	bx	lr

080051dc <__swhatbuf_r>:
 80051dc:	b570      	push	{r4, r5, r6, lr}
 80051de:	460e      	mov	r6, r1
 80051e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051e4:	2900      	cmp	r1, #0
 80051e6:	b096      	sub	sp, #88	; 0x58
 80051e8:	4614      	mov	r4, r2
 80051ea:	461d      	mov	r5, r3
 80051ec:	da07      	bge.n	80051fe <__swhatbuf_r+0x22>
 80051ee:	2300      	movs	r3, #0
 80051f0:	602b      	str	r3, [r5, #0]
 80051f2:	89b3      	ldrh	r3, [r6, #12]
 80051f4:	061a      	lsls	r2, r3, #24
 80051f6:	d410      	bmi.n	800521a <__swhatbuf_r+0x3e>
 80051f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051fc:	e00e      	b.n	800521c <__swhatbuf_r+0x40>
 80051fe:	466a      	mov	r2, sp
 8005200:	f000 f970 	bl	80054e4 <_fstat_r>
 8005204:	2800      	cmp	r0, #0
 8005206:	dbf2      	blt.n	80051ee <__swhatbuf_r+0x12>
 8005208:	9a01      	ldr	r2, [sp, #4]
 800520a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800520e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005212:	425a      	negs	r2, r3
 8005214:	415a      	adcs	r2, r3
 8005216:	602a      	str	r2, [r5, #0]
 8005218:	e7ee      	b.n	80051f8 <__swhatbuf_r+0x1c>
 800521a:	2340      	movs	r3, #64	; 0x40
 800521c:	2000      	movs	r0, #0
 800521e:	6023      	str	r3, [r4, #0]
 8005220:	b016      	add	sp, #88	; 0x58
 8005222:	bd70      	pop	{r4, r5, r6, pc}

08005224 <__smakebuf_r>:
 8005224:	898b      	ldrh	r3, [r1, #12]
 8005226:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005228:	079d      	lsls	r5, r3, #30
 800522a:	4606      	mov	r6, r0
 800522c:	460c      	mov	r4, r1
 800522e:	d507      	bpl.n	8005240 <__smakebuf_r+0x1c>
 8005230:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005234:	6023      	str	r3, [r4, #0]
 8005236:	6123      	str	r3, [r4, #16]
 8005238:	2301      	movs	r3, #1
 800523a:	6163      	str	r3, [r4, #20]
 800523c:	b002      	add	sp, #8
 800523e:	bd70      	pop	{r4, r5, r6, pc}
 8005240:	ab01      	add	r3, sp, #4
 8005242:	466a      	mov	r2, sp
 8005244:	f7ff ffca 	bl	80051dc <__swhatbuf_r>
 8005248:	9900      	ldr	r1, [sp, #0]
 800524a:	4605      	mov	r5, r0
 800524c:	4630      	mov	r0, r6
 800524e:	f000 f879 	bl	8005344 <_malloc_r>
 8005252:	b948      	cbnz	r0, 8005268 <__smakebuf_r+0x44>
 8005254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005258:	059a      	lsls	r2, r3, #22
 800525a:	d4ef      	bmi.n	800523c <__smakebuf_r+0x18>
 800525c:	f023 0303 	bic.w	r3, r3, #3
 8005260:	f043 0302 	orr.w	r3, r3, #2
 8005264:	81a3      	strh	r3, [r4, #12]
 8005266:	e7e3      	b.n	8005230 <__smakebuf_r+0xc>
 8005268:	4b0d      	ldr	r3, [pc, #52]	; (80052a0 <__smakebuf_r+0x7c>)
 800526a:	62b3      	str	r3, [r6, #40]	; 0x28
 800526c:	89a3      	ldrh	r3, [r4, #12]
 800526e:	6020      	str	r0, [r4, #0]
 8005270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005274:	81a3      	strh	r3, [r4, #12]
 8005276:	9b00      	ldr	r3, [sp, #0]
 8005278:	6163      	str	r3, [r4, #20]
 800527a:	9b01      	ldr	r3, [sp, #4]
 800527c:	6120      	str	r0, [r4, #16]
 800527e:	b15b      	cbz	r3, 8005298 <__smakebuf_r+0x74>
 8005280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005284:	4630      	mov	r0, r6
 8005286:	f000 f93f 	bl	8005508 <_isatty_r>
 800528a:	b128      	cbz	r0, 8005298 <__smakebuf_r+0x74>
 800528c:	89a3      	ldrh	r3, [r4, #12]
 800528e:	f023 0303 	bic.w	r3, r3, #3
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	81a3      	strh	r3, [r4, #12]
 8005298:	89a0      	ldrh	r0, [r4, #12]
 800529a:	4305      	orrs	r5, r0
 800529c:	81a5      	strh	r5, [r4, #12]
 800529e:	e7cd      	b.n	800523c <__smakebuf_r+0x18>
 80052a0:	08005035 	.word	0x08005035

080052a4 <_free_r>:
 80052a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052a6:	2900      	cmp	r1, #0
 80052a8:	d048      	beq.n	800533c <_free_r+0x98>
 80052aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052ae:	9001      	str	r0, [sp, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f1a1 0404 	sub.w	r4, r1, #4
 80052b6:	bfb8      	it	lt
 80052b8:	18e4      	addlt	r4, r4, r3
 80052ba:	f000 f947 	bl	800554c <__malloc_lock>
 80052be:	4a20      	ldr	r2, [pc, #128]	; (8005340 <_free_r+0x9c>)
 80052c0:	9801      	ldr	r0, [sp, #4]
 80052c2:	6813      	ldr	r3, [r2, #0]
 80052c4:	4615      	mov	r5, r2
 80052c6:	b933      	cbnz	r3, 80052d6 <_free_r+0x32>
 80052c8:	6063      	str	r3, [r4, #4]
 80052ca:	6014      	str	r4, [r2, #0]
 80052cc:	b003      	add	sp, #12
 80052ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052d2:	f000 b941 	b.w	8005558 <__malloc_unlock>
 80052d6:	42a3      	cmp	r3, r4
 80052d8:	d90b      	bls.n	80052f2 <_free_r+0x4e>
 80052da:	6821      	ldr	r1, [r4, #0]
 80052dc:	1862      	adds	r2, r4, r1
 80052de:	4293      	cmp	r3, r2
 80052e0:	bf04      	itt	eq
 80052e2:	681a      	ldreq	r2, [r3, #0]
 80052e4:	685b      	ldreq	r3, [r3, #4]
 80052e6:	6063      	str	r3, [r4, #4]
 80052e8:	bf04      	itt	eq
 80052ea:	1852      	addeq	r2, r2, r1
 80052ec:	6022      	streq	r2, [r4, #0]
 80052ee:	602c      	str	r4, [r5, #0]
 80052f0:	e7ec      	b.n	80052cc <_free_r+0x28>
 80052f2:	461a      	mov	r2, r3
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	b10b      	cbz	r3, 80052fc <_free_r+0x58>
 80052f8:	42a3      	cmp	r3, r4
 80052fa:	d9fa      	bls.n	80052f2 <_free_r+0x4e>
 80052fc:	6811      	ldr	r1, [r2, #0]
 80052fe:	1855      	adds	r5, r2, r1
 8005300:	42a5      	cmp	r5, r4
 8005302:	d10b      	bne.n	800531c <_free_r+0x78>
 8005304:	6824      	ldr	r4, [r4, #0]
 8005306:	4421      	add	r1, r4
 8005308:	1854      	adds	r4, r2, r1
 800530a:	42a3      	cmp	r3, r4
 800530c:	6011      	str	r1, [r2, #0]
 800530e:	d1dd      	bne.n	80052cc <_free_r+0x28>
 8005310:	681c      	ldr	r4, [r3, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	6053      	str	r3, [r2, #4]
 8005316:	4421      	add	r1, r4
 8005318:	6011      	str	r1, [r2, #0]
 800531a:	e7d7      	b.n	80052cc <_free_r+0x28>
 800531c:	d902      	bls.n	8005324 <_free_r+0x80>
 800531e:	230c      	movs	r3, #12
 8005320:	6003      	str	r3, [r0, #0]
 8005322:	e7d3      	b.n	80052cc <_free_r+0x28>
 8005324:	6825      	ldr	r5, [r4, #0]
 8005326:	1961      	adds	r1, r4, r5
 8005328:	428b      	cmp	r3, r1
 800532a:	bf04      	itt	eq
 800532c:	6819      	ldreq	r1, [r3, #0]
 800532e:	685b      	ldreq	r3, [r3, #4]
 8005330:	6063      	str	r3, [r4, #4]
 8005332:	bf04      	itt	eq
 8005334:	1949      	addeq	r1, r1, r5
 8005336:	6021      	streq	r1, [r4, #0]
 8005338:	6054      	str	r4, [r2, #4]
 800533a:	e7c7      	b.n	80052cc <_free_r+0x28>
 800533c:	b003      	add	sp, #12
 800533e:	bd30      	pop	{r4, r5, pc}
 8005340:	2000499c 	.word	0x2000499c

08005344 <_malloc_r>:
 8005344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005346:	1ccd      	adds	r5, r1, #3
 8005348:	f025 0503 	bic.w	r5, r5, #3
 800534c:	3508      	adds	r5, #8
 800534e:	2d0c      	cmp	r5, #12
 8005350:	bf38      	it	cc
 8005352:	250c      	movcc	r5, #12
 8005354:	2d00      	cmp	r5, #0
 8005356:	4606      	mov	r6, r0
 8005358:	db01      	blt.n	800535e <_malloc_r+0x1a>
 800535a:	42a9      	cmp	r1, r5
 800535c:	d903      	bls.n	8005366 <_malloc_r+0x22>
 800535e:	230c      	movs	r3, #12
 8005360:	6033      	str	r3, [r6, #0]
 8005362:	2000      	movs	r0, #0
 8005364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005366:	f000 f8f1 	bl	800554c <__malloc_lock>
 800536a:	4921      	ldr	r1, [pc, #132]	; (80053f0 <_malloc_r+0xac>)
 800536c:	680a      	ldr	r2, [r1, #0]
 800536e:	4614      	mov	r4, r2
 8005370:	b99c      	cbnz	r4, 800539a <_malloc_r+0x56>
 8005372:	4f20      	ldr	r7, [pc, #128]	; (80053f4 <_malloc_r+0xb0>)
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	b923      	cbnz	r3, 8005382 <_malloc_r+0x3e>
 8005378:	4621      	mov	r1, r4
 800537a:	4630      	mov	r0, r6
 800537c:	f000 f83c 	bl	80053f8 <_sbrk_r>
 8005380:	6038      	str	r0, [r7, #0]
 8005382:	4629      	mov	r1, r5
 8005384:	4630      	mov	r0, r6
 8005386:	f000 f837 	bl	80053f8 <_sbrk_r>
 800538a:	1c43      	adds	r3, r0, #1
 800538c:	d123      	bne.n	80053d6 <_malloc_r+0x92>
 800538e:	230c      	movs	r3, #12
 8005390:	6033      	str	r3, [r6, #0]
 8005392:	4630      	mov	r0, r6
 8005394:	f000 f8e0 	bl	8005558 <__malloc_unlock>
 8005398:	e7e3      	b.n	8005362 <_malloc_r+0x1e>
 800539a:	6823      	ldr	r3, [r4, #0]
 800539c:	1b5b      	subs	r3, r3, r5
 800539e:	d417      	bmi.n	80053d0 <_malloc_r+0x8c>
 80053a0:	2b0b      	cmp	r3, #11
 80053a2:	d903      	bls.n	80053ac <_malloc_r+0x68>
 80053a4:	6023      	str	r3, [r4, #0]
 80053a6:	441c      	add	r4, r3
 80053a8:	6025      	str	r5, [r4, #0]
 80053aa:	e004      	b.n	80053b6 <_malloc_r+0x72>
 80053ac:	6863      	ldr	r3, [r4, #4]
 80053ae:	42a2      	cmp	r2, r4
 80053b0:	bf0c      	ite	eq
 80053b2:	600b      	streq	r3, [r1, #0]
 80053b4:	6053      	strne	r3, [r2, #4]
 80053b6:	4630      	mov	r0, r6
 80053b8:	f000 f8ce 	bl	8005558 <__malloc_unlock>
 80053bc:	f104 000b 	add.w	r0, r4, #11
 80053c0:	1d23      	adds	r3, r4, #4
 80053c2:	f020 0007 	bic.w	r0, r0, #7
 80053c6:	1ac2      	subs	r2, r0, r3
 80053c8:	d0cc      	beq.n	8005364 <_malloc_r+0x20>
 80053ca:	1a1b      	subs	r3, r3, r0
 80053cc:	50a3      	str	r3, [r4, r2]
 80053ce:	e7c9      	b.n	8005364 <_malloc_r+0x20>
 80053d0:	4622      	mov	r2, r4
 80053d2:	6864      	ldr	r4, [r4, #4]
 80053d4:	e7cc      	b.n	8005370 <_malloc_r+0x2c>
 80053d6:	1cc4      	adds	r4, r0, #3
 80053d8:	f024 0403 	bic.w	r4, r4, #3
 80053dc:	42a0      	cmp	r0, r4
 80053de:	d0e3      	beq.n	80053a8 <_malloc_r+0x64>
 80053e0:	1a21      	subs	r1, r4, r0
 80053e2:	4630      	mov	r0, r6
 80053e4:	f000 f808 	bl	80053f8 <_sbrk_r>
 80053e8:	3001      	adds	r0, #1
 80053ea:	d1dd      	bne.n	80053a8 <_malloc_r+0x64>
 80053ec:	e7cf      	b.n	800538e <_malloc_r+0x4a>
 80053ee:	bf00      	nop
 80053f0:	2000499c 	.word	0x2000499c
 80053f4:	200049a0 	.word	0x200049a0

080053f8 <_sbrk_r>:
 80053f8:	b538      	push	{r3, r4, r5, lr}
 80053fa:	4d06      	ldr	r5, [pc, #24]	; (8005414 <_sbrk_r+0x1c>)
 80053fc:	2300      	movs	r3, #0
 80053fe:	4604      	mov	r4, r0
 8005400:	4608      	mov	r0, r1
 8005402:	602b      	str	r3, [r5, #0]
 8005404:	f7fb faf6 	bl	80009f4 <_sbrk>
 8005408:	1c43      	adds	r3, r0, #1
 800540a:	d102      	bne.n	8005412 <_sbrk_r+0x1a>
 800540c:	682b      	ldr	r3, [r5, #0]
 800540e:	b103      	cbz	r3, 8005412 <_sbrk_r+0x1a>
 8005410:	6023      	str	r3, [r4, #0]
 8005412:	bd38      	pop	{r3, r4, r5, pc}
 8005414:	20004a48 	.word	0x20004a48

08005418 <__sread>:
 8005418:	b510      	push	{r4, lr}
 800541a:	460c      	mov	r4, r1
 800541c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005420:	f000 f8a0 	bl	8005564 <_read_r>
 8005424:	2800      	cmp	r0, #0
 8005426:	bfab      	itete	ge
 8005428:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800542a:	89a3      	ldrhlt	r3, [r4, #12]
 800542c:	181b      	addge	r3, r3, r0
 800542e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005432:	bfac      	ite	ge
 8005434:	6563      	strge	r3, [r4, #84]	; 0x54
 8005436:	81a3      	strhlt	r3, [r4, #12]
 8005438:	bd10      	pop	{r4, pc}

0800543a <__swrite>:
 800543a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800543e:	461f      	mov	r7, r3
 8005440:	898b      	ldrh	r3, [r1, #12]
 8005442:	05db      	lsls	r3, r3, #23
 8005444:	4605      	mov	r5, r0
 8005446:	460c      	mov	r4, r1
 8005448:	4616      	mov	r6, r2
 800544a:	d505      	bpl.n	8005458 <__swrite+0x1e>
 800544c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005450:	2302      	movs	r3, #2
 8005452:	2200      	movs	r2, #0
 8005454:	f000 f868 	bl	8005528 <_lseek_r>
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800545e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005462:	81a3      	strh	r3, [r4, #12]
 8005464:	4632      	mov	r2, r6
 8005466:	463b      	mov	r3, r7
 8005468:	4628      	mov	r0, r5
 800546a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800546e:	f000 b817 	b.w	80054a0 <_write_r>

08005472 <__sseek>:
 8005472:	b510      	push	{r4, lr}
 8005474:	460c      	mov	r4, r1
 8005476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800547a:	f000 f855 	bl	8005528 <_lseek_r>
 800547e:	1c43      	adds	r3, r0, #1
 8005480:	89a3      	ldrh	r3, [r4, #12]
 8005482:	bf15      	itete	ne
 8005484:	6560      	strne	r0, [r4, #84]	; 0x54
 8005486:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800548a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800548e:	81a3      	strheq	r3, [r4, #12]
 8005490:	bf18      	it	ne
 8005492:	81a3      	strhne	r3, [r4, #12]
 8005494:	bd10      	pop	{r4, pc}

08005496 <__sclose>:
 8005496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800549a:	f000 b813 	b.w	80054c4 <_close_r>
	...

080054a0 <_write_r>:
 80054a0:	b538      	push	{r3, r4, r5, lr}
 80054a2:	4d07      	ldr	r5, [pc, #28]	; (80054c0 <_write_r+0x20>)
 80054a4:	4604      	mov	r4, r0
 80054a6:	4608      	mov	r0, r1
 80054a8:	4611      	mov	r1, r2
 80054aa:	2200      	movs	r2, #0
 80054ac:	602a      	str	r2, [r5, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	f7fb f901 	bl	80006b6 <_write>
 80054b4:	1c43      	adds	r3, r0, #1
 80054b6:	d102      	bne.n	80054be <_write_r+0x1e>
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	b103      	cbz	r3, 80054be <_write_r+0x1e>
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	bd38      	pop	{r3, r4, r5, pc}
 80054c0:	20004a48 	.word	0x20004a48

080054c4 <_close_r>:
 80054c4:	b538      	push	{r3, r4, r5, lr}
 80054c6:	4d06      	ldr	r5, [pc, #24]	; (80054e0 <_close_r+0x1c>)
 80054c8:	2300      	movs	r3, #0
 80054ca:	4604      	mov	r4, r0
 80054cc:	4608      	mov	r0, r1
 80054ce:	602b      	str	r3, [r5, #0]
 80054d0:	f7fb fa5b 	bl	800098a <_close>
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	d102      	bne.n	80054de <_close_r+0x1a>
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	b103      	cbz	r3, 80054de <_close_r+0x1a>
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	bd38      	pop	{r3, r4, r5, pc}
 80054e0:	20004a48 	.word	0x20004a48

080054e4 <_fstat_r>:
 80054e4:	b538      	push	{r3, r4, r5, lr}
 80054e6:	4d07      	ldr	r5, [pc, #28]	; (8005504 <_fstat_r+0x20>)
 80054e8:	2300      	movs	r3, #0
 80054ea:	4604      	mov	r4, r0
 80054ec:	4608      	mov	r0, r1
 80054ee:	4611      	mov	r1, r2
 80054f0:	602b      	str	r3, [r5, #0]
 80054f2:	f7fb fa56 	bl	80009a2 <_fstat>
 80054f6:	1c43      	adds	r3, r0, #1
 80054f8:	d102      	bne.n	8005500 <_fstat_r+0x1c>
 80054fa:	682b      	ldr	r3, [r5, #0]
 80054fc:	b103      	cbz	r3, 8005500 <_fstat_r+0x1c>
 80054fe:	6023      	str	r3, [r4, #0]
 8005500:	bd38      	pop	{r3, r4, r5, pc}
 8005502:	bf00      	nop
 8005504:	20004a48 	.word	0x20004a48

08005508 <_isatty_r>:
 8005508:	b538      	push	{r3, r4, r5, lr}
 800550a:	4d06      	ldr	r5, [pc, #24]	; (8005524 <_isatty_r+0x1c>)
 800550c:	2300      	movs	r3, #0
 800550e:	4604      	mov	r4, r0
 8005510:	4608      	mov	r0, r1
 8005512:	602b      	str	r3, [r5, #0]
 8005514:	f7fb fa55 	bl	80009c2 <_isatty>
 8005518:	1c43      	adds	r3, r0, #1
 800551a:	d102      	bne.n	8005522 <_isatty_r+0x1a>
 800551c:	682b      	ldr	r3, [r5, #0]
 800551e:	b103      	cbz	r3, 8005522 <_isatty_r+0x1a>
 8005520:	6023      	str	r3, [r4, #0]
 8005522:	bd38      	pop	{r3, r4, r5, pc}
 8005524:	20004a48 	.word	0x20004a48

08005528 <_lseek_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4d07      	ldr	r5, [pc, #28]	; (8005548 <_lseek_r+0x20>)
 800552c:	4604      	mov	r4, r0
 800552e:	4608      	mov	r0, r1
 8005530:	4611      	mov	r1, r2
 8005532:	2200      	movs	r2, #0
 8005534:	602a      	str	r2, [r5, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	f7fb fa4e 	bl	80009d8 <_lseek>
 800553c:	1c43      	adds	r3, r0, #1
 800553e:	d102      	bne.n	8005546 <_lseek_r+0x1e>
 8005540:	682b      	ldr	r3, [r5, #0]
 8005542:	b103      	cbz	r3, 8005546 <_lseek_r+0x1e>
 8005544:	6023      	str	r3, [r4, #0]
 8005546:	bd38      	pop	{r3, r4, r5, pc}
 8005548:	20004a48 	.word	0x20004a48

0800554c <__malloc_lock>:
 800554c:	4801      	ldr	r0, [pc, #4]	; (8005554 <__malloc_lock+0x8>)
 800554e:	f7ff be43 	b.w	80051d8 <__retarget_lock_acquire_recursive>
 8005552:	bf00      	nop
 8005554:	20004a40 	.word	0x20004a40

08005558 <__malloc_unlock>:
 8005558:	4801      	ldr	r0, [pc, #4]	; (8005560 <__malloc_unlock+0x8>)
 800555a:	f7ff be3e 	b.w	80051da <__retarget_lock_release_recursive>
 800555e:	bf00      	nop
 8005560:	20004a40 	.word	0x20004a40

08005564 <_read_r>:
 8005564:	b538      	push	{r3, r4, r5, lr}
 8005566:	4d07      	ldr	r5, [pc, #28]	; (8005584 <_read_r+0x20>)
 8005568:	4604      	mov	r4, r0
 800556a:	4608      	mov	r0, r1
 800556c:	4611      	mov	r1, r2
 800556e:	2200      	movs	r2, #0
 8005570:	602a      	str	r2, [r5, #0]
 8005572:	461a      	mov	r2, r3
 8005574:	f7fb f9ec 	bl	8000950 <_read>
 8005578:	1c43      	adds	r3, r0, #1
 800557a:	d102      	bne.n	8005582 <_read_r+0x1e>
 800557c:	682b      	ldr	r3, [r5, #0]
 800557e:	b103      	cbz	r3, 8005582 <_read_r+0x1e>
 8005580:	6023      	str	r3, [r4, #0]
 8005582:	bd38      	pop	{r3, r4, r5, pc}
 8005584:	20004a48 	.word	0x20004a48

08005588 <_init>:
 8005588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558a:	bf00      	nop
 800558c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800558e:	bc08      	pop	{r3}
 8005590:	469e      	mov	lr, r3
 8005592:	4770      	bx	lr

08005594 <_fini>:
 8005594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005596:	bf00      	nop
 8005598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800559a:	bc08      	pop	{r3}
 800559c:	469e      	mov	lr, r3
 800559e:	4770      	bx	lr
