

================================================================
== Vivado HLS Report for 'AES_CTR_xcrypt_buffe'
================================================================
* Date:           Tue Jul  4 18:06:37 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.100|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   49|  22449|   49|  22449|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_Cipher_fu_259  |Cipher  |  1250|  1250|  1250|  1250|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |   48|  22448| 3 ~ 1403 |          -|          -|      16|    no    |
        | + Loop 1.1      |   32|     32|         2|          -|          -|      16|    no    |
        | + Loop 1.2      |   40|     40|        10|          -|          -|       4|    no    |
        |  ++ Loop 1.2.1  |    8|      8|         2|          -|          -|       4|    no    |
        | + Loop 1.3      |   40|     40|        10|          -|          -|       4|    no    |
        |  ++ Loop 1.3.1  |    8|      8|         2|          -|          -|       4|    no    |
        | + Loop 1.4      |    2|     33|         2|          -|          -| 1 ~ 16 |    no    |
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   300|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        1|      -|    199|   851|    -|
|Memory           |        1|      -|     16|     2|    0|
|Multiplexer      |        -|      -|      -|   329|    -|
|Register         |        -|      -|    193|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        2|      0|    408|  1482|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |       10|      0|      2|    18|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_Cipher_fu_259  |Cipher  |        1|      0|  199|  851|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        1|      0|  199|  851|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buffer_U  |AES_CTR_xcrypt_buffe_buffer  |        0|  16|   2|    0|    16|    8|     1|          128|
    |x_U       |AES_CTR_xcrypt_buffe_x       |        1|   0|   0|    0|    16|    8|     1|          128|
    +----------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                             |        1|  16|   2|    0|    32|   16|     2|          256|
    +----------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln485_1_fu_347_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln485_fu_369_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln493_1_fu_423_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln493_fu_445_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln591_fu_483_p2    |     +    |      0|  0|  15|           8|           1|
    |bi_3_fu_500_p2         |     +    |      0|  0|  39|          32|           1|
    |bi_fu_477_p2           |     +    |      0|  0|  15|           5|           2|
    |i_7_fu_321_p2          |     +    |      0|  0|  12|           3|           1|
    |i_8_fu_397_p2          |     +    |      0|  0|  12|           3|           1|
    |i_9_fu_274_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_292_p2            |     +    |      0|  0|  15|           5|           1|
    |k_1_fu_439_p2          |     +    |      0|  0|  12|           3|           1|
    |k_fu_363_p2            |     +    |      0|  0|  12|           3|           1|
    |ap_condition_456       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln483_fu_315_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln484_fu_357_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln491_fu_391_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln492_fu_433_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln54_fu_286_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln574_fu_268_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln575_fu_280_p2   |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln587_fu_471_p2   |   icmp   |      0|  0|  11|           8|           2|
    |buf_r_d0               |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 300|         158|          74|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  62|         15|    1|         15|
    |ap_phi_mux_bi_2_phi_fu_251_p4  |   9|          2|   32|         64|
    |bi_0_reg_169                   |   9|          2|   32|         64|
    |bi_1_reg_236                   |   9|          2|    5|         10|
    |bi_2_reg_248                   |   9|          2|   32|         64|
    |buf_r_address0                 |  15|          3|    4|         12|
    |buffer_address0                |  27|          5|    4|         20|
    |buffer_d0                      |  15|          3|    8|         24|
    |ctx_Iv_address0                |  21|          4|    4|         16|
    |ctx_Iv_d0                      |  15|          3|    8|         24|
    |i_0_i2_reg_192                 |   9|          2|    3|          6|
    |i_0_i3_reg_214                 |   9|          2|    3|          6|
    |i_0_i_reg_181                  |   9|          2|    5|         10|
    |i_0_reg_157                    |   9|          2|    5|         10|
    |k_0_i5_reg_225                 |   9|          2|    3|          6|
    |k_0_i_reg_203                  |   9|          2|    3|          6|
    |x_address0                     |  21|          4|    4|         16|
    |x_ce0                          |  15|          3|    1|          3|
    |x_ce1                          |   9|          2|    1|          2|
    |x_d0                           |  15|          3|    8|         24|
    |x_we0                          |  15|          3|    1|          3|
    |x_we1                          |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 329|         70|  168|        407|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln493_reg_610               |   4|   0|    4|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |bi_0_reg_169                    |  32|   0|   32|          0|
    |bi_1_reg_236                    |   5|   0|    5|          0|
    |bi_2_reg_248                    |  32|   0|   32|          0|
    |bi_3_reg_642                    |  32|   0|   32|          0|
    |buf_addr_reg_632                |   4|   0|    4|          0|
    |ctx_Iv_addr_1_reg_619           |   4|   0|    4|          0|
    |grp_Cipher_fu_259_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i2_reg_192                  |   3|   0|    3|          0|
    |i_0_i3_reg_214                  |   3|   0|    3|          0|
    |i_0_i_reg_181                   |   5|   0|    5|          0|
    |i_0_reg_157                     |   5|   0|    5|          0|
    |i_7_reg_551                     |   3|   0|    3|          0|
    |i_8_reg_587                     |   3|   0|    3|          0|
    |i_9_reg_516                     |   5|   0|    5|          0|
    |i_reg_528                       |   5|   0|    5|          0|
    |icmp_ln575_reg_521              |   1|   0|    1|          0|
    |k_0_i5_reg_225                  |   3|   0|    3|          0|
    |k_0_i_reg_203                   |   3|   0|    3|          0|
    |k_1_reg_605                     |   3|   0|    3|          0|
    |k_reg_569                       |   3|   0|    3|          0|
    |shl_ln1_reg_592                 |   2|   0|    4|          2|
    |shl_ln_reg_556                  |   2|   0|    4|          2|
    |tmp_9_reg_615                   |   1|   0|    1|          0|
    |x_addr_reg_561                  |   4|   0|    4|          0|
    |zext_ln483_reg_543              |   3|   0|    6|          3|
    |zext_ln491_reg_579              |   3|   0|    6|          3|
    |zext_ln55_reg_533               |   5|   0|   64|         59|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 193|   0|  262|         69|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | AES_CTR_xcrypt_buffe | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | AES_CTR_xcrypt_buffe | return value |
|ap_start               |  in |    1| ap_ctrl_hs | AES_CTR_xcrypt_buffe | return value |
|ap_done                | out |    1| ap_ctrl_hs | AES_CTR_xcrypt_buffe | return value |
|ap_idle                | out |    1| ap_ctrl_hs | AES_CTR_xcrypt_buffe | return value |
|ap_ready               | out |    1| ap_ctrl_hs | AES_CTR_xcrypt_buffe | return value |
|ctx_RoundKey_address0  | out |    8|  ap_memory |     ctx_RoundKey     |     array    |
|ctx_RoundKey_ce0       | out |    1|  ap_memory |     ctx_RoundKey     |     array    |
|ctx_RoundKey_q0        |  in |    8|  ap_memory |     ctx_RoundKey     |     array    |
|ctx_Iv_address0        | out |    4|  ap_memory |        ctx_Iv        |     array    |
|ctx_Iv_ce0             | out |    1|  ap_memory |        ctx_Iv        |     array    |
|ctx_Iv_we0             | out |    1|  ap_memory |        ctx_Iv        |     array    |
|ctx_Iv_d0              | out |    8|  ap_memory |        ctx_Iv        |     array    |
|ctx_Iv_q0              |  in |    8|  ap_memory |        ctx_Iv        |     array    |
|buf_r_address0         | out |    4|  ap_memory |         buf_r        |     array    |
|buf_r_ce0              | out |    1|  ap_memory |         buf_r        |     array    |
|buf_r_we0              | out |    1|  ap_memory |         buf_r        |     array    |
|buf_r_d0               | out |    8|  ap_memory |         buf_r        |     array    |
|buf_r_q0               |  in |    8|  ap_memory |         buf_r        |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 5 
4 --> 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 10 12 
10 --> 11 9 
11 --> 10 
12 --> 13 
13 --> 12 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "%buffer = alloca [16 x i8], align 16" [c_src/aes.c:570]   --->   Operation 15 'alloca' 'buffer' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "%x = alloca [16 x i8], align 1" [c_src/aes.c:578]   --->   Operation 16 'alloca' 'x' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:574]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.39>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i_9, %._crit_edge ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bi_0 = phi i32 [ 16, %0 ], [ %bi_3, %._crit_edge ]"   --->   Operation 19 'phi' 'bi_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.20ns)   --->   "%icmp_ln574 = icmp eq i5 %i_0, -16" [c_src/aes.c:574]   --->   Operation 20 'icmp' 'icmp_ln574' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.58ns)   --->   "%i_9 = add i5 %i_0, 1" [c_src/aes.c:574]   --->   Operation 22 'add' 'i_9' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln574, label %9, label %2" [c_src/aes.c:574]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.10ns)   --->   "%icmp_ln575 = icmp eq i32 %bi_0, 16" [c_src/aes.c:575]   --->   Operation 24 'icmp' 'icmp_ln575' <Predicate = (!icmp_ln574)> <Delay = 2.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.39ns)   --->   "br i1 %icmp_ln575, label %.preheader.preheader, label %._crit_edge" [c_src/aes.c:575]   --->   Operation 25 'br' <Predicate = (!icmp_ln574)> <Delay = 1.39>
ST_2 : Operation 26 [1/1] (1.39ns)   --->   "br label %.preheader" [c_src/aes.c:54->c_src/aes.c:577]   --->   Operation 26 'br' <Predicate = (!icmp_ln574 & icmp_ln575)> <Delay = 1.39>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:599]   --->   Operation 27 'ret' <Predicate = (icmp_ln574)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 28 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.20ns)   --->   "%icmp_ln54 = icmp eq i5 %i_0_i, -16" [c_src/aes.c:54->c_src/aes.c:577]   --->   Operation 29 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%i = add i5 %i_0_i, 1" [c_src/aes.c:54->c_src/aes.c:577]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %_memcpy.exit.preheader, label %3" [c_src/aes.c:54->c_src/aes.c:577]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %i_0_i to i64" [c_src/aes.c:55->c_src/aes.c:577]   --->   Operation 33 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55" [c_src/aes.c:55->c_src/aes.c:577]   --->   Operation 34 'getelementptr' 'ctx_Iv_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:577]   --->   Operation 35 'load' 'ctx_Iv_load' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/1] (1.39ns)   --->   "br label %_memcpy.exit" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 36 'br' <Predicate = (icmp_ln54)> <Delay = 1.39>

State 4 <SV = 3> <Delay = 3.53>
ST_4 : Operation 37 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:577]   --->   Operation 37 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 %zext_ln55" [c_src/aes.c:55->c_src/aes.c:577]   --->   Operation 38 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load, i8* %buffer_addr, align 1" [c_src/aes.c:55->c_src/aes.c:577]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader" [c_src/aes.c:54->c_src/aes.c:577]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.45>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i3 [ %i_7, %_memcpy.exit.loopexit ], [ 0, %_memcpy.exit.preheader ]"   --->   Operation 41 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i2, i2 0)" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i5 %tmp to i6" [c_src/aes.c:483->c_src/aes.c:579]   --->   Operation 43 'zext' 'zext_ln483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.98ns)   --->   "%icmp_ln483 = icmp eq i3 %i_0_i2, -4" [c_src/aes.c:483->c_src/aes.c:579]   --->   Operation 44 'icmp' 'icmp_ln483' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 45 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.45ns)   --->   "%i_7 = add i3 %i_0_i2, 1" [c_src/aes.c:483->c_src/aes.c:579]   --->   Operation 46 'add' 'i_7' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln483, label %conv_1dTostate.exit, label %.preheader.preheader.i" [c_src/aes.c:483->c_src/aes.c:579]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln485 = trunc i3 %i_0_i2 to i2" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 48 'trunc' 'trunc_ln485' <Predicate = (!icmp_ln483)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln485, i2 0)" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln483)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.39ns)   --->   "br label %.preheader.i" [c_src/aes.c:484->c_src/aes.c:579]   --->   Operation 50 'br' <Predicate = (!icmp_ln483)> <Delay = 1.39>
ST_5 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @Cipher([16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:581]   --->   Operation 51 'call' <Predicate = (icmp_ln483)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 3.33>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%k_0_i = phi i3 [ %k, %4 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 52 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i3 %k_0_i to i4" [c_src/aes.c:484->c_src/aes.c:579]   --->   Operation 53 'zext' 'zext_ln484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln485_1 = zext i3 %k_0_i to i6" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 54 'zext' 'zext_ln485_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.58ns)   --->   "%add_ln485_1 = add i6 %zext_ln483, %zext_ln485_1" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 55 'add' 'add_ln485_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln485_2 = zext i6 %add_ln485_1 to i64" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 56 'zext' 'zext_ln485_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [16 x i8]* %x, i64 0, i64 %zext_ln485_2" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 57 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.98ns)   --->   "%icmp_ln484 = icmp eq i3 %k_0_i, -4" [c_src/aes.c:484->c_src/aes.c:579]   --->   Operation 58 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 59 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.45ns)   --->   "%k = add i3 %k_0_i, 1" [c_src/aes.c:484->c_src/aes.c:579]   --->   Operation 60 'add' 'k' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %_memcpy.exit.loopexit, label %4" [c_src/aes.c:484->c_src/aes.c:579]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.56ns)   --->   "%add_ln485 = add i4 %zext_ln484, %shl_ln" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 62 'add' 'add_ln485' <Predicate = (!icmp_ln484)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i4 %add_ln485 to i64" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 63 'zext' 'zext_ln485' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [16 x i8]* %buffer, i64 0, i64 %zext_ln485" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 64 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (1.76ns)   --->   "%buffer_load = load i8* %buffer_addr_1, align 1" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 65 'load' 'buffer_load' <Predicate = (!icmp_ln484)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %_memcpy.exit"   --->   Operation 66 'br' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.53>
ST_7 : Operation 67 [1/2] (1.76ns)   --->   "%buffer_load = load i8* %buffer_addr_1, align 1" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 67 'load' 'buffer_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 68 [1/1] (1.76ns)   --->   "store i8 %buffer_load, i8* %x_addr, align 1" [c_src/aes.c:485->c_src/aes.c:579]   --->   Operation 68 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i" [c_src/aes.c:484->c_src/aes.c:579]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.39>
ST_8 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @Cipher([16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:581]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 71 [1/1] (1.39ns)   --->   "br label %.loopexit3" [c_src/aes.c:491->c_src/aes.c:582]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.39>

State 9 <SV = 5> <Delay = 1.45>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%i_0_i3 = phi i3 [ 0, %conv_1dTostate.exit ], [ %i_8, %.loopexit3.loopexit ]"   --->   Operation 72 'phi' 'i_0_i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i3, i2 0)" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln491 = zext i5 %tmp_s to i6" [c_src/aes.c:491->c_src/aes.c:582]   --->   Operation 74 'zext' 'zext_ln491' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.98ns)   --->   "%icmp_ln491 = icmp eq i3 %i_0_i3, -4" [c_src/aes.c:491->c_src/aes.c:582]   --->   Operation 75 'icmp' 'icmp_ln491' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 76 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (1.45ns)   --->   "%i_8 = add i3 %i_0_i3, 1" [c_src/aes.c:491->c_src/aes.c:582]   --->   Operation 77 'add' 'i_8' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln491, label %conv_stateTo1d.exit.preheader, label %.preheader.preheader.i4" [c_src/aes.c:491->c_src/aes.c:582]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i3 %i_0_i3 to i2" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 79 'trunc' 'trunc_ln493' <Predicate = (!icmp_ln491)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln493, i2 0)" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 80 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln491)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (1.39ns)   --->   "br label %.preheader.i6" [c_src/aes.c:492->c_src/aes.c:582]   --->   Operation 81 'br' <Predicate = (!icmp_ln491)> <Delay = 1.39>
ST_9 : Operation 82 [1/1] (1.39ns)   --->   "br label %conv_stateTo1d.exit" [c_src/aes.c:585]   --->   Operation 82 'br' <Predicate = (icmp_ln491)> <Delay = 1.39>

State 10 <SV = 6> <Delay = 3.35>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%k_0_i5 = phi i3 [ %k_1, %5 ], [ 0, %.preheader.preheader.i4 ]"   --->   Operation 83 'phi' 'k_0_i5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i3 %k_0_i5 to i4" [c_src/aes.c:492->c_src/aes.c:582]   --->   Operation 84 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i3 %k_0_i5 to i6" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 85 'zext' 'zext_ln493_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.58ns)   --->   "%add_ln493_1 = add i6 %zext_ln491, %zext_ln493_1" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 86 'add' 'add_ln493_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln493_2 = zext i6 %add_ln493_1 to i64" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 87 'zext' 'zext_ln493_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [16 x i8]* %x, i64 0, i64 %zext_ln493_2" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 88 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.98ns)   --->   "%icmp_ln492 = icmp eq i3 %k_0_i5, -4" [c_src/aes.c:492->c_src/aes.c:582]   --->   Operation 89 'icmp' 'icmp_ln492' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 90 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.45ns)   --->   "%k_1 = add i3 %k_0_i5, 1" [c_src/aes.c:492->c_src/aes.c:582]   --->   Operation 91 'add' 'k_1' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln492, label %.loopexit3.loopexit, label %5" [c_src/aes.c:492->c_src/aes.c:582]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (1.76ns)   --->   "%x_load = load i8* %x_addr_1, align 1" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 93 'load' 'x_load' <Predicate = (!icmp_ln492)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 94 [1/1] (1.56ns)   --->   "%add_ln493 = add i4 %zext_ln492, %shl_ln1" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 94 'add' 'add_ln493' <Predicate = (!icmp_ln492)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 95 'br' <Predicate = (icmp_ln492)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.53>
ST_11 : Operation 96 [1/2] (1.76ns)   --->   "%x_load = load i8* %x_addr_1, align 1" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 96 'load' 'x_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i4 %add_ln493 to i64" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 97 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr [16 x i8]* %buffer, i64 0, i64 %zext_ln493" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 98 'getelementptr' 'buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.76ns)   --->   "store i8 %x_load, i8* %buffer_addr_2, align 1" [c_src/aes.c:493->c_src/aes.c:582]   --->   Operation 99 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader.i6" [c_src/aes.c:492->c_src/aes.c:582]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 1.76>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%bi_1 = phi i5 [ %bi, %7 ], [ 15, %conv_stateTo1d.exit.preheader ]"   --->   Operation 101 'phi' 'bi_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln585 = sext i5 %bi_1 to i32" [c_src/aes.c:585]   --->   Operation 102 'sext' 'sext_ln585' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %bi_1, i32 4)" [c_src/aes.c:585]   --->   Operation 103 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 104 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.loopexit.loopexit, label %6" [c_src/aes.c:585]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i32 %sext_ln585 to i64" [c_src/aes.c:587]   --->   Operation 106 'zext' 'zext_ln587' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln587" [c_src/aes.c:587]   --->   Operation 107 'getelementptr' 'ctx_Iv_addr_1' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:587]   --->   Operation 108 'load' 'ctx_Iv_load_1' <Predicate = (!tmp_9)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 109 'br' <Predicate = (tmp_9)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 5.17>
ST_13 : Operation 110 [1/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:587]   --->   Operation 110 'load' 'ctx_Iv_load_1' <Predicate = (icmp_ln575 & !tmp_9)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 111 [1/1] (1.21ns)   --->   "%icmp_ln587 = icmp eq i8 %ctx_Iv_load_1, -1" [c_src/aes.c:587]   --->   Operation 111 'icmp' 'icmp_ln587' <Predicate = (icmp_ln575 & !tmp_9)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %7, label %8" [c_src/aes.c:587]   --->   Operation 112 'br' <Predicate = (icmp_ln575 & !tmp_9)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:588]   --->   Operation 113 'store' <Predicate = (icmp_ln575 & !tmp_9 & icmp_ln587)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 114 [1/1] (1.58ns)   --->   "%bi = add i5 %bi_1, -1" [c_src/aes.c:585]   --->   Operation 114 'add' 'bi' <Predicate = (icmp_ln575 & !tmp_9 & icmp_ln587)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "br label %conv_stateTo1d.exit" [c_src/aes.c:585]   --->   Operation 115 'br' <Predicate = (icmp_ln575 & !tmp_9 & icmp_ln587)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (1.63ns)   --->   "%add_ln591 = add i8 %ctx_Iv_load_1, 1" [c_src/aes.c:591]   --->   Operation 116 'add' 'add_ln591' <Predicate = (icmp_ln575 & !tmp_9 & !icmp_ln587)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (1.76ns)   --->   "store i8 %add_ln591, i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:591]   --->   Operation 117 'store' <Predicate = (icmp_ln575 & !tmp_9 & !icmp_ln587)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "br label %.loopexit" [c_src/aes.c:592]   --->   Operation 118 'br' <Predicate = (icmp_ln575 & !tmp_9 & !icmp_ln587)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.39ns)   --->   "br label %._crit_edge" [c_src/aes.c:595]   --->   Operation 119 'br' <Predicate = (icmp_ln575 & !icmp_ln587) | (icmp_ln575 & tmp_9)> <Delay = 1.39>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%bi_2 = phi i32 [ 0, %.loopexit ], [ %bi_0, %2 ]" [c_src/aes.c:574]   --->   Operation 120 'phi' 'bi_2' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln597 = zext i5 %i_0 to i64" [c_src/aes.c:597]   --->   Operation 121 'zext' 'zext_ln597' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [16 x i8]* %buf_r, i64 0, i64 %zext_ln597" [c_src/aes.c:597]   --->   Operation 122 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (1.76ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [c_src/aes.c:597]   --->   Operation 123 'load' 'buf_load' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i32 %bi_2 to i64" [c_src/aes.c:597]   --->   Operation 124 'sext' 'sext_ln597' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 %sext_ln597" [c_src/aes.c:597]   --->   Operation 125 'getelementptr' 'buffer_addr_3' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (1.76ns)   --->   "%buffer_load_1 = load i8* %buffer_addr_3, align 1" [c_src/aes.c:597]   --->   Operation 126 'load' 'buffer_load_1' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 127 [1/1] (2.14ns)   --->   "%bi_3 = add nsw i32 %bi_2, 1" [c_src/aes.c:574]   --->   Operation 127 'add' 'bi_3' <Predicate = (!icmp_ln587) | (tmp_9) | (!icmp_ln575)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 4.33>
ST_14 : Operation 128 [1/2] (1.76ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [c_src/aes.c:597]   --->   Operation 128 'load' 'buf_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 129 [1/2] (1.76ns)   --->   "%buffer_load_1 = load i8* %buffer_addr_3, align 1" [c_src/aes.c:597]   --->   Operation 129 'load' 'buffer_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 130 [1/1] (0.79ns)   --->   "%xor_ln597 = xor i8 %buffer_load_1, %buf_load" [c_src/aes.c:597]   --->   Operation 130 'xor' 'xor_ln597' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (1.76ns)   --->   "store i8 %xor_ln597, i8* %buf_addr, align 1" [c_src/aes.c:597]   --->   Operation 131 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:574]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_RoundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ctx_Iv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer        (alloca           ) [ 001111111111111]
x             (alloca           ) [ 001111111111111]
br_ln574      (br               ) [ 011111111111111]
i_0           (phi              ) [ 001111111111110]
bi_0          (phi              ) [ 001111111111110]
icmp_ln574    (icmp             ) [ 001111111111111]
empty         (speclooptripcount) [ 000000000000000]
i_9           (add              ) [ 011111111111111]
br_ln574      (br               ) [ 000000000000000]
icmp_ln575    (icmp             ) [ 001111111111111]
br_ln575      (br               ) [ 001111111111111]
br_ln54       (br               ) [ 001111111111111]
ret_ln599     (ret              ) [ 000000000000000]
i_0_i         (phi              ) [ 000100000000000]
icmp_ln54     (icmp             ) [ 001111111111111]
empty_48      (speclooptripcount) [ 000000000000000]
i             (add              ) [ 001111111111111]
br_ln54       (br               ) [ 000000000000000]
zext_ln55     (zext             ) [ 000010000000000]
ctx_Iv_addr   (getelementptr    ) [ 000010000000000]
br_ln485      (br               ) [ 001111111111111]
ctx_Iv_load   (load             ) [ 000000000000000]
buffer_addr   (getelementptr    ) [ 000000000000000]
store_ln55    (store            ) [ 000000000000000]
br_ln54       (br               ) [ 001111111111111]
i_0_i2        (phi              ) [ 000001000000000]
tmp           (bitconcatenate   ) [ 000000000000000]
zext_ln483    (zext             ) [ 000000110000000]
icmp_ln483    (icmp             ) [ 001111111111111]
empty_49      (speclooptripcount) [ 000000000000000]
i_7           (add              ) [ 001111111111111]
br_ln483      (br               ) [ 000000000000000]
trunc_ln485   (trunc            ) [ 000000000000000]
shl_ln        (bitconcatenate   ) [ 000000110000000]
br_ln484      (br               ) [ 001111111111111]
k_0_i         (phi              ) [ 000000100000000]
zext_ln484    (zext             ) [ 000000000000000]
zext_ln485_1  (zext             ) [ 000000000000000]
add_ln485_1   (add              ) [ 000000000000000]
zext_ln485_2  (zext             ) [ 000000000000000]
x_addr        (getelementptr    ) [ 000000010000000]
icmp_ln484    (icmp             ) [ 001111111111111]
empty_50      (speclooptripcount) [ 000000000000000]
k             (add              ) [ 001111111111111]
br_ln484      (br               ) [ 000000000000000]
add_ln485     (add              ) [ 000000000000000]
zext_ln485    (zext             ) [ 000000000000000]
buffer_addr_1 (getelementptr    ) [ 000000010000000]
br_ln0        (br               ) [ 001111111111111]
buffer_load   (load             ) [ 000000000000000]
store_ln485   (store            ) [ 000000000000000]
br_ln484      (br               ) [ 001111111111111]
call_ln581    (call             ) [ 000000000000000]
br_ln491      (br               ) [ 001111111111111]
i_0_i3        (phi              ) [ 000000000100000]
tmp_s         (bitconcatenate   ) [ 000000000000000]
zext_ln491    (zext             ) [ 000000000011000]
icmp_ln491    (icmp             ) [ 001111111111111]
empty_51      (speclooptripcount) [ 000000000000000]
i_8           (add              ) [ 001111111111111]
br_ln491      (br               ) [ 000000000000000]
trunc_ln493   (trunc            ) [ 000000000000000]
shl_ln1       (bitconcatenate   ) [ 000000000011000]
br_ln492      (br               ) [ 001111111111111]
br_ln585      (br               ) [ 001111111111111]
k_0_i5        (phi              ) [ 000000000010000]
zext_ln492    (zext             ) [ 000000000000000]
zext_ln493_1  (zext             ) [ 000000000000000]
add_ln493_1   (add              ) [ 000000000000000]
zext_ln493_2  (zext             ) [ 000000000000000]
x_addr_1      (getelementptr    ) [ 000000000001000]
icmp_ln492    (icmp             ) [ 001111111111111]
empty_52      (speclooptripcount) [ 000000000000000]
k_1           (add              ) [ 001111111111111]
br_ln492      (br               ) [ 000000000000000]
add_ln493     (add              ) [ 000000000001000]
br_ln0        (br               ) [ 001111111111111]
x_load        (load             ) [ 000000000000000]
zext_ln493    (zext             ) [ 000000000000000]
buffer_addr_2 (getelementptr    ) [ 000000000000000]
store_ln493   (store            ) [ 000000000000000]
br_ln492      (br               ) [ 001111111111111]
bi_1          (phi              ) [ 001000000000111]
sext_ln585    (sext             ) [ 000000000000000]
tmp_9         (bitselect        ) [ 001111111111111]
empty_53      (speclooptripcount) [ 000000000000000]
br_ln585      (br               ) [ 000000000000000]
zext_ln587    (zext             ) [ 000000000000000]
ctx_Iv_addr_1 (getelementptr    ) [ 001000000000011]
br_ln0        (br               ) [ 000000000000000]
ctx_Iv_load_1 (load             ) [ 000000000000000]
icmp_ln587    (icmp             ) [ 001111111111111]
br_ln587      (br               ) [ 000000000000000]
store_ln588   (store            ) [ 000000000000000]
bi            (add              ) [ 001111111111111]
br_ln585      (br               ) [ 001111111111111]
add_ln591     (add              ) [ 000000000000000]
store_ln591   (store            ) [ 000000000000000]
br_ln592      (br               ) [ 000000000000000]
br_ln595      (br               ) [ 000000000000000]
bi_2          (phi              ) [ 000000000000010]
zext_ln597    (zext             ) [ 000000000000000]
buf_addr      (getelementptr    ) [ 000000000000001]
sext_ln597    (sext             ) [ 000000000000000]
buffer_addr_3 (getelementptr    ) [ 000000000000001]
bi_3          (add              ) [ 011000000000001]
buf_load      (load             ) [ 000000000000000]
buffer_load_1 (load             ) [ 000000000000000]
xor_ln597     (xor              ) [ 000000000000000]
store_ln597   (store            ) [ 000000000000000]
br_ln574      (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_RoundKey">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_RoundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_Iv">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_Iv"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="buffer_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ctx_Iv_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ctx_Iv_load/3 ctx_Iv_load_1/12 store_ln588/13 store_ln591/13 "/>
</bind>
</comp>

<comp id="81" class="1004" name="buffer_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="1"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln55/4 buffer_load/6 store_ln493/11 buffer_load_1/13 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buffer_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln485/7 x_load/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="x_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buffer_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_2/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ctx_Iv_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr_1/12 "/>
</bind>
</comp>

<comp id="137" class="1004" name="buf_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/13 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/13 store_ln597/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buffer_addr_3_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/13 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="bi_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bi_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="bi_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bi_0/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_0_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_0_i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_i2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_i2_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="k_0_i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_0_i_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/6 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_0_i3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="1"/>
<pin id="216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i3 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_0_i3_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i3/9 "/>
</bind>
</comp>

<comp id="225" class="1005" name="k_0_i5_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i5 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_0_i5_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i5/10 "/>
</bind>
</comp>

<comp id="236" class="1005" name="bi_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="1"/>
<pin id="238" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bi_1 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="bi_1_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="5" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bi_1/12 "/>
</bind>
</comp>

<comp id="248" class="1005" name="bi_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bi_2 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="bi_2_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="6"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bi_2/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_Cipher_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="0" index="3" bw="8" slack="0"/>
<pin id="264" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln581/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln574_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln574/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln575_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln575/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln54_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln55_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln483_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln483/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln483_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln483/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln485_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln485/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shl_ln_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln484_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln485_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485_1/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln485_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln485_1/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln485_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485_2/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln484_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="k_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln485_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="1"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln485/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln485_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln491_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln491/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln491_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln491/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_8_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln493_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln493/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="shl_ln1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln492_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln493_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493_1/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln493_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493_1/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln493_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493_2/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln492_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln492/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="k_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln493_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="1"/>
<pin id="448" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln493_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln585_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln585/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="0" index="2" bw="4" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln587_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/12 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln587_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="bi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="1"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bi/13 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln591_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln591/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln597_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="6"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln597/13 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln597_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln597/13 "/>
</bind>
</comp>

<comp id="500" class="1004" name="bi_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bi_3/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln597_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln597/14 "/>
</bind>
</comp>

<comp id="516" class="1005" name="i_9_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln575_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="6"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln575 "/>
</bind>
</comp>

<comp id="528" class="1005" name="i_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="533" class="1005" name="zext_ln55_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="538" class="1005" name="ctx_Iv_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="1"/>
<pin id="540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="zext_ln483_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="1"/>
<pin id="545" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln483 "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_7_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="556" class="1005" name="shl_ln_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="561" class="1005" name="x_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="1"/>
<pin id="563" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="k_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="574" class="1005" name="buffer_addr_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln491_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="1"/>
<pin id="581" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln491 "/>
</bind>
</comp>

<comp id="587" class="1005" name="i_8_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="592" class="1005" name="shl_ln1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="x_addr_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="1"/>
<pin id="599" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="k_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="add_ln493_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln493 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_9_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="619" class="1005" name="ctx_Iv_addr_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="bi_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="1"/>
<pin id="629" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bi "/>
</bind>
</comp>

<comp id="632" class="1005" name="buf_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="1"/>
<pin id="634" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="buffer_addr_3_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="1"/>
<pin id="639" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="bi_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bi_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="75" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="100" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="112"><net_src comp="87" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="113" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="107" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="169" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="161" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="161" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="173" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="185" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="185" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="185" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="196" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="196" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="196" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="196" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="207" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="207" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="361"><net_src comp="207" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="207" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="339" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="218" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="218" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="218" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="218" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="28" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="229" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="229" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="437"><net_src comp="229" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="30" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="229" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="415" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="457"><net_src comp="240" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="240" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="454" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="475"><net_src comp="75" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="48" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="236" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="75" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="54" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="483" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="493"><net_src comp="157" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="498"><net_src comp="251" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="504"><net_src comp="251" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="87" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="144" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="519"><net_src comp="274" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="524"><net_src comp="280" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="292" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="536"><net_src comp="298" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="541"><net_src comp="68" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="546"><net_src comp="311" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="554"><net_src comp="321" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="559"><net_src comp="331" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="564"><net_src comp="94" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="572"><net_src comp="363" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="577"><net_src comp="100" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="582"><net_src comp="387" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="590"><net_src comp="397" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="595"><net_src comp="407" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="600"><net_src comp="113" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="608"><net_src comp="439" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="613"><net_src comp="445" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="618"><net_src comp="458" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="128" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="630"><net_src comp="477" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="635"><net_src comp="137" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="640"><net_src comp="150" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="645"><net_src comp="500" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_Iv | {13 }
	Port: buf_r | {14 }
	Port: sbox | {}
 - Input state : 
	Port: AES_CTR_xcrypt_buffe : ctx_RoundKey | {5 8 }
	Port: AES_CTR_xcrypt_buffe : ctx_Iv | {3 4 12 13 }
	Port: AES_CTR_xcrypt_buffe : buf_r | {13 14 }
	Port: AES_CTR_xcrypt_buffe : sbox | {5 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln574 : 1
		i_9 : 1
		br_ln574 : 2
		icmp_ln575 : 1
		br_ln575 : 2
	State 3
		icmp_ln54 : 1
		i : 1
		br_ln54 : 2
		zext_ln55 : 1
		ctx_Iv_addr : 2
		ctx_Iv_load : 3
	State 4
		store_ln55 : 1
	State 5
		tmp : 1
		zext_ln483 : 2
		icmp_ln483 : 1
		i_7 : 1
		br_ln483 : 2
		trunc_ln485 : 1
		shl_ln : 2
	State 6
		zext_ln484 : 1
		zext_ln485_1 : 1
		add_ln485_1 : 2
		zext_ln485_2 : 3
		x_addr : 4
		icmp_ln484 : 1
		k : 1
		br_ln484 : 2
		add_ln485 : 2
		zext_ln485 : 3
		buffer_addr_1 : 4
		buffer_load : 5
	State 7
		store_ln485 : 1
	State 8
	State 9
		tmp_s : 1
		zext_ln491 : 2
		icmp_ln491 : 1
		i_8 : 1
		br_ln491 : 2
		trunc_ln493 : 1
		shl_ln1 : 2
	State 10
		zext_ln492 : 1
		zext_ln493_1 : 1
		add_ln493_1 : 2
		zext_ln493_2 : 3
		x_addr_1 : 4
		icmp_ln492 : 1
		k_1 : 1
		br_ln492 : 2
		x_load : 5
		add_ln493 : 2
	State 11
		buffer_addr_2 : 1
		store_ln493 : 2
	State 12
		sext_ln585 : 1
		tmp_9 : 1
		br_ln585 : 2
		zext_ln587 : 2
		ctx_Iv_addr_1 : 3
		ctx_Iv_load_1 : 4
	State 13
		icmp_ln587 : 1
		br_ln587 : 2
		add_ln591 : 1
		store_ln591 : 2
		bi_2 : 1
		buf_addr : 1
		buf_load : 2
		sext_ln597 : 2
		buffer_addr_3 : 3
		buffer_load_1 : 4
		bi_3 : 2
	State 14
		xor_ln597 : 1
		store_ln597 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   call   |  grp_Cipher_fu_259  | 17.0857 |   259   |   601   |
|----------|---------------------|---------|---------|---------|
|          |      i_9_fu_274     |    0    |    0    |    15   |
|          |       i_fu_292      |    0    |    0    |    15   |
|          |      i_7_fu_321     |    0    |    0    |    12   |
|          |  add_ln485_1_fu_347 |    0    |    0    |    15   |
|          |       k_fu_363      |    0    |    0    |    12   |
|          |   add_ln485_fu_369  |    0    |    0    |    13   |
|    add   |      i_8_fu_397     |    0    |    0    |    12   |
|          |  add_ln493_1_fu_423 |    0    |    0    |    15   |
|          |      k_1_fu_439     |    0    |    0    |    12   |
|          |   add_ln493_fu_445  |    0    |    0    |    13   |
|          |      bi_fu_477      |    0    |    0    |    15   |
|          |   add_ln591_fu_483  |    0    |    0    |    15   |
|          |     bi_3_fu_500     |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln574_fu_268  |    0    |    0    |    11   |
|          |  icmp_ln575_fu_280  |    0    |    0    |    18   |
|          |   icmp_ln54_fu_286  |    0    |    0    |    11   |
|   icmp   |  icmp_ln483_fu_315  |    0    |    0    |    9    |
|          |  icmp_ln484_fu_357  |    0    |    0    |    9    |
|          |  icmp_ln491_fu_391  |    0    |    0    |    9    |
|          |  icmp_ln492_fu_433  |    0    |    0    |    9    |
|          |  icmp_ln587_fu_471  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln597_fu_506  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln55_fu_298  |    0    |    0    |    0    |
|          |  zext_ln483_fu_311  |    0    |    0    |    0    |
|          |  zext_ln484_fu_339  |    0    |    0    |    0    |
|          | zext_ln485_1_fu_343 |    0    |    0    |    0    |
|          | zext_ln485_2_fu_352 |    0    |    0    |    0    |
|          |  zext_ln485_fu_374  |    0    |    0    |    0    |
|   zext   |  zext_ln491_fu_387  |    0    |    0    |    0    |
|          |  zext_ln492_fu_415  |    0    |    0    |    0    |
|          | zext_ln493_1_fu_419 |    0    |    0    |    0    |
|          | zext_ln493_2_fu_428 |    0    |    0    |    0    |
|          |  zext_ln493_fu_450  |    0    |    0    |    0    |
|          |  zext_ln587_fu_466  |    0    |    0    |    0    |
|          |  zext_ln597_fu_490  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_303     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln_fu_331    |    0    |    0    |    0    |
|          |     tmp_s_fu_379    |    0    |    0    |    0    |
|          |    shl_ln1_fu_407   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln485_fu_327 |    0    |    0    |    0    |
|          |  trunc_ln493_fu_403 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln585_fu_454  |    0    |    0    |    0    |
|          |  sext_ln597_fu_495  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_9_fu_458    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     | 17.0857 |   259   |   899   |
|----------|---------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|buffer|    0   |   16   |    2   |    0   |
|   x  |    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    1   |   16   |    2   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln493_reg_610  |    4   |
|     bi_0_reg_169    |   32   |
|     bi_1_reg_236    |    5   |
|     bi_2_reg_248    |   32   |
|     bi_3_reg_642    |   32   |
|      bi_reg_627     |    5   |
|   buf_addr_reg_632  |    4   |
|buffer_addr_1_reg_574|    4   |
|buffer_addr_3_reg_637|    4   |
|ctx_Iv_addr_1_reg_619|    4   |
| ctx_Iv_addr_reg_538 |    4   |
|    i_0_i2_reg_192   |    3   |
|    i_0_i3_reg_214   |    3   |
|    i_0_i_reg_181    |    5   |
|     i_0_reg_157     |    5   |
|     i_7_reg_551     |    3   |
|     i_8_reg_587     |    3   |
|     i_9_reg_516     |    5   |
|      i_reg_528      |    5   |
|  icmp_ln575_reg_521 |    1   |
|    k_0_i5_reg_225   |    3   |
|    k_0_i_reg_203    |    3   |
|     k_1_reg_605     |    3   |
|      k_reg_569      |    3   |
|   shl_ln1_reg_592   |    4   |
|    shl_ln_reg_556   |    4   |
|    tmp_9_reg_615    |    1   |
|   x_addr_1_reg_597  |    4   |
|    x_addr_reg_561   |    4   |
|  zext_ln483_reg_543 |    6   |
|  zext_ln491_reg_579 |    6   |
|  zext_ln55_reg_533  |   64   |
+---------------------+--------+
|        Total        |   268  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   4  |   4  |   16   ||    21   |
|  grp_access_fu_75 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_87 |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_87 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_144 |  p0  |   2  |   4  |    8   ||    9    |
|    i_0_reg_157    |  p0  |   2  |   5  |   10   ||    9    |
|    bi_0_reg_169   |  p0  |   2  |  32  |   64   ||    9    |
|    bi_1_reg_236   |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  || 13.0375 ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   259  |   899  |    -   |
|   Memory  |    1   |    -   |   16   |    2   |    0   |
|Multiplexer|    -   |   13   |    -   |   123  |    -   |
|  Register |    -   |    -   |   268  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   30   |   543  |  1024  |    0   |
+-----------+--------+--------+--------+--------+--------+
