JDF G
// Created by Project Navigator ver 1.0
PROJECT test_board
DESIGN test_board
DEVFAM spartan2
DEVFAMTIME 0
DEVICE xc2s50
DEVICETIME 1093396078
DEVPKG tq144
DEVPKGTIME 1093396078
DEVSPEED -5
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Other
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE test_board.vhd
SOURCE ..\..\XSA_LIB\xsasdramcntl.vhd
SOURCE ..\..\XSA_LIB\sdramcntl.vhd
SOURCE ..\..\XSA_LIB\randgen.vhd
SOURCE ..\..\XSA_LIB\memtest.vhd
SOURCE ..\..\XSA_LIB\common.vhd
DEPASSOC test_board test_board.ucf
[Normal]
xilxNgdbld_AUL=xstvhd, spartan2, Implementation.t_ngdbuild, 1089468408, False
[STRATEGY-LIST]
Normal=True
