Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "J:/Courses/ECEN_320/Lab11/lab11/tb_frameBuffer_isim_beh.exe" -prj "J:/Courses/ECEN_320/Lab11/lab11/tb_frameBuffer_beh.prj" "work.tb_frameBuffer" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/Courses/ECEN_320/Lab11/lab11/cellram_checker.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab11/lab11/vga_timing.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab11/lab11/sramController.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab11/lab11/framebuffer.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab11/lab11/tb_frameBuffer.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module cellram_pathdelay
Compiling module cellram_checker(7.0,20.0,70.0,70...
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vl_types
Compiling package numeric_std
Compiling architecture behavioral of entity sramController [\sramController(50000000,150)\]
Compiling architecture behavioral of entity vga_timing [vga_timing_default]
Compiling architecture behavioral of entity framebuffer [framebuffer_default]
Compiling architecture tb of entity tb_framebuffer
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Compiled 3 Verilog Units
Built simulation executable J:/Courses/ECEN_320/Lab11/lab11/tb_frameBuffer_isim_beh.exe
Fuse Memory Usage: 40468 KB
Fuse CPU Usage: 1216 ms
