
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version P-2019.03-SP5-4 for linux64 - Apr 22, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#################################################
##       For synthesis
##################################################
remove_design -all
1
#################################################
#	Search paths for technology libs
#################################################
set start_time [clock seconds] ; echo [clock format ${start_time} -gmt false]
Mon Apr 05 14:51:16 CST 2021
echo [pwd]
/home/xukun/Templates/xk/synthesis
set search_path "/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a ./ ./src" 
/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a ./ ./src
set target_library "tcbn28hpcplusbwp12t30p140ssg0p9v0c.db"
tcbn28hpcplusbwp12t30p140ssg0p9v0c.db
set link_library "* dw_foundation.sldb tcbn28hpcplusbwp12t30p140ssg0p9v0c.db"
* dw_foundation.sldb tcbn28hpcplusbwp12t30p140ssg0p9v0c.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set alib_library_analysis_path "./alib-52_test/"
./alib-52_test/
# 2021/3/24
#synlib_disable_limited_licenses = false
analyze -format verilog -vcs "-f synthesis.f"
Running PRESTO HDLC
Compiling source file ../src/verilog/fpfma_pipeline.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/unpack.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/adder_pp.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/adder.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/align.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/complemmet_c.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/compress3_2.v
Compiling source file ../src/verilog/compress4_2.v
Compiling source file ../src/verilog/compress6_2.v
Compiling source file ../src/verilog/compressor3_2_group.v
Compiling source file ../src/verilog/my_multp.v
Warning:  ../src/verilog/compressor3_2_group.v:14: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Compiling source file ../src/verilog/exponentComparison.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/SAD_6_v2.v
Compiling source file ../src/verilog/LZC.v
Warning:  ../src/verilog/SAD_6_v2.v:25: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../src/verilog/SAD_6_v2.v:25: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../src/verilog/SAD_6_v2.v:22: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/normalize.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/SAD_6.v
Compiling source file ../src/verilog/shifter.v
Warning:  ../src/verilog/SAD_6.v:25: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../src/verilog/SAD_6.v:25: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../src/verilog/SAD_6.v:22: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ../src/verilog/parameters.v
Presto compilation completed successfully.
Loading db file '/mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/dw_foundation.sldb'
Loading db file '/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a/tcbn28hpcplusbwp12t30p140ssg0p9v0c.db'
1
set DESIGN_NAME fpfma_pipeline
fpfma_pipeline
elaborate $DESIGN_NAME
Loading db file '/mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/gtech.db'
Loading db file '/mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'tcbn28hpcplusbwp12t30p140ssg0p9v0c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine fpfma_pipeline line 101 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      B5_r1_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      C_r1_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A1_r1_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B1_r1_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B2_r1_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B3_r1_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B4_r1_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpfma_pipeline line 148 in file
		'../src/verilog/fpfma_pipeline.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       en_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine fpfma_pipeline line 167 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      en_r1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpfma_pipeline line 213 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      en_r2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpfma_pipeline)
Elaborated 1 design.
Current design is now 'fpfma_pipeline'.
Information: Building the design 'unpack'. (HDL-193)
Presto compilation completed successfully. (unpack)
Information: Building the design 'exponentComparison'. (HDL-193)
Warning:  ../src/verilog/exponentComparison.v:65: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/verilog/exponentComparison.v:66: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (exponentComparison)
Information: Building the design 'align'. (HDL-193)
Presto compilation completed successfully. (align)
Information: Building the design 'my_multp' instantiated from design 'fpfma_pipeline' with
	the parameters "a_width=24,b_width=24,out_width=48". (HDL-193)
Warning:  ../src/verilog/my_multp.v:95: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 77 in file
	'../src/verilog/my_multp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    auto/auto     |
===============================================
Presto compilation completed successfully. (my_multp_a_width24_b_width24_out_width48)
Information: Building the design 'reg_pipeline1'. (HDL-193)

Inferred memory devices in process
	in routine reg_pipeline1 line 274 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    C8big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C9big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cSign_p1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| product_sign_p1_reg | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|   CAligned_p1_reg   | Flip-flop |  79   |  Y  | N  | Y  | N  | N  | N  | N  |
|     exp1_p1_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab1_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab2_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab3_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab4_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab5_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab6_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab7_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab8_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab9_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S1big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S2big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S3big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S4big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S5big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S6big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S7big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S8big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S9big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C1big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C2big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C3big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C4big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C5big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C6big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C7big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_pipeline1)
Information: Building the design 'shifter'. (HDL-193)
Presto compilation completed successfully. (shifter)
Information: Building the design 'adder_pp'. (HDL-193)
Presto compilation completed successfully. (adder_pp)
Information: Building the design 'compressor3_2_group'. (HDL-193)
Presto compilation completed successfully. (compressor3_2_group)
Information: Building the design 'reg_pipeline2'. (HDL-193)

Inferred memory devices in process
	in routine reg_pipeline2 line 354 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sum_p2_reg      | Flip-flop |  79   |  Y  | N  | Y  | N  | N  | N  | N  |
|    carry_p2_reg     | Flip-flop |  79   |  Y  | N  | Y  | N  | N  | N  | N  |
|     exp1_p2_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_pipeline2)
Information: Building the design 'carry_select_adder'. (HDL-193)
Warning: Cannot find the design 'carry_select_adder' in the library 'WORK'. (LBR-1)
Information: Building the design 'LZC'. (HDL-193)

Inferred memory devices in process
	in routine LZC line 17 in file
		'../src/verilog/LZC.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      sel1_reg       | Latch |  63   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (LZC)
Information: Building the design 'normalize'. (HDL-193)
Presto compilation completed successfully. (normalize)
Information: Building the design 'reg_pipeline3'. (HDL-193)

Inferred memory devices in process
	in routine reg_pipeline3 line 375 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    result_p3_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_pipeline3)
Information: Building the design 'com_c'. (HDL-193)
Presto compilation completed successfully. (com_c)
Information: Building the design 'SAD_6'. (HDL-193)
Presto compilation completed successfully. (SAD_6)
Information: Building the design 'SAD_6_v2'. (HDL-193)
Presto compilation completed successfully. (SAD_6_v2)
Information: Building the design 'compress3_2'. (HDL-193)
Presto compilation completed successfully. (compress3_2)
Information: Building the design 'compress4_2'. (HDL-193)
Presto compilation completed successfully. (compress4_2)
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
link

  Linking design 'fpfma_pipeline'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (18 designs)              /home/xukun/Templates/xk/synthesis/fpfma_pipeline.db, etc
  dw_foundation.sldb (library) /mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/dw_foundation.sldb
  tcbn28hpcplusbwp12t30p140ssg0p9v0c (library) /pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a/tcbn28hpcplusbwp12t30p140ssg0p9v0c.db

Information: Building the design 'carry_select_adder'. (HDL-193)
Warning: Cannot find the design 'carry_select_adder' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'carry_select_adder' in 'fpfma_pipeline'. (LINK-5)
0
set_operating_conditions -max ssg0p9v0c
Using operating conditions 'ssg0p9v0c' found in library 'tcbn28hpcplusbwp12t30p140ssg0p9v0c'.
1
#set Tclk 0.45
set Tclk 0.9
0.9
# set TCU  0.05
create_clock -name clk_DQS -period $Tclk [get_ports "clk"]
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_propagated_clock [all_clocks]
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
# set_driving_cell -lib_cell INVD0BWP12T30P140 [all_inputs]
# set_driving_cell -lib_cell INVD4BWP12T30P140 [get_ports clk]
# set_driving_cell -lib_cell INVD4BWP12T30P140 [get_ports rst_n]
set_fix_multiple_port_nets -feedthroughs -outputs -constants
1
set_load 0.005 [all_outputs] 
1
set_max_transition 0.1 [current_design]
Current design is 'fpfma_pipeline'.
1
uniquify
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 7 instances of design 'unpack'. (OPT-1056)
Information: Uniquified 9 instances of design 'my_multp_a_width24_b_width24_out_width48'. (OPT-1056)
Information: Uniquified 9 instances of design 'com_c'. (OPT-1056)
Information: Uniquified 3 instances of design 'SAD_6'. (OPT-1056)
Information: Uniquified 903 instances of design 'compress3_2'. (OPT-1056)
Information: Uniquified 206 instances of design 'compress4_2'. (OPT-1056)
1
# 2020/11/20
# read_saif -input backward_rtl.saif -instance_name test/BF1 
# 2021/02/09
# set_max_leakage 0
compile -map_effort medium -incremental_mapping -gate_clock
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.4 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.4 |     *     |
============================================================================


Information: There are 1514 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_pipeline3'
  Mapping integrated clock gating circuitry
  Processing 'reg_pipeline3'
  Processing 'normalize'
  Processing 'LZC'
  Processing 'reg_pipeline2'
  Processing 'compress3_2_824'
  Processing 'compressor3_2_group'
  Processing 'com_c_0'
  Processing 'shifter'
  Processing 'reg_pipeline1'
  Processing 'my_multp_a_width24_b_width24_out_width48_0'
  Processing 'align'
  Processing 'exponentComparison'
  Processing 'unpack_0'
  Processing 'fpfma_pipeline'
Information: Added key list 'DesignWare' to design 'fpfma_pipeline'. (DDB-72)
Information: Building the design 'carry_select_adder'. (HDL-193)
Warning: Cannot find the design 'carry_select_adder' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'carry_select_adder' in 'fpfma_pipeline'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
  Processing 'fpfma_pipeline_DW01_sub_0'
  Processing 'fpfma_pipeline_DW01_inc_0'
  Mapping 'normalize_DW_cmp_0'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'normalize'. (DDB-72)
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'shifter'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_0_DW01_inc_1'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_1_DW01_inc_2'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_2_DW01_inc_3'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_3_DW01_inc_4'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_4_DW01_inc_5'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_5_DW01_inc_6'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_6_DW01_inc_7'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_7_DW01_inc_8'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_8_DW01_inc_9'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_9_DW01_inc_10'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_10_DW01_inc_11'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_11_DW01_inc_12'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_12_DW01_inc_13'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_13_DW01_inc_14'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_14_DW01_inc_15'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_15_DW01_inc_16'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_16_DW01_inc_17'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_17_DW01_inc_18'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_18_DW01_inc_19'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_19_DW01_inc_20'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_20_DW01_inc_21'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_21_DW01_inc_22'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_22_DW01_inc_23'
  Processing 'my_multp_a_width24_b_width24_out_width48_0_DW01_inc_23_DW01_inc_24'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_0_DW01_inc_25'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_1_DW01_inc_26'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_2_DW01_inc_27'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_3_DW01_inc_28'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_4_DW01_inc_29'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_5_DW01_inc_30'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_6_DW01_inc_31'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_7_DW01_inc_32'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_8_DW01_inc_33'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_9_DW01_inc_34'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_10_DW01_inc_35'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_11_DW01_inc_36'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_12_DW01_inc_37'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_13_DW01_inc_38'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_14_DW01_inc_39'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_15_DW01_inc_40'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_16_DW01_inc_41'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_17_DW01_inc_42'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_18_DW01_inc_43'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_19_DW01_inc_44'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_20_DW01_inc_45'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_21_DW01_inc_46'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_22_DW01_inc_47'
  Processing 'my_multp_a_width24_b_width24_out_width48_1_DW01_inc_23_DW01_inc_48'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_0_DW01_inc_49'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_1_DW01_inc_50'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_2_DW01_inc_51'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_3_DW01_inc_52'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_4_DW01_inc_53'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_5_DW01_inc_54'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_6_DW01_inc_55'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_7_DW01_inc_56'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_8_DW01_inc_57'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_9_DW01_inc_58'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_10_DW01_inc_59'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_11_DW01_inc_60'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_12_DW01_inc_61'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_13_DW01_inc_62'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_14_DW01_inc_63'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_15_DW01_inc_64'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_16_DW01_inc_65'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_17_DW01_inc_66'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_18_DW01_inc_67'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_19_DW01_inc_68'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_20_DW01_inc_69'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_21_DW01_inc_70'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_22_DW01_inc_71'
  Processing 'my_multp_a_width24_b_width24_out_width48_2_DW01_inc_23_DW01_inc_72'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_0_DW01_inc_73'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_1_DW01_inc_74'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_2_DW01_inc_75'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_3_DW01_inc_76'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_4_DW01_inc_77'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_5_DW01_inc_78'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_6_DW01_inc_79'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_7_DW01_inc_80'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_8_DW01_inc_81'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_9_DW01_inc_82'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_10_DW01_inc_83'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_11_DW01_inc_84'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_12_DW01_inc_85'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_13_DW01_inc_86'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_14_DW01_inc_87'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_15_DW01_inc_88'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_16_DW01_inc_89'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_17_DW01_inc_90'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_18_DW01_inc_91'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_19_DW01_inc_92'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_20_DW01_inc_93'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_21_DW01_inc_94'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_22_DW01_inc_95'
  Processing 'my_multp_a_width24_b_width24_out_width48_3_DW01_inc_23_DW01_inc_96'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_0_DW01_inc_97'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_1_DW01_inc_98'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_2_DW01_inc_99'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_3_DW01_inc_100'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_4_DW01_inc_101'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_5_DW01_inc_102'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_6_DW01_inc_103'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_7_DW01_inc_104'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_8_DW01_inc_105'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_9_DW01_inc_106'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_10_DW01_inc_107'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_11_DW01_inc_108'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_12_DW01_inc_109'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_13_DW01_inc_110'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_14_DW01_inc_111'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_15_DW01_inc_112'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_16_DW01_inc_113'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_17_DW01_inc_114'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_18_DW01_inc_115'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_19_DW01_inc_116'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_20_DW01_inc_117'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_21_DW01_inc_118'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_22_DW01_inc_119'
  Processing 'my_multp_a_width24_b_width24_out_width48_4_DW01_inc_23_DW01_inc_120'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_0_DW01_inc_121'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_1_DW01_inc_122'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_2_DW01_inc_123'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_3_DW01_inc_124'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_4_DW01_inc_125'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_5_DW01_inc_126'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_6_DW01_inc_127'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_7_DW01_inc_128'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_8_DW01_inc_129'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_9_DW01_inc_130'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_10_DW01_inc_131'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_11_DW01_inc_132'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_12_DW01_inc_133'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_13_DW01_inc_134'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_14_DW01_inc_135'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_15_DW01_inc_136'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_16_DW01_inc_137'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_17_DW01_inc_138'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_18_DW01_inc_139'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_19_DW01_inc_140'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_20_DW01_inc_141'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_21_DW01_inc_142'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_22_DW01_inc_143'
  Processing 'my_multp_a_width24_b_width24_out_width48_5_DW01_inc_23_DW01_inc_144'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_0_DW01_inc_145'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_1_DW01_inc_146'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_2_DW01_inc_147'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_3_DW01_inc_148'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_4_DW01_inc_149'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_5_DW01_inc_150'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_6_DW01_inc_151'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_7_DW01_inc_152'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_8_DW01_inc_153'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_9_DW01_inc_154'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_10_DW01_inc_155'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_11_DW01_inc_156'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_12_DW01_inc_157'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_13_DW01_inc_158'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_14_DW01_inc_159'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_15_DW01_inc_160'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_16_DW01_inc_161'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_17_DW01_inc_162'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_18_DW01_inc_163'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_19_DW01_inc_164'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_20_DW01_inc_165'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_21_DW01_inc_166'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_22_DW01_inc_167'
  Processing 'my_multp_a_width24_b_width24_out_width48_6_DW01_inc_23_DW01_inc_168'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_0_DW01_inc_169'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_1_DW01_inc_170'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_2_DW01_inc_171'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_3_DW01_inc_172'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_4_DW01_inc_173'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_5_DW01_inc_174'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_6_DW01_inc_175'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_7_DW01_inc_176'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_8_DW01_inc_177'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_9_DW01_inc_178'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_10_DW01_inc_179'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_11_DW01_inc_180'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_12_DW01_inc_181'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_13_DW01_inc_182'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_14_DW01_inc_183'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_15_DW01_inc_184'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_16_DW01_inc_185'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_17_DW01_inc_186'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_18_DW01_inc_187'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_19_DW01_inc_188'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_20_DW01_inc_189'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_21_DW01_inc_190'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_22_DW01_inc_191'
  Processing 'my_multp_a_width24_b_width24_out_width48_7_DW01_inc_23_DW01_inc_192'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_0_DW01_inc_193'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_1_DW01_inc_194'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_2_DW01_inc_195'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_3_DW01_inc_196'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_4_DW01_inc_197'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_5_DW01_inc_198'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_6_DW01_inc_199'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_7_DW01_inc_200'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_8_DW01_inc_201'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_9_DW01_inc_202'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_10_DW01_inc_203'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_11_DW01_inc_204'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_12_DW01_inc_205'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_13_DW01_inc_206'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_14_DW01_inc_207'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_15_DW01_inc_208'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_16_DW01_inc_209'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_17_DW01_inc_210'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_18_DW01_inc_211'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_19_DW01_inc_212'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_20_DW01_inc_213'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_21_DW01_inc_214'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_22_DW01_inc_215'
  Processing 'my_multp_a_width24_b_width24_out_width48_8_DW01_inc_23_DW01_inc_216'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'align'. (DDB-72)
  Processing 'exponentComparison_DW01_sub_0_DW01_sub_1'
  Processing 'exponentComparison_DW01_inc_0_DW01_inc_217'
  Mapping 'exponentComparison_DW_cmp_0'
  Processing 'exponentComparison_DW01_sub_1_DW01_sub_2'
  Processing 'exponentComparison_DW01_sub_2_DW01_sub_3'
  Processing 'exponentComparison_DW01_sub_3_DW01_sub_4'
  Processing 'exponentComparison_DW01_sub_4_DW01_sub_5'
  Processing 'exponentComparison_DW01_sub_5_DW01_sub_6'
  Processing 'exponentComparison_DW01_sub_6_DW01_sub_7'
  Processing 'exponentComparison_DW01_sub_7_DW01_sub_8'
  Processing 'exponentComparison_DW01_sub_8_DW01_sub_9'
  Processing 'exponentComparison_DW01_sub_9_DW01_sub_10'
  Mapping 'exponentComparison_DW_cmp_1'
  Mapping 'exponentComparison_DW_cmp_2'
  Mapping 'exponentComparison_DW_cmp_3'
  Mapping 'exponentComparison_DW_cmp_4'
  Mapping 'exponentComparison_DW_cmp_5'
  Mapping 'exponentComparison_DW_cmp_6'
  Mapping 'exponentComparison_DW_cmp_7'
  Mapping 'exponentComparison_DW_cmp_8'
  Processing 'exponentComparison_DW01_add_0'
  Processing 'exponentComparison_DW01_add_1'
  Processing 'exponentComparison_DW01_add_2'
  Processing 'exponentComparison_DW01_add_3'
  Processing 'exponentComparison_DW01_add_4'
  Processing 'exponentComparison_DW01_add_5'
  Processing 'exponentComparison_DW01_add_6'
  Processing 'exponentComparison_DW01_add_7'
  Processing 'exponentComparison_DW01_add_8'
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
  Processing 'com_c_2_DW01_inc_0_DW01_inc_218'
  Processing 'com_c_2_DW01_sub_0_DW01_sub_11'
  Processing 'com_c_3_DW01_inc_0_DW01_inc_219'
  Processing 'com_c_3_DW01_sub_0_DW01_sub_12'
  Processing 'com_c_4_DW01_inc_0_DW01_inc_220'
  Processing 'com_c_4_DW01_sub_0_DW01_sub_13'
  Processing 'com_c_5_DW01_inc_0_DW01_inc_221'
  Processing 'com_c_5_DW01_sub_0_DW01_sub_14'
  Processing 'com_c_6_DW01_inc_0_DW01_inc_222'
  Processing 'com_c_6_DW01_sub_0_DW01_sub_15'
  Processing 'com_c_7_DW01_inc_0_DW01_inc_223'
  Processing 'com_c_7_DW01_sub_0_DW01_sub_16'
  Processing 'com_c_8_DW01_inc_0_DW01_inc_224'
  Processing 'com_c_8_DW01_sub_0_DW01_sub_17'
  Processing 'com_c_0_DW01_inc_0_DW01_inc_225'
  Processing 'com_c_0_DW01_sub_0_DW01_sub_18'
  Processing 'com_c_1_DW01_inc_0_DW01_inc_226'
  Processing 'com_c_1_DW01_sub_0_DW01_sub_19'
  Processing 'exponentComparison_DW01_add_9'
  Mapping 'exponentComparison_DW_mult_uns_0'
  Processing 'exponentComparison_DW01_sub_10_DW01_sub_20'
  Processing 'exponentComparison_DW01_add_10'
  Processing 'exponentComparison_DW01_add_11'
  Processing 'exponentComparison_DW01_sub_11_DW01_sub_21'
  Processing 'normalize_DW01_sub_0_DW01_sub_22'
  Processing 'normalize_DW01_sub_1_DW01_sub_23'
  Processing 'normalize_DW01_add_0_DW01_add_12'
  Processing 'normalize_DW01_sub_2_DW01_sub_24'
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Skipping clock gating on design unpack_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison, since there are no registers. (PWR-806)
Information: Skipping clock gating on design align, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shifter, since there are no registers. (PWR-806)
Information: Skipping clock gating on design adder_pp, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compressor3_2_group, since there are no registers. (PWR-806)
Information: Skipping clock gating on design LZC, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_v2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_902, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_pipeline3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_442, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_443, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_445, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_446, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_447, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_448, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_450, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_451, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_452, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_453, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_455, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_456, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_457, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_458, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_460, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_461, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_462, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_463, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_465, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_466, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_467, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_468, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_470, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_471, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_472, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_473, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_475, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_476, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_477, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_478, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_480, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_481, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_482, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_483, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_485, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_486, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_487, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_488, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_490, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_491, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_492, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_493, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_495, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_496, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_497, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_498, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_500, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_501, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_502, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_503, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_504, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_505, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_506, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_507, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_508, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_509, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_510, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_511, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_512, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_513, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_514, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_515, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_516, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_517, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_518, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_519, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_520, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_521, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_522, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_523, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_524, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_525, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_526, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_527, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_528, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_529, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_530, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_531, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_532, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_533, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_534, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_535, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_536, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_537, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_538, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_539, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_540, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_541, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_542, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_543, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_544, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_545, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_546, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_547, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_548, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_549, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_550, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_551, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_552, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_553, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_554, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_555, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_556, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_557, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_558, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_559, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_560, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_561, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_562, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_563, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_564, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_565, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_566, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_567, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_568, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_569, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_570, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_571, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_572, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_573, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_574, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_575, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_576, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_577, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_578, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_579, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_580, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_581, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_582, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_583, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_584, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_585, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_586, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_587, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_588, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_589, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_590, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_591, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_592, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_593, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_594, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_595, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_596, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_597, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_598, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_599, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_600, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_601, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_602, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_603, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_604, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_605, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_606, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_607, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_608, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_609, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_610, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_611, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_612, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_613, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_614, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_615, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_616, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_617, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_618, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_619, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_620, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_621, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_622, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_623, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_624, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_625, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_626, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_627, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_628, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_629, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_630, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_631, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_632, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_633, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_634, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_635, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_636, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_637, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_638, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_639, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_640, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_641, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_642, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_643, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_644, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_645, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_646, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_647, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_648, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_649, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_650, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_651, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_652, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_653, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_654, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_655, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_656, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_657, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_658, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_659, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_660, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_661, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_662, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_663, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_664, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_665, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_666, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_667, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_668, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_669, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_670, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_671, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_672, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_673, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_674, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_675, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_676, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_677, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_678, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_679, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_680, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_681, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_682, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_683, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_684, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_685, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_686, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_687, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_688, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_689, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_690, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_691, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_692, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_693, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_694, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_695, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_696, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_697, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_698, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_699, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_700, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_701, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_702, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_703, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_704, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_705, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_706, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_707, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_708, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_709, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_710, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_711, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_712, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_713, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_714, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_715, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_716, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_717, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_718, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_719, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_720, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_721, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_722, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_723, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_724, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_725, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_726, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_727, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_728, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_729, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_730, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_731, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_732, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_733, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_734, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_735, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_736, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_737, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_738, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_739, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_740, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_741, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_742, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_743, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_744, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_745, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_746, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_747, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_748, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_749, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_750, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_751, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_752, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_753, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_754, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_755, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_756, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_757, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_758, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_759, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_760, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_761, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_762, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_763, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_764, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_765, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_766, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_767, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_768, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_769, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_770, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_771, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_772, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_773, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_774, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_775, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_776, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_777, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_778, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_779, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_780, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_781, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_782, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_783, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_784, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_785, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_786, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_787, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_788, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_789, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_790, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_791, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_792, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_793, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_794, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_795, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_796, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_797, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_798, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_799, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_800, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_801, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_802, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_803, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_804, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_805, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_806, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_807, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_808, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_809, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_810, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_811, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_812, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_813, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_814, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_815, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_816, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_817, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_818, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_819, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_820, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_821, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_822, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_823, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_824, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_825, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_826, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_827, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_828, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_829, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_830, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_831, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_832, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_833, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_834, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_835, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_836, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_837, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_838, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_839, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_840, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_841, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_842, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_843, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_844, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_845, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_846, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_847, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_848, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_849, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_850, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_851, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_852, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_853, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_854, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_855, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_856, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_857, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_858, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_859, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_860, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_861, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_862, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_863, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_864, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_865, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_866, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_867, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_868, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_869, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_870, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_871, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_872, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_873, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_874, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_875, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_876, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_877, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_878, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_879, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_880, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_881, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_882, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_883, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_884, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_885, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_886, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_887, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_888, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_889, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_890, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_891, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_892, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_893, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_894, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_895, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_896, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_897, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_898, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_899, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_900, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_901, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress4_2_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_26_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_28_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_30_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_32_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_34_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_36_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_38_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_40_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_42_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_44_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_MUX_OP_8_3_46_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_1_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_2_DW01_inc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_3_DW01_inc_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_4_DW01_inc_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_5_DW01_inc_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_6_DW01_inc_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_7_DW01_inc_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_8_DW01_inc_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_9_DW01_inc_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_10_DW01_inc_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_11_DW01_inc_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_12_DW01_inc_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_13_DW01_inc_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_14_DW01_inc_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_15_DW01_inc_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_16_DW01_inc_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_17_DW01_inc_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_18_DW01_inc_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_19_DW01_inc_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_20_DW01_inc_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_21_DW01_inc_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_22_DW01_inc_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_0_DW01_inc_23_DW01_inc_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_0_DW01_inc_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_1_DW01_inc_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_2_DW01_inc_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_3_DW01_inc_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_4_DW01_inc_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_5_DW01_inc_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_6_DW01_inc_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_7_DW01_inc_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_8_DW01_inc_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_9_DW01_inc_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_10_DW01_inc_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_11_DW01_inc_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_12_DW01_inc_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_13_DW01_inc_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_14_DW01_inc_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_15_DW01_inc_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_16_DW01_inc_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_17_DW01_inc_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_18_DW01_inc_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_19_DW01_inc_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_20_DW01_inc_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_21_DW01_inc_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_22_DW01_inc_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_1_DW01_inc_23_DW01_inc_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_0_DW01_inc_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_1_DW01_inc_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_2_DW01_inc_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_3_DW01_inc_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_4_DW01_inc_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_5_DW01_inc_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_6_DW01_inc_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_7_DW01_inc_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_8_DW01_inc_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_9_DW01_inc_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_10_DW01_inc_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_11_DW01_inc_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_12_DW01_inc_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_13_DW01_inc_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_14_DW01_inc_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_15_DW01_inc_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_16_DW01_inc_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_17_DW01_inc_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_18_DW01_inc_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_19_DW01_inc_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_20_DW01_inc_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_21_DW01_inc_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_22_DW01_inc_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_2_DW01_inc_23_DW01_inc_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_0_DW01_inc_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_1_DW01_inc_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_2_DW01_inc_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_3_DW01_inc_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_4_DW01_inc_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_5_DW01_inc_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_6_DW01_inc_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_7_DW01_inc_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_8_DW01_inc_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_9_DW01_inc_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_10_DW01_inc_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_11_DW01_inc_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_12_DW01_inc_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_13_DW01_inc_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_14_DW01_inc_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_15_DW01_inc_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_16_DW01_inc_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_17_DW01_inc_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_18_DW01_inc_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_19_DW01_inc_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_20_DW01_inc_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_21_DW01_inc_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_22_DW01_inc_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_3_DW01_inc_23_DW01_inc_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_0_DW01_inc_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_1_DW01_inc_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_2_DW01_inc_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_3_DW01_inc_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_4_DW01_inc_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_5_DW01_inc_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_6_DW01_inc_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_7_DW01_inc_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_8_DW01_inc_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_9_DW01_inc_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_10_DW01_inc_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_11_DW01_inc_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_12_DW01_inc_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_13_DW01_inc_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_14_DW01_inc_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_15_DW01_inc_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_16_DW01_inc_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_17_DW01_inc_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_18_DW01_inc_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_19_DW01_inc_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_20_DW01_inc_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_21_DW01_inc_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_22_DW01_inc_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_4_DW01_inc_23_DW01_inc_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_0_DW01_inc_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_1_DW01_inc_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_2_DW01_inc_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_3_DW01_inc_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_4_DW01_inc_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_5_DW01_inc_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_6_DW01_inc_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_7_DW01_inc_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_8_DW01_inc_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_9_DW01_inc_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_10_DW01_inc_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_11_DW01_inc_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_12_DW01_inc_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_13_DW01_inc_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_14_DW01_inc_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_15_DW01_inc_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_16_DW01_inc_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_17_DW01_inc_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_18_DW01_inc_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_19_DW01_inc_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_20_DW01_inc_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_21_DW01_inc_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_22_DW01_inc_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_5_DW01_inc_23_DW01_inc_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_0_DW01_inc_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_1_DW01_inc_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_2_DW01_inc_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_3_DW01_inc_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_4_DW01_inc_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_5_DW01_inc_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_6_DW01_inc_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_7_DW01_inc_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_8_DW01_inc_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_9_DW01_inc_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_10_DW01_inc_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_11_DW01_inc_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_12_DW01_inc_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_13_DW01_inc_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_14_DW01_inc_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_15_DW01_inc_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_16_DW01_inc_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_17_DW01_inc_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_18_DW01_inc_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_19_DW01_inc_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_20_DW01_inc_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_21_DW01_inc_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_22_DW01_inc_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_6_DW01_inc_23_DW01_inc_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_0_DW01_inc_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_1_DW01_inc_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_2_DW01_inc_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_3_DW01_inc_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_4_DW01_inc_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_5_DW01_inc_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_6_DW01_inc_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_7_DW01_inc_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_8_DW01_inc_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_9_DW01_inc_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_10_DW01_inc_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_11_DW01_inc_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_12_DW01_inc_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_13_DW01_inc_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_14_DW01_inc_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_15_DW01_inc_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_16_DW01_inc_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_17_DW01_inc_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_18_DW01_inc_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_19_DW01_inc_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_20_DW01_inc_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_21_DW01_inc_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_22_DW01_inc_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_7_DW01_inc_23_DW01_inc_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_0_DW01_inc_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_1_DW01_inc_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_2_DW01_inc_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_3_DW01_inc_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_4_DW01_inc_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_5_DW01_inc_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_6_DW01_inc_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_7_DW01_inc_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_8_DW01_inc_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_9_DW01_inc_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_10_DW01_inc_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_11_DW01_inc_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_12_DW01_inc_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_13_DW01_inc_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_14_DW01_inc_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_15_DW01_inc_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_16_DW01_inc_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_17_DW01_inc_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_18_DW01_inc_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_19_DW01_inc_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_20_DW01_inc_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_21_DW01_inc_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_22_DW01_inc_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design my_multp_a_width24_b_width24_out_width48_8_DW01_inc_23_DW01_inc_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_0_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_inc_0_DW01_inc_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_1_DW01_sub_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_2_DW01_sub_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_3_DW01_sub_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_4_DW01_sub_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_5_DW01_sub_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_6_DW01_sub_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_7_DW01_sub_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_8_DW01_sub_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_9_DW01_sub_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_cmp_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_2_DW01_inc_0_DW01_inc_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_2_DW01_sub_0_DW01_sub_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_3_DW01_inc_0_DW01_inc_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_3_DW01_sub_0_DW01_sub_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_4_DW01_inc_0_DW01_inc_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_4_DW01_sub_0_DW01_sub_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_5_DW01_inc_0_DW01_inc_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_5_DW01_sub_0_DW01_sub_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_6_DW01_inc_0_DW01_inc_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_6_DW01_sub_0_DW01_sub_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_7_DW01_inc_0_DW01_inc_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_7_DW01_sub_0_DW01_sub_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_8_DW01_inc_0_DW01_inc_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_8_DW01_sub_0_DW01_sub_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_0_DW01_inc_0_DW01_inc_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_0_DW01_sub_0_DW01_sub_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_1_DW01_inc_0_DW01_inc_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_1_DW01_sub_0_DW01_sub_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW_mult_uns_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_10_DW01_sub_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_add_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design exponentComparison_DW01_sub_11_DW01_sub_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_sub_0_DW01_sub_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_sub_1_DW01_sub_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_add_0_DW01_add_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_sub_2_DW01_sub_24, since there are no registers. (PWR-806)
Information: Performing clock-gating on design fpfma_pipeline. (PWR-730)
Information: Performing clock-gating on design reg_pipeline1. (PWR-730)
Information: Performing clock-gating on design reg_pipeline2. (PWR-730)
Information: Performing clock-gating on design reg_pipeline3. (PWR-730)
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------
Information: Added key list 'DesignWare' to design 'exponentComparison'. (DDB-72)

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting critical implementations
  Mapping 'com_c_4_DW01_inc_1'
  Mapping 'com_c_3_DW01_inc_1'
  Mapping 'com_c_5_DW01_inc_1'
  Mapping 'com_c_1_DW01_inc_1'
  Mapping 'com_c_0_DW01_inc_1'
  Mapping 'com_c_7_DW01_inc_1'
  Mapping 'com_c_6_DW01_inc_1'
  Mapping 'com_c_2_DW01_inc_1'
  Mapping 'com_c_8_DW01_inc_1'
  Mapping 'com_c_4_DW01_inc_2'
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40   76684.8      0.46      50.3     119.3                          
    0:00:43   78217.9      0.46      50.1     114.9                          
    0:00:43   78407.3      0.46      50.1     110.5                          
    0:00:43   78596.6      0.46      50.1     106.1                          
    0:00:43   78786.0      0.46      50.1     101.7                          
    0:00:43   78975.3      0.46      50.1      97.3                          
    0:00:43   79164.6      0.46      50.1      92.9                          
    0:00:43   79354.0      0.46      50.1      88.5                          
    0:00:44   79543.3      0.46      50.1      84.1                          
    0:00:44   79732.6      0.46      50.1      79.7                          
    0:00:53   82611.6      0.00       0.0      71.4 pipe2/sum_p2_reg[69]/D   
    0:00:53   82595.0      0.00       0.0      71.2                          
    0:00:53   82582.4      0.00       0.0      71.2                          


  Beginning Design Rule Fixing  (min_capacitance)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53   82582.4      0.00       0.0      71.2                          
    0:00:54   82498.1      0.00       0.0      61.5 mul_shift/srl_52/net59117
    0:00:55   82498.1      0.00       0.0      55.9 multp_2/N1661            
    0:00:55   82498.1      0.00       0.0      50.2 multp_3/N1659            
    0:00:56   82498.1      0.00       0.0      44.5 multp_4/N1657            
    0:00:56   82498.1      0.00       0.0      38.9 multp_5/N1655            
    0:00:57   82498.1      0.00       0.0      33.2 multp_6/N1653            
    0:00:57   82498.1      0.00       0.0      27.5 multp_7/N1651            
    0:00:58   82498.1      0.00       0.0      21.9 multp_8/N1649            
    0:00:58   82498.1      0.00       0.0      16.2 multp_9/N1647            
    0:00:59   82487.8      0.00       0.0      11.6 multp_5/n244             
    0:01:00   82458.3      0.00       0.0      10.1 multp_4/U13/net29727     
    0:01:00   82458.3      0.00       0.0       9.6 multp_8/U14/net29526     
    0:01:00   82458.3      0.00       0.0       9.0 multp_6/U14/net29525     
    0:01:00   82458.3      0.00       0.0       8.7 multp_1/U4/net31807      
    0:01:00   82458.3      0.00       0.0       8.3 multp_2/U9/net30592      
    0:01:00   82458.3      0.00       0.0       8.0 multp_3/U6/net31303      
    0:01:01   82458.3      0.00       0.0       7.6 multp_5/U12/net29935     
    0:01:01   82458.3      0.00       0.0       7.3 multp_6/U9/net30592      
    0:01:01   82458.3      0.00       0.0       6.9 multp_7/U6/net31303      
    0:01:01   82458.3      0.00       0.0       6.6 multp_9/U12/net29935     
    0:01:01   82458.3      0.00       0.0       6.2 multp_1/U5/net31551      
    0:01:01   82458.3      0.00       0.0       5.9 multp_2/U5/net31551      
    0:01:01   82458.3      0.00       0.0       5.6 multp_4/U8/net30822      
    0:01:02   82458.3      0.00       0.0       5.3 multp_6/U11/net30147     
    0:01:02   82458.3      0.00       0.0       4.9 multp_7/U6/net31302      
    0:01:02   82458.3      0.00       0.0       4.6 multp_9/U9/net30591      
    0:01:02   82458.3      0.00       0.0       4.3 multp_8/U12/net29934     
    0:01:02   82458.3      0.00       0.0       3.9 multp_7/U13/net29725     
    0:01:02   81901.8      0.00       0.0       1.3 mul_shift/u6/N29         
    0:01:03   81681.6      0.00       0.0       0.2 multp_6/U4/net31794      
    0:01:05   81647.7      0.00       0.0       0.1                          
Loading db file '/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a/tcbn28hpcplusbwp12t30p140ssg0p9v0c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# compile -map_effort high
# compile -only_design_rule -incremental_mapping
report_timing -path full -delay min -max_paths 10 -significant_digits 9 -nworst 10 > ./REPORT/Design.holdtiming_min
report_timing -path full -delay max -max_paths 10 -significant_digits 9 -nworst 10 > ./REPORT/Design.setuptiming_max
##report_timing -path full -delay min -max_paths 10 -nworst 10 > ./REPORT/Design.setuptiming_min
report_area -designware -hierarchy > ./REPORT//Design.area
report_power -hierarchy > ./REPORT//Design.power
report_resources > ./REPORT//Design.resources
report_constraint -verbose > ./REPORT/Design.constraint
report_port > ./REPORT//Design.port
check_design > ./REPORT/Design.check_design
check_design > ./REPORT/Design.check_timing
# 2020/12/06
write -hierarchy -format verilog -output ./output/$DESIGN_NAME.v
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/xukun/Templates/xk/synthesis/output/fpfma_pipeline.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module my_multp_a_width24_b_width24_out_width48_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 9 nets to module shifter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module adder_pp using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 65 nets to module fpfma_pipeline using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
#write_sdf -version 1.0 -context verilog ./$DESIGN_NAME.sdf
write_sdf -context verilog ./output/$DESIGN_NAME.sdf
Warning: Design 'fpfma_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/xukun/Templates/xk/synthesis/output/fpfma_pipeline.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
set end_time [clock seconds]; echo [clock format ${end_time} -gmt false]
Mon Apr 05 14:52:50 CST 2021
#Total script wall clock run time
echo "Time elapsed: [format %02d [expr ( $end_time - $start_time ) / 86400 ]]d[clock format [expr ( $end_time - $start_time ) ] -format %Hh%Mm%Ss -gmt true]"
Time elapsed: 00d00h01m34s
exit

Memory usage for main task 715 Mbytes.
Memory usage for this session 715 Mbytes.
CPU usage for this session 93 seconds ( 0.03 hours ).
Elapsed time for this session 96 seconds ( 0.03 hours ).

Thank you...
