
---------- Begin Simulation Statistics ----------
final_tick                                   52354000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170460                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684712                       # Number of bytes of host memory used
host_op_rate                                   196256                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              778578488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11444                       # Number of instructions simulated
sim_ops                                         13191                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    52354000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.779376                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     860                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3336                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               579                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2667                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 61                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             198                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              137                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3972                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     327                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       11444                       # Number of instructions committed
system.cpu.committedOps                         13191                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.574799                       # CPI: cycles per instruction
system.cpu.discardedOps                          1915                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10989                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2591                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1487                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           32542                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.218589                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            52354                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    9218     69.88%     69.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                     50      0.38%     70.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.16%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2001     15.17%     85.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1901     14.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13191                       # Class of committed instruction
system.cpu.tickCycles                           19812                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          558                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                329                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           329                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        47616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               372                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     372    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 372                       # Request fanout histogram
system.membus.respLayer1.occupancy            3488000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              372000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          115                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              43                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           303                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  70656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066362                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    408     93.36%     93.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      6.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1018000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            672997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1515999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                       61                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  46                       # number of overall hits
system.l2.overall_hits::.cpu.data                  15                       # number of overall hits
system.l2.overall_hits::total                      61                       # number of overall hits
system.l2.demand_misses::.cpu.inst                257                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                119                       # number of demand (read+write) misses
system.l2.demand_misses::total                    376                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               257                       # number of overall misses
system.l2.overall_misses::.cpu.data               119                       # number of overall misses
system.l2.overall_misses::total                   376                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     12866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         39736000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26870000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     12866000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        39736000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  437                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 437                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.848185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.888060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.860412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.848185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.888060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.860412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104552.529183                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105680.851064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104552.529183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105680.851064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              372                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     10280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31922000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     10280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31922000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.844884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.865672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.851259                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.844884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.865672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.851259                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84539.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88620.689655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85811.827957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84539.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88620.689655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85811.827957                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          100                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  43                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109767.441860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109767.441860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89767.441860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89767.441860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26870000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26870000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.848185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.848185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104552.529183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104552.529183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21642000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21642000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.844884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.844884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84539.062500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84539.062500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.835165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107184.210526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107184.210526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           73                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           73                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6420000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6420000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.802198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.802198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87945.205479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87945.205479                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   202.142628                       # Cycle average of tags in use
system.l2.tags.total_refs                         538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       372                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.446237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       135.664746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        66.477882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012338                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           372                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.022705                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4708                       # Number of tag accesses
system.l2.tags.data_accesses                     4708                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              47616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 372                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         625892959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         283607747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             909500707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    625892959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        625892959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        625892959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        283607747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            909500707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9810000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                23760000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13185.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31935.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.066667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.772342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.244952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     35.00%     35.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32     26.67%     61.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      7.50%     69.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      8.33%     77.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      8.33%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      4.17%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.50%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      7.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          120                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  47616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   47616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       909.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    909.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      52239000                       # Total gap between requests
system.mem_ctrls.avgGap                     140427.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 625892959.468235492706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 283607747.259044170380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15717000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8043000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30697.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34668.10                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2456160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         22147350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1453920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           30265905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.101100                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3605000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     47189000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2856000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         21730680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1804800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           30942285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.020457                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4532250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     46261750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        52354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3979                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3979                       # number of overall hits
system.cpu.icache.overall_hits::total            3979                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          303                       # number of overall misses
system.cpu.icache.overall_misses::total           303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29424000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29424000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29424000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29424000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4282                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4282                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4282                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4282                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.070761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070761                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.070761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070761                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97108.910891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97108.910891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97108.910891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97108.910891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28818000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28818000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.070761                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.070761                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.070761                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.070761                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95108.910891                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95108.910891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95108.910891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95108.910891                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3979                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3979                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.070761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97108.910891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97108.910891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28818000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28818000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.070761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.070761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95108.910891                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95108.910891                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           110.424611                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               303                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.132013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   110.424611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8867                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3893                       # number of overall hits
system.cpu.dcache.overall_hits::total            3893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          169                       # number of overall misses
system.cpu.dcache.overall_misses::total           169                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16827000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16827000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4062                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039960                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041605                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041605                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104515.527950                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104515.527950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99568.047337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99568.047337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13618000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13618000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 101472.868217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101472.868217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101626.865672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101626.865672                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8963000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8963000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 98494.505495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98494.505495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8238000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8238000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95790.697674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95790.697674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           70                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7864000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7864000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112342.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112342.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112837.209302                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112837.209302                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.242424                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.242424                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       528000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       528000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.151515                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.151515                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       105600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       105600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            74.059099                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.320896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    74.059099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.144647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.144647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8330                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     52354000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
