

================================================================
== Vivado HLS Report for 'operator_long_div5'
================================================================
* Date:           Fri Aug  3 11:26:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    41.616|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_118  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_125  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_131  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_137  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_143  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_149  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_155  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_161  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_167  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_173  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_179  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   18018|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     195|
|Register         |        -|      -|      69|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      69|   18213|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      17|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+---+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_118  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_125  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_131  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_137  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_143  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_149  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_155  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_161  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_167  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_173  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_179  |lut_div5_chunk  |        0|      0|  0|  1638|
    +---------------------------+----------------+---------+-------+---+------+
    |Total                      |                |        0|      0|  0| 18018|
    +---------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |grp_lut_div5_chunk_fu_118_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_118_r_in_V  |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_125_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_131_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_137_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_143_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_149_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_155_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_161_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_167_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_173_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_179_d_V     |  15|          3|    3|          9|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 195|         39|   37|        111|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |p_Result_19_10_i_i_reg_616    |  3|   0|    3|          0|
    |p_Result_19_11_i_i_reg_621    |  3|   0|    3|          0|
    |p_Result_19_12_i_i_reg_626    |  3|   0|    3|          0|
    |p_Result_19_13_i_i_reg_631    |  3|   0|    3|          0|
    |p_Result_19_14_i_i_reg_636    |  3|   0|    3|          0|
    |p_Result_19_15_i_i_reg_641    |  3|   0|    3|          0|
    |p_Result_19_16_i_i_reg_646    |  3|   0|    3|          0|
    |p_Result_19_17_i_i_reg_651    |  3|   0|    3|          0|
    |p_Result_19_18_i_i_reg_656    |  3|   0|    3|          0|
    |p_Result_19_i_i_4_reg_611     |  3|   0|    3|          0|
    |q_chunk_V_ret2_1_i_i_reg_561  |  3|   0|    3|          0|
    |q_chunk_V_ret2_2_i_i_reg_566  |  3|   0|    3|          0|
    |q_chunk_V_ret2_3_i_i_reg_571  |  3|   0|    3|          0|
    |q_chunk_V_ret2_4_i_i_reg_576  |  3|   0|    3|          0|
    |q_chunk_V_ret2_5_i_i_reg_581  |  3|   0|    3|          0|
    |q_chunk_V_ret2_6_i_i_reg_586  |  3|   0|    3|          0|
    |q_chunk_V_ret2_7_i_i_reg_591  |  3|   0|    3|          0|
    |q_chunk_V_ret2_8_i_i_reg_596  |  3|   0|    3|          0|
    |q_chunk_V_ret2_9_i_i_reg_601  |  3|   0|    3|          0|
    |q_chunk_V_ret2_i_i_reg_556    |  3|   0|    3|          0|
    |r_V_ret3_9_i_i_reg_606        |  3|   0|    3|          0|
    |tmp_1_reg_551                 |  1|   0|    1|          0|
    |tmp_2_reg_661                 |  3|   0|    3|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 69|   0|   69|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_long_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_long_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_long_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_long_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_long_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_long_div5 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_long_div5 | return value |
|in_r       |  in |   64|   ap_none  |        in_r        |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

