#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14ef37070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ef60050 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x14ef737d0 .functor BUFZ 32, L_0x14ef73730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ef10840_0 .net *"_ivl_0", 31 0, L_0x14ef73730;  1 drivers
o0x140030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ef6b670_0 .net "clk", 0 0, o0x140030040;  0 drivers
o0x140030070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ef6b710_0 .net "data_address", 31 0, o0x140030070;  0 drivers
o0x1400300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ef6b7b0_0 .net "data_read", 0 0, o0x1400300a0;  0 drivers
v0x14ef6b850_0 .net "data_readdata", 31 0, L_0x14ef737d0;  1 drivers
o0x140030100 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ef6b940_0 .net "data_write", 0 0, o0x140030100;  0 drivers
o0x140030130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ef6b9e0_0 .net "data_writedata", 31 0, o0x140030130;  0 drivers
v0x14ef6ba90_0 .var/i "i", 31 0;
v0x14ef6bb40 .array "ram", 0 65535, 31 0;
E_0x14ef51c60 .event posedge, v0x14ef6b670_0;
L_0x14ef73730 .array/port v0x14ef6bb40, o0x140030070;
S_0x14ef59dd0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x14ef49010 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x14ef73a40 .functor BUFZ 32, L_0x14ef738a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ef6bf20_0 .net *"_ivl_0", 31 0, L_0x14ef738a0;  1 drivers
v0x14ef6bfe0_0 .net *"_ivl_3", 29 0, L_0x14ef73960;  1 drivers
o0x140030340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ef6c080_0 .net "instr_address", 31 0, o0x140030340;  0 drivers
v0x14ef6c120_0 .net "instr_readdata", 31 0, L_0x14ef73a40;  1 drivers
v0x14ef6c1d0 .array "memory1", 0 65535, 31 0;
L_0x14ef738a0 .array/port v0x14ef6c1d0, L_0x14ef73960;
L_0x14ef73960 .part o0x140030340, 0, 30;
S_0x14ef6bcd0 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x14ef59dd0;
 .timescale 0 0;
v0x14ef6be90_0 .var/i "i", 31 0;
S_0x14ef4a920 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x14ef72ef0_0 .net "active", 0 0, v0x14ef71280_0;  1 drivers
v0x14ef72fa0_0 .var "clk", 0 0;
v0x14ef73030_0 .var "clk_enable", 0 0;
v0x14ef730c0_0 .net "data_address", 31 0, L_0x14ef763a0;  1 drivers
v0x14ef73150_0 .net "data_read", 0 0, L_0x14ef74fe0;  1 drivers
v0x14ef73220_0 .var "data_readdata", 31 0;
v0x14ef732b0_0 .net "data_write", 0 0, L_0x14ef74f30;  1 drivers
v0x14ef73360_0 .net "data_writedata", 31 0, L_0x14ef75d50;  1 drivers
v0x14ef73410_0 .net "instr_address", 31 0, L_0x14ef77210;  1 drivers
v0x14ef73540_0 .var "instr_readdata", 31 0;
v0x14ef735d0_0 .net "register_v0", 31 0, L_0x14ef75ce0;  1 drivers
v0x14ef736a0_0 .var "reset", 0 0;
S_0x14ef6c2e0 .scope module, "dut" "mips_cpu_harvard" 5 74, 6 1 0, S_0x14ef4a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14ef74f30 .functor BUFZ 1, L_0x14ef74ae0, C4<0>, C4<0>, C4<0>;
L_0x14ef74fe0 .functor BUFZ 1, L_0x14ef749f0, C4<0>, C4<0>, C4<0>;
L_0x14ef75690 .functor BUFZ 1, L_0x14ef74940, C4<0>, C4<0>, C4<0>;
L_0x14ef75d50 .functor BUFZ 32, L_0x14ef75c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ef75ee0 .functor BUFZ 32, L_0x14ef75900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ef763a0 .functor BUFZ 32, v0x14ef6cc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ef76b70 .functor OR 1, L_0x14ef76890, L_0x14ef76a50, C4<0>, C4<0>;
L_0x14ef76d40 .functor AND 1, L_0x14ef76f10, L_0x14ef770f0, C4<1>, C4<1>;
L_0x14ef77210 .functor BUFZ 32, v0x14ef6ed20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ef70460_0 .net *"_ivl_11", 4 0, L_0x14ef75290;  1 drivers
v0x14ef704f0_0 .net *"_ivl_13", 4 0, L_0x14ef75330;  1 drivers
L_0x140068298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef70580_0 .net/2u *"_ivl_26", 15 0, L_0x140068298;  1 drivers
v0x14ef70610_0 .net *"_ivl_29", 15 0, L_0x14ef75f90;  1 drivers
L_0x140068328 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14ef706a0_0 .net/2u *"_ivl_36", 31 0, L_0x140068328;  1 drivers
v0x14ef70750_0 .net *"_ivl_40", 31 0, L_0x14ef766b0;  1 drivers
L_0x140068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef70800_0 .net *"_ivl_43", 25 0, L_0x140068370;  1 drivers
L_0x1400683b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14ef708b0_0 .net/2u *"_ivl_44", 31 0, L_0x1400683b8;  1 drivers
v0x14ef70960_0 .net *"_ivl_46", 0 0, L_0x14ef76890;  1 drivers
v0x14ef70a70_0 .net *"_ivl_48", 31 0, L_0x14ef76970;  1 drivers
L_0x140068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef70b10_0 .net *"_ivl_51", 25 0, L_0x140068400;  1 drivers
L_0x140068448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14ef70bc0_0 .net/2u *"_ivl_52", 31 0, L_0x140068448;  1 drivers
v0x14ef70c70_0 .net *"_ivl_54", 0 0, L_0x14ef76a50;  1 drivers
v0x14ef70d10_0 .net *"_ivl_58", 31 0, L_0x14ef76ca0;  1 drivers
L_0x140068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef70dc0_0 .net *"_ivl_61", 25 0, L_0x140068490;  1 drivers
L_0x1400684d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef70e70_0 .net/2u *"_ivl_62", 31 0, L_0x1400684d8;  1 drivers
v0x14ef70f20_0 .net *"_ivl_64", 0 0, L_0x14ef76f10;  1 drivers
v0x14ef710b0_0 .net *"_ivl_67", 5 0, L_0x14ef76fb0;  1 drivers
L_0x140068520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14ef71140_0 .net/2u *"_ivl_68", 5 0, L_0x140068520;  1 drivers
v0x14ef711e0_0 .net *"_ivl_70", 0 0, L_0x14ef770f0;  1 drivers
v0x14ef71280_0 .var "active", 0 0;
v0x14ef71320_0 .net "alu_control_out", 3 0, v0x14ef6d090_0;  1 drivers
v0x14ef71400_0 .net "alu_fcode", 5 0, L_0x14ef75e00;  1 drivers
v0x14ef71490_0 .net "alu_op", 1 0, L_0x14ef74dc0;  1 drivers
v0x14ef71520_0 .net "alu_op1", 31 0, L_0x14ef75ee0;  1 drivers
v0x14ef715b0_0 .net "alu_op2", 31 0, L_0x14ef76220;  1 drivers
v0x14ef71640_0 .net "alu_out", 31 0, v0x14ef6cc40_0;  1 drivers
v0x14ef716f0_0 .net "alu_src", 0 0, L_0x14ef74640;  1 drivers
v0x14ef717a0_0 .net "alu_z_flag", 0 0, L_0x14ef76410;  1 drivers
v0x14ef71850_0 .net "branch", 0 0, L_0x14ef74b90;  1 drivers
v0x14ef71900_0 .net "clk", 0 0, v0x14ef72fa0_0;  1 drivers
v0x14ef719d0_0 .net "clk_enable", 0 0, v0x14ef73030_0;  1 drivers
v0x14ef71a60_0 .net "curr_addr", 31 0, v0x14ef6ed20_0;  1 drivers
v0x14ef70fd0_0 .net "curr_addr_p4", 31 0, L_0x14ef76570;  1 drivers
v0x14ef71cf0_0 .net "data_address", 31 0, L_0x14ef763a0;  alias, 1 drivers
v0x14ef71d80_0 .net "data_read", 0 0, L_0x14ef74fe0;  alias, 1 drivers
v0x14ef71e10_0 .net "data_readdata", 31 0, v0x14ef73220_0;  1 drivers
v0x14ef71ea0_0 .net "data_write", 0 0, L_0x14ef74f30;  alias, 1 drivers
v0x14ef71f30_0 .net "data_writedata", 31 0, L_0x14ef75d50;  alias, 1 drivers
v0x14ef71fc0_0 .net "instr_address", 31 0, L_0x14ef77210;  alias, 1 drivers
v0x14ef72070_0 .net "instr_opcode", 5 0, L_0x14ef73b10;  1 drivers
v0x14ef72130_0 .net "instr_readdata", 31 0, v0x14ef73540_0;  1 drivers
v0x14ef721d0_0 .net "j_type", 0 0, L_0x14ef76b70;  1 drivers
v0x14ef72270_0 .net "jr_type", 0 0, L_0x14ef76d40;  1 drivers
v0x14ef72310_0 .net "mem_read", 0 0, L_0x14ef749f0;  1 drivers
v0x14ef723c0_0 .net "mem_to_reg", 0 0, L_0x14ef74770;  1 drivers
v0x14ef72470_0 .net "mem_write", 0 0, L_0x14ef74ae0;  1 drivers
v0x14ef72520_0 .var "next_instr_addr", 31 0;
v0x14ef725d0_0 .net "offset", 31 0, L_0x14ef76180;  1 drivers
v0x14ef72660_0 .net "reg_a_read_data", 31 0, L_0x14ef75900;  1 drivers
v0x14ef72710_0 .net "reg_a_read_index", 4 0, L_0x14ef75050;  1 drivers
v0x14ef727c0_0 .net "reg_b_read_data", 31 0, L_0x14ef75c30;  1 drivers
v0x14ef72870_0 .net "reg_b_read_index", 4 0, L_0x14ef75130;  1 drivers
v0x14ef72920_0 .net "reg_dst", 0 0, L_0x14ef74460;  1 drivers
v0x14ef729d0_0 .net "reg_write", 0 0, L_0x14ef74940;  1 drivers
v0x14ef72a80_0 .net "reg_write_data", 31 0, L_0x14ef754f0;  1 drivers
v0x14ef72b30_0 .net "reg_write_enable", 0 0, L_0x14ef75690;  1 drivers
v0x14ef72be0_0 .net "reg_write_index", 4 0, L_0x14ef753d0;  1 drivers
v0x14ef72c90_0 .net "register_v0", 31 0, L_0x14ef75ce0;  alias, 1 drivers
v0x14ef72d40_0 .net "reset", 0 0, v0x14ef736a0_0;  1 drivers
E_0x14ef6c620/0 .event edge, v0x14ef6e160_0, v0x14ef6cd30_0, v0x14ef70fd0_0, v0x14ef725d0_0;
E_0x14ef6c620/1 .event edge, v0x14ef721d0_0, v0x14ef72130_0, v0x14ef72270_0, v0x14ef6f860_0;
E_0x14ef6c620 .event/or E_0x14ef6c620/0, E_0x14ef6c620/1;
L_0x14ef73b10 .part v0x14ef73540_0, 26, 6;
L_0x14ef75050 .part v0x14ef73540_0, 21, 5;
L_0x14ef75130 .part v0x14ef73540_0, 16, 5;
L_0x14ef75290 .part v0x14ef73540_0, 11, 5;
L_0x14ef75330 .part v0x14ef73540_0, 16, 5;
L_0x14ef753d0 .functor MUXZ 5, L_0x14ef75330, L_0x14ef75290, L_0x14ef74460, C4<>;
L_0x14ef754f0 .functor MUXZ 32, v0x14ef6cc40_0, v0x14ef73220_0, L_0x14ef74770, C4<>;
L_0x14ef75e00 .part v0x14ef73540_0, 0, 6;
L_0x14ef75f90 .part v0x14ef73540_0, 0, 16;
L_0x14ef76180 .concat [ 16 16 0 0], L_0x14ef75f90, L_0x140068298;
L_0x14ef76220 .functor MUXZ 32, L_0x14ef75c30, L_0x14ef76180, L_0x14ef74640, C4<>;
L_0x14ef76570 .arith/sum 32, v0x14ef6ed20_0, L_0x140068328;
L_0x14ef766b0 .concat [ 6 26 0 0], L_0x14ef73b10, L_0x140068370;
L_0x14ef76890 .cmp/eq 32, L_0x14ef766b0, L_0x1400683b8;
L_0x14ef76970 .concat [ 6 26 0 0], L_0x14ef73b10, L_0x140068400;
L_0x14ef76a50 .cmp/eq 32, L_0x14ef76970, L_0x140068448;
L_0x14ef76ca0 .concat [ 6 26 0 0], L_0x14ef73b10, L_0x140068490;
L_0x14ef76f10 .cmp/eq 32, L_0x14ef76ca0, L_0x1400684d8;
L_0x14ef76fb0 .part v0x14ef73540_0, 0, 6;
L_0x14ef770f0 .cmp/ne 6, L_0x14ef76fb0, L_0x140068520;
S_0x14ef6c690 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x14ef6c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x1400682e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef6c960_0 .net/2u *"_ivl_0", 31 0, L_0x1400682e0;  1 drivers
v0x14ef6ca20_0 .net "control", 3 0, v0x14ef6d090_0;  alias, 1 drivers
v0x14ef6cad0_0 .net "op1", 31 0, L_0x14ef75ee0;  alias, 1 drivers
v0x14ef6cb90_0 .net "op2", 31 0, L_0x14ef76220;  alias, 1 drivers
v0x14ef6cc40_0 .var "result", 31 0;
v0x14ef6cd30_0 .net "z_flag", 0 0, L_0x14ef76410;  alias, 1 drivers
E_0x14ef6c900 .event edge, v0x14ef6cb90_0, v0x14ef6cad0_0, v0x14ef6ca20_0;
L_0x14ef76410 .cmp/eq 32, v0x14ef6cc40_0, L_0x1400682e0;
S_0x14ef6ce50 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x14ef6c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x14ef6d090_0 .var "alu_control_out", 3 0;
v0x14ef6d150_0 .net "alu_fcode", 5 0, L_0x14ef75e00;  alias, 1 drivers
v0x14ef6d1f0_0 .net "alu_opcode", 1 0, L_0x14ef74dc0;  alias, 1 drivers
E_0x14ef6d060 .event edge, v0x14ef6d1f0_0, v0x14ef6d150_0;
S_0x14ef6d300 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x14ef6c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x14ef74460 .functor BUFZ 1, L_0x14ef73d60, C4<0>, C4<0>, C4<0>;
L_0x14ef74550 .functor OR 1, L_0x14ef74180, L_0x14ef74260, C4<0>, C4<0>;
L_0x14ef74640 .functor OR 1, L_0x14ef74550, L_0x14ef74000, C4<0>, C4<0>;
L_0x14ef74770 .functor BUFZ 1, L_0x14ef74180, C4<0>, C4<0>, C4<0>;
L_0x14ef74820 .functor OR 1, L_0x14ef73d60, L_0x14ef74180, C4<0>, C4<0>;
L_0x14ef74940 .functor OR 1, L_0x14ef74820, L_0x14ef74000, C4<0>, C4<0>;
L_0x14ef749f0 .functor BUFZ 1, L_0x14ef74180, C4<0>, C4<0>, C4<0>;
L_0x14ef74ae0 .functor BUFZ 1, L_0x14ef74260, C4<0>, C4<0>, C4<0>;
L_0x14ef74b90 .functor BUFZ 1, L_0x14ef74360, C4<0>, C4<0>, C4<0>;
L_0x14ef74cd0 .functor BUFZ 1, L_0x14ef73d60, C4<0>, C4<0>, C4<0>;
L_0x14ef74e60 .functor BUFZ 1, L_0x14ef74360, C4<0>, C4<0>, C4<0>;
v0x14ef6d600_0 .net *"_ivl_0", 31 0, L_0x14ef73c30;  1 drivers
L_0x1400680a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef6d6b0_0 .net *"_ivl_11", 25 0, L_0x1400680a0;  1 drivers
L_0x1400680e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x14ef6d760_0 .net/2u *"_ivl_12", 31 0, L_0x1400680e8;  1 drivers
L_0x140068130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14ef6d820_0 .net/2u *"_ivl_16", 5 0, L_0x140068130;  1 drivers
L_0x140068178 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14ef6d8d0_0 .net/2u *"_ivl_20", 5 0, L_0x140068178;  1 drivers
L_0x1400681c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14ef6d9c0_0 .net/2u *"_ivl_24", 5 0, L_0x1400681c0;  1 drivers
L_0x140068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef6da70_0 .net *"_ivl_3", 25 0, L_0x140068010;  1 drivers
v0x14ef6db20_0 .net *"_ivl_31", 0 0, L_0x14ef74550;  1 drivers
v0x14ef6dbc0_0 .net *"_ivl_37", 0 0, L_0x14ef74820;  1 drivers
L_0x140068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ef6dcd0_0 .net/2u *"_ivl_4", 31 0, L_0x140068058;  1 drivers
v0x14ef6dd70_0 .net *"_ivl_49", 0 0, L_0x14ef74cd0;  1 drivers
v0x14ef6de20_0 .net *"_ivl_54", 0 0, L_0x14ef74e60;  1 drivers
v0x14ef6ded0_0 .net *"_ivl_8", 31 0, L_0x14ef73e80;  1 drivers
v0x14ef6df80_0 .net "alu_op", 1 0, L_0x14ef74dc0;  alias, 1 drivers
v0x14ef6e040_0 .net "alu_src", 0 0, L_0x14ef74640;  alias, 1 drivers
v0x14ef6e0d0_0 .net "beq", 0 0, L_0x14ef74360;  1 drivers
v0x14ef6e160_0 .net "branch", 0 0, L_0x14ef74b90;  alias, 1 drivers
v0x14ef6e2f0_0 .net "i_format", 0 0, L_0x14ef74000;  1 drivers
v0x14ef6e380_0 .net "instr_opcode", 5 0, L_0x14ef73b10;  alias, 1 drivers
v0x14ef6e420_0 .var "jump", 0 0;
v0x14ef6e4c0_0 .net "lw", 0 0, L_0x14ef74180;  1 drivers
v0x14ef6e560_0 .net "mem_read", 0 0, L_0x14ef749f0;  alias, 1 drivers
v0x14ef6e600_0 .net "mem_to_reg", 0 0, L_0x14ef74770;  alias, 1 drivers
v0x14ef6e6a0_0 .net "mem_write", 0 0, L_0x14ef74ae0;  alias, 1 drivers
v0x14ef6e740_0 .net "r_format", 0 0, L_0x14ef73d60;  1 drivers
v0x14ef6e7e0_0 .net "reg_dst", 0 0, L_0x14ef74460;  alias, 1 drivers
v0x14ef6e880_0 .net "reg_write", 0 0, L_0x14ef74940;  alias, 1 drivers
v0x14ef6e920_0 .net "sw", 0 0, L_0x14ef74260;  1 drivers
L_0x14ef73c30 .concat [ 6 26 0 0], L_0x14ef73b10, L_0x140068010;
L_0x14ef73d60 .cmp/eq 32, L_0x14ef73c30, L_0x140068058;
L_0x14ef73e80 .concat [ 6 26 0 0], L_0x14ef73b10, L_0x1400680a0;
L_0x14ef74000 .cmp/eq 32, L_0x14ef73e80, L_0x1400680e8;
L_0x14ef74180 .cmp/eq 6, L_0x14ef73b10, L_0x140068130;
L_0x14ef74260 .cmp/eq 6, L_0x14ef73b10, L_0x140068178;
L_0x14ef74360 .cmp/eq 6, L_0x14ef73b10, L_0x1400681c0;
L_0x14ef74dc0 .concat8 [ 1 1 0 0], L_0x14ef74e60, L_0x14ef74cd0;
S_0x14ef6eab0 .scope module, "cpu_pc" "pc" 6 150, 10 1 0, S_0x14ef6c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x14ef6ec70_0 .net "clk", 0 0, v0x14ef72fa0_0;  alias, 1 drivers
v0x14ef6ed20_0 .var "curr_addr", 31 0;
v0x14ef6edd0_0 .net "next_addr", 31 0, v0x14ef72520_0;  1 drivers
v0x14ef6ee90_0 .net "reset", 0 0, v0x14ef736a0_0;  alias, 1 drivers
E_0x14ef6ec20 .event posedge, v0x14ef6ec70_0;
S_0x14ef6ef90 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x14ef6c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14ef75900 .functor BUFZ 32, L_0x14ef75740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ef75c30 .functor BUFZ 32, L_0x14ef759f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ef6fc50_2 .array/port v0x14ef6fc50, 2;
L_0x14ef75ce0 .functor BUFZ 32, v0x14ef6fc50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ef6f300_0 .net *"_ivl_0", 31 0, L_0x14ef75740;  1 drivers
v0x14ef6f3a0_0 .net *"_ivl_10", 6 0, L_0x14ef75a90;  1 drivers
L_0x140068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ef6f440_0 .net *"_ivl_13", 1 0, L_0x140068250;  1 drivers
v0x14ef6f4f0_0 .net *"_ivl_2", 6 0, L_0x14ef757e0;  1 drivers
L_0x140068208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ef6f5a0_0 .net *"_ivl_5", 1 0, L_0x140068208;  1 drivers
v0x14ef6f690_0 .net *"_ivl_8", 31 0, L_0x14ef759f0;  1 drivers
v0x14ef6f740_0 .net "r_clk", 0 0, v0x14ef72fa0_0;  alias, 1 drivers
v0x14ef6f7d0_0 .net "r_clk_enable", 0 0, v0x14ef73030_0;  alias, 1 drivers
v0x14ef6f860_0 .net "read_data1", 31 0, L_0x14ef75900;  alias, 1 drivers
v0x14ef6f990_0 .net "read_data2", 31 0, L_0x14ef75c30;  alias, 1 drivers
v0x14ef6fa40_0 .net "read_reg1", 4 0, L_0x14ef75050;  alias, 1 drivers
v0x14ef6faf0_0 .net "read_reg2", 4 0, L_0x14ef75130;  alias, 1 drivers
v0x14ef6fba0_0 .net "register_v0", 31 0, L_0x14ef75ce0;  alias, 1 drivers
v0x14ef6fc50 .array "registers", 0 31, 31 0;
v0x14ef6fff0_0 .net "reset", 0 0, v0x14ef736a0_0;  alias, 1 drivers
v0x14ef700a0_0 .net "write_control", 0 0, L_0x14ef75690;  alias, 1 drivers
v0x14ef70130_0 .net "write_data", 31 0, L_0x14ef754f0;  alias, 1 drivers
v0x14ef702c0_0 .net "write_reg", 4 0, L_0x14ef753d0;  alias, 1 drivers
L_0x14ef75740 .array/port v0x14ef6fc50, L_0x14ef757e0;
L_0x14ef757e0 .concat [ 5 2 0 0], L_0x14ef75050, L_0x140068208;
L_0x14ef759f0 .array/port v0x14ef6fc50, L_0x14ef75a90;
L_0x14ef75a90 .concat [ 5 2 0 0], L_0x14ef75130, L_0x140068250;
    .scope S_0x14ef60050;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ef6ba90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14ef6ba90_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14ef6ba90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6bb40, 0, 4;
    %load/vec4 v0x14ef6ba90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14ef6ba90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x14ef60050;
T_1 ;
    %wait E_0x14ef51c60;
    %load/vec4 v0x14ef6b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14ef6b9e0_0;
    %ix/getv 3, v0x14ef6b710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6bb40, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14ef59dd0;
T_2 ;
    %fork t_1, S_0x14ef6bcd0;
    %jmp t_0;
    .scope S_0x14ef6bcd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ef6be90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x14ef6be90_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14ef6be90_0;
    %store/vec4a v0x14ef6c1d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ef6be90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14ef6be90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6c1d0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6c1d0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6c1d0, 4, 0;
    %end;
    .scope S_0x14ef59dd0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x14ef6ef90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef6fc50, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x14ef6ef90;
T_4 ;
    %wait E_0x14ef6ec20;
    %load/vec4 v0x14ef6fff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14ef6f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14ef700a0_0;
    %load/vec4 v0x14ef702c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x14ef70130_0;
    %load/vec4 v0x14ef702c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ef6fc50, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14ef6ce50;
T_5 ;
    %wait E_0x14ef6d060;
    %load/vec4 v0x14ef6d1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ef6d090_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14ef6d1f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ef6d090_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14ef6d1f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14ef6d150_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ef6d090_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ef6d090_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14ef6d090_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ef6d090_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ef6d090_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14ef6c690;
T_6 ;
    %wait E_0x14ef6c900;
    %load/vec4 v0x14ef6ca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14ef6cc40_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x14ef6cad0_0;
    %load/vec4 v0x14ef6cb90_0;
    %and;
    %assign/vec4 v0x14ef6cc40_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x14ef6cad0_0;
    %load/vec4 v0x14ef6cb90_0;
    %or;
    %assign/vec4 v0x14ef6cc40_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x14ef6cad0_0;
    %load/vec4 v0x14ef6cb90_0;
    %add;
    %assign/vec4 v0x14ef6cc40_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x14ef6cad0_0;
    %load/vec4 v0x14ef6cb90_0;
    %sub;
    %assign/vec4 v0x14ef6cc40_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x14ef6cad0_0;
    %load/vec4 v0x14ef6cb90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x14ef6cc40_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x14ef6cad0_0;
    %load/vec4 v0x14ef6cb90_0;
    %or;
    %inv;
    %assign/vec4 v0x14ef6cc40_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14ef6eab0;
T_7 ;
    %wait E_0x14ef6ec20;
    %load/vec4 v0x14ef6ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14ef6ed20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14ef6edd0_0;
    %assign/vec4 v0x14ef6ed20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14ef6c2e0;
T_8 ;
    %wait E_0x14ef6c620;
    %load/vec4 v0x14ef71850_0;
    %load/vec4 v0x14ef717a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14ef70fd0_0;
    %load/vec4 v0x14ef725d0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14ef72520_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14ef721d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14ef70fd0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14ef72130_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14ef72520_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14ef72270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14ef72660_0;
    %store/vec4 v0x14ef72520_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14ef70fd0_0;
    %store/vec4 v0x14ef72520_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14ef4a920;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ef72fa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14ef72fa0_0;
    %inv;
    %store/vec4 v0x14ef72fa0_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x14ef4a920;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ef736a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ef73030_0, 0, 1;
    %wait E_0x14ef6ec20;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ef736a0_0, 0, 1;
    %wait E_0x14ef6ec20;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x14ef73540_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x14ef73220_0, 0, 32;
    %wait E_0x14ef6ec20;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x14ef73540_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x14ef73220_0, 0, 32;
    %wait E_0x14ef6ec20;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x14ef73540_0, 0, 32;
    %wait E_0x14ef6ec20;
    %delay 1, 0;
    %vpi_call/w 5 64 "$display", v0x14ef735d0_0 {0 0 0};
    %load/vec4 v0x14ef732b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_10.1 ;
    %load/vec4 v0x14ef73150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x14ef730c0_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x14ef730c0_0 {0 0 0};
T_10.5 ;
    %load/vec4 v0x14ef73360_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x14ef73360_0 {0 0 0};
T_10.7 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
