{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763601284295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763601284295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 20:14:44 2025 " "Processing started: Wed Nov 19 20:14:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763601284295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763601284295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta step_sequencer -c step_sequencer " "Command: quartus_sta step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763601284295 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763601284364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763601284940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763601284940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601284975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601284975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step_sequencer.sdc " "Synopsys Design Constraints File file not found: 'step_sequencer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1763601285607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601285607 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763601285635 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763601285635 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763601285635 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763601285635 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601285635 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601285635 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|BPM_counter:B1\|Step audio_interface:A1\|BPM_counter:B1\|Step " "create_clock -period 1.000 -name audio_interface:A1\|BPM_counter:B1\|Step audio_interface:A1\|BPM_counter:B1\|Step" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763601285640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " "create_clock -period 1.000 -name audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763601285640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763601285640 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601285640 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601285675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601285675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601285675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601285675 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763601285675 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1763601285692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601285701 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763601285704 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763601285716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763601285886 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763601285886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.126 " "Worst-case setup slack is -43.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.126            -889.892 CLOCK_50  " "  -43.126            -889.892 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.306             -63.197 audio_interface:A1\|BPM_counter:B1\|Step  " "   -4.306             -63.197 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531            -142.776 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -2.531            -142.776 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269              -3.966 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.269              -3.966 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.184               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   30.184               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601285890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 CLOCK_50  " "    0.086               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.258               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.433               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.566               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.780               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601285940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.108 " "Worst-case recovery slack is -3.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.108             -12.419 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -3.108             -12.419 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.227               0.000 CLOCK_50  " "   16.227               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601285950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.457 " "Worst-case removal slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 CLOCK_50  " "    0.457               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.625               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    2.625               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601285959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -36.237 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -36.237 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.250 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.394              -9.250 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.057 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.394              -2.057 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.858               0.000 CLOCK_50  " "    8.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.764               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.764               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601285963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601285963 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601286013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601286013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601286013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601286013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.041 ns " "Worst Case Available Settling Time: 30.041 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601286013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601286013 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601286013 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763601286017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763601286053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763601287963 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601288230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601288230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601288230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601288230 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763601288230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601288239 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763601288311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763601288311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.697 " "Worst-case setup slack is -43.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.697            -902.289 CLOCK_50  " "  -43.697            -902.289 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.467             -65.523 audio_interface:A1\|BPM_counter:B1\|Step  " "   -4.467             -65.523 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.370            -138.176 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -2.370            -138.176 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227              -3.960 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.227              -3.960 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.636               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   30.636               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601288314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.211 " "Worst-case hold slack is -0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.341 CLOCK_50  " "   -0.211              -0.341 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.244               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.426               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.555               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.809               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601288336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.184 " "Worst-case recovery slack is -3.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184             -12.722 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -3.184             -12.722 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.360               0.000 CLOCK_50  " "   16.360               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601288342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.411 " "Worst-case removal slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 CLOCK_50  " "    0.411               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    2.727               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601288349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.998 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -35.998 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.075 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.394              -9.075 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.136 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.394              -2.136 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.808               0.000 CLOCK_50  " "    8.808               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.738               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.738               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601288354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601288354 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601288403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601288403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601288403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601288403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.421 ns " "Worst Case Available Settling Time: 30.421 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601288403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601288403 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601288403 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763601288406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763601288525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763601290359 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601290627 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601290627 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601290627 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601290627 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763601290627 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601290636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763601290658 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763601290658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.629 " "Worst-case setup slack is -15.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.629            -335.342 CLOCK_50  " "  -15.629            -335.342 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.169             -31.557 audio_interface:A1\|BPM_counter:B1\|Step  " "   -2.169             -31.557 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.203             -65.872 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.203             -65.872 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -1.049 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.459              -1.049 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.840               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.840               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601290662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 CLOCK_50  " "    0.040               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.086               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.240               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.289               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.339               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601290684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.410 " "Worst-case recovery slack is -1.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410              -5.635 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.410              -5.635 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.412               0.000 CLOCK_50  " "   17.412               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601290690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.274 " "Worst-case removal slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 CLOCK_50  " "    0.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.324               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    1.324               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601290697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.004 " "Worst-case minimum pulse width slack is -0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.011 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.004              -0.011 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.079               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.144               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.788               0.000 CLOCK_50  " "    8.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.881               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.881               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601290702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601290702 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601290750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601290750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601290750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601290750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.379 ns " "Worst Case Available Settling Time: 33.379 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601290750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601290750 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601290750 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763601290753 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601291038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601291038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601291038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763601291038 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763601291038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601291048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763601291073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763601291073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.322 " "Worst-case setup slack is -13.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.322            -284.963 CLOCK_50  " "  -13.322            -284.963 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102             -30.594 audio_interface:A1\|BPM_counter:B1\|Step  " "   -2.102             -30.594 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.023             -56.240 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.023             -56.240 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -0.843 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.363              -0.843 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.806               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.806               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601291077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.145 " "Worst-case hold slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.296 CLOCK_50  " "   -0.145              -0.296 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.066               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.219               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.259               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.320               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601291101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.381 " "Worst-case recovery slack is -1.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381              -5.519 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.381              -5.519 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.680               0.000 CLOCK_50  " "   17.680               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601291108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.228 " "Worst-case removal slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 CLOCK_50  " "    0.228               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    1.309               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601291114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.031 " "Worst-case minimum pulse width slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.031               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.095               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.142               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.782               0.000 CLOCK_50  " "    8.782               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763601291120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763601291120 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601291170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601291170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601291170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601291170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.073 ns " "Worst Case Available Settling Time: 34.073 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601291170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763601291170 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763601291170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763601292406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763601292411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5541 " "Peak virtual memory: 5541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763601292498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 20:14:52 2025 " "Processing ended: Wed Nov 19 20:14:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763601292498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763601292498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763601292498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763601292498 ""}
