

================================================================
== Vitis HLS Report for 'decision_function_39'
================================================================
* Date:           Thu Jan 23 13:40:33 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.562 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_38_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_38_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_25_val_read, i18 312" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1017 = icmp_slt  i18 %x_11_val_read, i18 758" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1017' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1018 = icmp_slt  i18 %x_3_val_read, i18 42792" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1018' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1019 = icmp_slt  i18 %x_51_val_read, i18 947" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1019' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1020 = icmp_slt  i18 %x_11_val_read, i18 759" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1020' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1021 = icmp_slt  i18 %x_38_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1021' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1022 = icmp_slt  i18 %x_25_val_read, i18 351" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1022' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1023 = icmp_slt  i18 %x_33_val_read, i18 548" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1023' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1024 = icmp_slt  i18 %x_1_val_read, i18 74620" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1024' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1025 = icmp_slt  i18 %x_44_val_read, i18 12" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1025' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1026 = icmp_slt  i18 %x_8_val_read, i18 2302" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1026' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1027 = icmp_slt  i18 %x_49_val_read, i18 13724" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1027' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1028 = icmp_slt  i18 %x_14_val_read, i18 10" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1028' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1029 = icmp_slt  i18 %x_45_val_read, i18 349" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1029' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1030 = icmp_slt  i18 %x_43_val_read, i18 124" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1030' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1031 = icmp_slt  i18 %x_7_val_read, i18 8726" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1031' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1032 = icmp_slt  i18 %x_38_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1032' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1033 = icmp_slt  i18 %x_33_val_read, i18 493" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1033' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1034 = icmp_slt  i18 %x_16_val_read, i18 66" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1034' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1035 = icmp_slt  i18 %x_3_val_read, i18 91840" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1035' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1036 = icmp_slt  i18 %x_3_val_read, i18 76674" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1036' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1037 = icmp_slt  i18 %x_52_val_read, i18 54785" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1037' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1038 = icmp_slt  i18 %x_34_val_read, i18 480" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1038' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1039 = icmp_slt  i18 %x_8_val_read, i18 716" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1039' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1040 = icmp_slt  i18 %x_44_val_read, i18 19" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1040' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1041 = icmp_slt  i18 %x_40_val_read, i18 1229" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1041' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1042 = icmp_slt  i18 %x_11_val_read, i18 991" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1042' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1043 = icmp_slt  i18 %x_25_val_read, i18 406" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1043' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1017, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_487 = xor i1 %icmp_ln86_1017, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_487" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102_978 = and i1 %icmp_ln86_1018, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_978' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_197)   --->   "%xor_ln104_488 = xor i1 %icmp_ln86_1018, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_197 = and i1 %xor_ln104_488, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_979 = and i1 %icmp_ln86_1019, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_979' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_198)   --->   "%xor_ln104_489 = xor i1 %icmp_ln86_1019, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_198 = and i1 %and_ln102, i1 %xor_ln104_489" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_980 = and i1 %icmp_ln86_1020, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_980' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_199)   --->   "%xor_ln104_490 = xor i1 %icmp_ln86_1020, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_199 = and i1 %and_ln104, i1 %xor_ln104_490" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_981 = and i1 %icmp_ln86_1021, i1 %and_ln102_978" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_981' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_200)   --->   "%xor_ln104_491 = xor i1 %icmp_ln86_1021, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_200 = and i1 %and_ln102_978, i1 %xor_ln104_491" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_928)   --->   "%xor_ln104_493 = xor i1 %icmp_ln86_1023, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_983 = and i1 %icmp_ln86_1024, i1 %and_ln104_198" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_983' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_991)   --->   "%xor_ln104_494 = xor i1 %icmp_ln86_1024, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_984 = and i1 %icmp_ln86_1025, i1 %and_ln102_980" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_984' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_202)   --->   "%xor_ln104_495 = xor i1 %icmp_ln86_1025, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_202 = and i1 %and_ln102_980, i1 %xor_ln104_495" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_985 = and i1 %icmp_ln86_1026, i1 %and_ln104_199" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_985' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_997)   --->   "%xor_ln104_496 = xor i1 %icmp_ln86_1026, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_987 = and i1 %icmp_ln86_1028, i1 %and_ln104_200" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_203)   --->   "%xor_ln104_498 = xor i1 %icmp_ln86_1028, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_203 = and i1 %and_ln104_200, i1 %xor_ln104_498" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_927)   --->   "%and_ln102_990 = and i1 %icmp_ln86_1023, i1 %and_ln102_979" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_928)   --->   "%and_ln102_1004 = and i1 %icmp_ln86_1031, i1 %xor_ln104_493" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_928)   --->   "%and_ln102_991 = and i1 %and_ln102_1004, i1 %and_ln102_979" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_989)   --->   "%and_ln102_992 = and i1 %icmp_ln86_1032, i1 %and_ln102_983" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_991)   --->   "%and_ln102_1005 = and i1 %icmp_ln86_1033, i1 %xor_ln104_494" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_991)   --->   "%and_ln102_993 = and i1 %and_ln102_1005, i1 %and_ln104_198" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_993)   --->   "%and_ln102_994 = and i1 %icmp_ln86_1034, i1 %and_ln104_202" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_995)   --->   "%and_ln102_995 = and i1 %icmp_ln86_1035, i1 %and_ln102_985" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_997)   --->   "%and_ln102_1006 = and i1 %icmp_ln86_1036, i1 %xor_ln104_496" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_997)   --->   "%and_ln102_996 = and i1 %and_ln102_1006, i1 %and_ln104_199" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_984, i1 %and_ln102_987" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_987)   --->   "%xor_ln117 = xor i1 %and_ln102_984, i1 1" [firmware/BDT.h:117]   --->   Operation 87 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_987)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117_927 = or i1 %or_ln117, i1 %and_ln102_990" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_927' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_987)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_987)   --->   "%zext_ln117_114 = zext i2 %select_ln117" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117_928 = or i1 %or_ln117_927, i1 %and_ln102_991" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_928' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_987)   --->   "%select_ln117_985 = select i1 %or_ln117_927, i3 %zext_ln117_114, i3 4" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_985' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln117_929 = or i1 %or_ln117, i1 %and_ln102_979" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_929' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_987)   --->   "%select_ln117_986 = select i1 %or_ln117_928, i3 %select_ln117_985, i3 5" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_986' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_989)   --->   "%or_ln117_930 = or i1 %or_ln117_929, i1 %and_ln102_992" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_987 = select i1 %or_ln117_929, i3 %select_ln117_986, i3 6" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_987' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns)   --->   "%or_ln117_931 = or i1 %or_ln117_929, i1 %and_ln102_983" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_931' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_989)   --->   "%select_ln117_988 = select i1 %or_ln117_930, i3 %select_ln117_987, i3 7" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_988' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_989)   --->   "%zext_ln117_115 = zext i3 %select_ln117_988" [firmware/BDT.h:117]   --->   Operation 100 'zext' 'zext_ln117_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_991)   --->   "%or_ln117_932 = or i1 %or_ln117_931, i1 %and_ln102_993" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_989 = select i1 %or_ln117_931, i4 %zext_ln117_115, i4 8" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_989' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_933 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_933' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_991)   --->   "%select_ln117_990 = select i1 %or_ln117_932, i4 %select_ln117_989, i4 9" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_990' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_993)   --->   "%or_ln117_934 = or i1 %or_ln117_933, i1 %and_ln102_994" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_991 = select i1 %or_ln117_933, i4 %select_ln117_990, i4 10" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_991' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln117_935 = or i1 %or_ln117_933, i1 %and_ln104_202" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_935' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_993)   --->   "%select_ln117_992 = select i1 %or_ln117_934, i4 %select_ln117_991, i4 11" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_992' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_995)   --->   "%or_ln117_936 = or i1 %or_ln117_935, i1 %and_ln102_995" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_993 = select i1 %or_ln117_935, i4 %select_ln117_992, i4 12" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_993' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln117_937 = or i1 %or_ln117_935, i1 %and_ln102_985" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_937' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_995)   --->   "%select_ln117_994 = select i1 %or_ln117_936, i4 %select_ln117_993, i4 13" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_994' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_997)   --->   "%or_ln117_938 = or i1 %or_ln117_937, i1 %and_ln102_996" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_995 = select i1 %or_ln117_937, i4 %select_ln117_994, i4 14" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_995' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln117_939 = or i1 %or_ln117_935, i1 %and_ln104_199" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_939' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_997)   --->   "%select_ln117_996 = select i1 %or_ln117_938, i4 %select_ln117_995, i4 15" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_996' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_997)   --->   "%zext_ln117_116 = zext i4 %select_ln117_996" [firmware/BDT.h:117]   --->   Operation 117 'zext' 'zext_ln117_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_997 = select i1 %or_ln117_939, i5 %zext_ln117_116, i5 16" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_997' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 119 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_982 = and i1 %icmp_ln86_1022, i1 %and_ln104_197" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_982' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_201)   --->   "%xor_ln104_492 = xor i1 %icmp_ln86_1022, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_201 = and i1 %and_ln104_197, i1 %xor_ln104_492" [firmware/BDT.h:104]   --->   Operation 122 'and' 'and_ln104_201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_986 = and i1 %icmp_ln86_1027, i1 %and_ln102_981" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_986' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1001)   --->   "%xor_ln104_497 = xor i1 %icmp_ln86_1027, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns)   --->   "%and_ln102_988 = and i1 %icmp_ln86_1029, i1 %and_ln102_982" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_988' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1007)   --->   "%xor_ln104_499 = xor i1 %icmp_ln86_1029, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns)   --->   "%and_ln102_989 = and i1 %icmp_ln86_1030, i1 %and_ln104_201" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_500 = xor i1 %icmp_ln86_1030, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_999)   --->   "%and_ln102_997 = and i1 %icmp_ln86_1037, i1 %and_ln102_986" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1001)   --->   "%and_ln102_1007 = and i1 %icmp_ln86_1038, i1 %xor_ln104_497" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1001)   --->   "%and_ln102_998 = and i1 %and_ln102_1007, i1 %and_ln102_981" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1003)   --->   "%and_ln102_999 = and i1 %icmp_ln86_1039, i1 %and_ln104_203" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1005)   --->   "%and_ln102_1000 = and i1 %icmp_ln86_1040, i1 %and_ln102_988" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1007)   --->   "%and_ln102_1008 = and i1 %icmp_ln86_1041, i1 %xor_ln104_499" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1007)   --->   "%and_ln102_1001 = and i1 %and_ln102_1008, i1 %and_ln102_982" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1009)   --->   "%and_ln102_1002 = and i1 %icmp_ln86_1042, i1 %and_ln102_989" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1009 = and i1 %icmp_ln86_1043, i1 %xor_ln104_500" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1003 = and i1 %and_ln102_1009, i1 %and_ln104_201" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_999)   --->   "%or_ln117_940 = or i1 %or_ln117_939, i1 %and_ln102_997" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.12ns)   --->   "%or_ln117_941 = or i1 %or_ln117_939, i1 %and_ln102_986" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_941' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_999)   --->   "%select_ln117_998 = select i1 %or_ln117_940, i5 %select_ln117_997, i5 17" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_998' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1001)   --->   "%or_ln117_942 = or i1 %or_ln117_941, i1 %and_ln102_998" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_999 = select i1 %or_ln117_941, i5 %select_ln117_998, i5 18" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_999' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.12ns)   --->   "%or_ln117_943 = or i1 %or_ln117_939, i1 %and_ln102_981" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_943' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1001)   --->   "%select_ln117_1000 = select i1 %or_ln117_942, i5 %select_ln117_999, i5 19" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1003)   --->   "%or_ln117_944 = or i1 %or_ln117_943, i1 %and_ln102_999" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1001 = select i1 %or_ln117_943, i5 %select_ln117_1000, i5 20" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1001' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.12ns)   --->   "%or_ln117_945 = or i1 %or_ln117_943, i1 %and_ln104_203" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_945' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1003)   --->   "%select_ln117_1002 = select i1 %or_ln117_944, i5 %select_ln117_1001, i5 21" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1005)   --->   "%or_ln117_946 = or i1 %or_ln117_945, i1 %and_ln102_1000" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1003 = select i1 %or_ln117_945, i5 %select_ln117_1002, i5 22" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1003' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_947 = or i1 %or_ln117_945, i1 %and_ln102_988" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_947' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1005)   --->   "%select_ln117_1004 = select i1 %or_ln117_946, i5 %select_ln117_1003, i5 23" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1007)   --->   "%or_ln117_948 = or i1 %or_ln117_947, i1 %and_ln102_1001" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1005 = select i1 %or_ln117_947, i5 %select_ln117_1004, i5 24" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1005' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_949 = or i1 %or_ln117_945, i1 %and_ln102_982" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_949' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1007)   --->   "%select_ln117_1006 = select i1 %or_ln117_948, i5 %select_ln117_1005, i5 25" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1009)   --->   "%or_ln117_950 = or i1 %or_ln117_949, i1 %and_ln102_1002" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1007 = select i1 %or_ln117_949, i5 %select_ln117_1006, i5 26" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1007' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_951 = or i1 %or_ln117_949, i1 %and_ln102_989" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_951' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1009)   --->   "%select_ln117_1008 = select i1 %or_ln117_950, i5 %select_ln117_1007, i5 27" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_952 = or i1 %or_ln117_951, i1 %and_ln102_1003" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1009 = select i1 %or_ln117_951, i5 %select_ln117_1008, i5 28" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1009' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_953 = or i1 %or_ln117_945, i1 %and_ln104_197" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1010 = select i1 %or_ln117_952, i5 %select_ln117_1009, i5 29" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.72ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 0, i12 2372, i5 1, i12 1789, i5 2, i12 0, i5 3, i12 1510, i5 4, i12 83, i5 5, i12 4031, i5 6, i12 4046, i5 7, i12 3794, i5 8, i12 1228, i5 9, i12 3758, i5 10, i12 35, i5 11, i12 3237, i5 12, i12 4090, i5 13, i12 4008, i5 14, i12 1143, i5 15, i12 97, i5 16, i12 4092, i5 17, i12 1714, i5 18, i12 3893, i5 19, i12 480, i5 20, i12 4053, i5 21, i12 483, i5 22, i12 126, i5 23, i12 3916, i5 24, i12 385, i5 25, i12 4049, i5 26, i12 3957, i5 27, i12 369, i5 28, i12 3812, i5 29, i12 929, i12 0, i5 %select_ln117_1010" [firmware/BDT.h:118]   --->   Operation 166 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.29ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_953, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 167 'select' 'agg_result_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 168 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.562ns
The critical path consists of the following:
	wire read operation ('x_25_val_read', firmware/BDT.h:86) on port 'x_25_val' (firmware/BDT.h:86) [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [38]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [66]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_978', firmware/BDT.h:102) [70]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_200', firmware/BDT.h:104) [81]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_987', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [122]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_927', firmware/BDT.h:117) [125]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_928', firmware/BDT.h:117) [128]  (0.122 ns)
	'select' operation 3 bit ('select_ln117_986', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_987', firmware/BDT.h:117) [133]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_988', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_989', firmware/BDT.h:117) [138]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_990', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_991', firmware/BDT.h:117) [142]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_992', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_993', firmware/BDT.h:117) [146]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_994', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_995', firmware/BDT.h:117) [150]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_996', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_997', firmware/BDT.h:117) [155]  (0.351 ns)

 <State 2>: 2.940ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_986', firmware/BDT.h:102) [93]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_941', firmware/BDT.h:117) [156]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_999', firmware/BDT.h:117) [159]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1000', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1001', firmware/BDT.h:117) [163]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1002', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1003', firmware/BDT.h:117) [167]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1004', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1005', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1006', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1007', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1008', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1009', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1010', firmware/BDT.h:117) [181]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [182]  (0.729 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [183]  (0.299 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
