19:42:05 INFO  : Registering command handlers for Vitis TCF services
19:42:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\temp_xsdb_launch_script.tcl
19:42:08 INFO  : Platform repository initialization has completed.
19:42:09 INFO  : XSCT server has started successfully.
19:42:15 INFO  : plnx-install-location is set to ''
19:42:15 INFO  : Successfully done setting XSCT server connection channel  
19:42:15 INFO  : Successfully done query RDI_DATADIR 
19:42:15 INFO  : Successfully done setting workspace for the tool. 
19:43:46 INFO  : Result from executing command 'getProjects': system_wrapper
19:43:46 INFO  : Result from executing command 'getPlatforms': 
19:43:46 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:43:46 INFO  : Platform 'system_wrapper' is added to custom repositories.
19:43:52 INFO  : Platform 'system_wrapper' is added to custom repositories.
19:44:28 INFO  : Example project xaxidma_example_simple_intr_1 has been created successfully.
19:47:20 INFO  : Result from executing command 'getProjects': system_wrapper
19:47:20 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm
19:47:20 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_intr_1'...
21:22:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\temp_xsdb_launch_script.tcl
21:23:03 INFO  : XSCT server has started successfully.
21:23:03 INFO  : plnx-install-location is set to ''
21:23:03 INFO  : Successfully done setting XSCT server connection channel  
21:23:03 INFO  : Successfully done setting workspace for the tool. 
21:23:06 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


21:23:06 INFO  : Platform repository initialization has completed.
21:23:07 INFO  : Registering command handlers for Vitis TCF services
21:23:07 INFO  : Successfully done query RDI_DATADIR 
21:23:26 INFO  : Result from executing command 'getProjects': system_wrapper
21:23:26 INFO  : Result from executing command 'getPlatforms': 
21:23:27 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_intr_1'...
21:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:24:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:57 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
21:24:57 INFO  : 'jtag frequency' command is executed.
21:24:57 INFO  : Context for 'APU' is selected.
21:24:58 INFO  : System reset is completed.
21:25:01 INFO  : 'after 3000' command is executed.
21:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
21:25:03 INFO  : Device configured successfully with "D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/xaxidma_example_simple_intr_1/_ide/bitstream/system_wrapper.bit"
21:25:03 INFO  : Context for 'APU' is selected.
21:25:03 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:25:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:03 INFO  : Context for 'APU' is selected.
21:25:03 INFO  : Sourcing of 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/xaxidma_example_simple_intr_1/_ide/psinit/ps7_init.tcl' is done.
21:25:04 INFO  : 'ps7_init' command is executed.
21:25:04 INFO  : 'ps7_post_config' command is executed.
21:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:04 INFO  : The application 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/xaxidma_example_simple_intr_1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/xaxidma_example_simple_intr_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:04 INFO  : 'con' command is executed.
21:25:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:04 INFO  : Launch script is exported to file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\xaxidma_example_simple_intr_1_system\_ide\scripts\debugger_xaxidma_example_simple_intr_1-default.tcl'
00:50:37 INFO  : Disconnected from the channel tcfchan#2.
09:24:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\temp_xsdb_launch_script.tcl
09:24:21 INFO  : XSCT server has started successfully.
09:24:21 INFO  : plnx-install-location is set to ''
09:24:21 INFO  : Successfully done setting XSCT server connection channel  
09:24:21 INFO  : Successfully done setting workspace for the tool. 
09:24:25 INFO  : Platform repository initialization has completed.
09:24:25 INFO  : Registering command handlers for Vitis TCF services
09:24:26 INFO  : Successfully done query RDI_DATADIR 
10:24:57 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
10:48:32 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
10:49:09 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
11:01:12 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
14:43:07 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
18:26:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\temp_xsdb_launch_script.tcl
18:26:49 INFO  : XSCT server has started successfully.
18:26:49 INFO  : plnx-install-location is set to ''
18:26:49 INFO  : Successfully done setting XSCT server connection channel  
18:26:49 INFO  : Successfully done setting workspace for the tool. 
18:26:55 INFO  : Platform repository initialization has completed.
18:26:56 INFO  : Registering command handlers for Vitis TCF services
18:27:01 INFO  : Successfully done query RDI_DATADIR 
18:27:06 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
18:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
18:27:15 INFO  : 'jtag frequency' command is executed.
18:27:15 INFO  : Context for 'APU' is selected.
18:27:15 INFO  : System reset is completed.
18:27:18 INFO  : 'after 3000' command is executed.
18:27:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
18:27:20 INFO  : Device configured successfully with "D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit"
18:27:20 INFO  : Context for 'APU' is selected.
18:27:20 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:27:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:20 INFO  : Context for 'APU' is selected.
18:27:20 INFO  : Sourcing of 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl' is done.
18:27:21 INFO  : 'ps7_init' command is executed.
18:27:21 INFO  : 'ps7_post_config' command is executed.
18:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:21 INFO  : The application 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:21 INFO  : 'con' command is executed.
18:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:21 INFO  : Launch script is exported to file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop_system\_ide\scripts\debugger_18_05_axi_dma_loop-default.tcl'
18:28:03 INFO  : Disconnected from the channel tcfchan#1.
18:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:04 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
18:28:04 INFO  : 'jtag frequency' command is executed.
18:28:04 INFO  : Context for 'APU' is selected.
18:28:04 INFO  : System reset is completed.
18:28:07 INFO  : 'after 3000' command is executed.
18:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
18:28:10 INFO  : Device configured successfully with "D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit"
18:28:10 INFO  : Context for 'APU' is selected.
18:28:11 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:11 INFO  : Context for 'APU' is selected.
18:28:11 INFO  : Sourcing of 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl' is done.
18:28:11 INFO  : 'ps7_init' command is executed.
18:28:11 INFO  : 'ps7_post_config' command is executed.
18:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:12 INFO  : The application 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:12 INFO  : 'con' command is executed.
18:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:12 INFO  : Launch script is exported to file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop_system\_ide\scripts\debugger_18_05_axi_dma_loop-default.tcl'
00:18:46 INFO  : Disconnected from the channel tcfchan#2.
10:34:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\temp_xsdb_launch_script.tcl
10:35:03 INFO  : XSCT server has started successfully.
10:35:03 INFO  : plnx-install-location is set to ''
10:35:03 INFO  : Successfully done setting XSCT server connection channel  
10:35:03 INFO  : Successfully done setting workspace for the tool. 
10:35:05 INFO  : Platform repository initialization has completed.
10:35:07 INFO  : Registering command handlers for Vitis TCF services
10:35:14 INFO  : Successfully done query RDI_DATADIR 
10:35:25 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
10:48:50 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
10:49:10 INFO  : No changes in MSS file content so sources will not be generated.
10:49:47 INFO  : Result from executing command 'getProjects': system_wrapper
10:49:47 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm
10:50:17 INFO  : Result from executing command 'getProjects': system_wrapper
10:50:17 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm
10:50:17 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
10:50:36 INFO  : The hardware specfication used by project '18_05_axi_dma_loop' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:50:36 INFO  : The file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop\_ide\bitstream\system_wrapper.bit' stored in project is removed.
10:50:36 INFO  : The updated bitstream files are copied from platform to folder 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop\_ide\bitstream' in project '18_05_axi_dma_loop'.
10:50:36 INFO  : The file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:50:40 INFO  : The updated ps init files are copied from platform to folder 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop\_ide\psinit' in project '18_05_axi_dma_loop'.
10:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:43 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
10:50:43 INFO  : 'jtag frequency' command is executed.
10:50:43 INFO  : Context for 'APU' is selected.
10:50:43 INFO  : System reset is completed.
10:50:46 INFO  : 'after 3000' command is executed.
10:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:50:49 INFO  : Device configured successfully with "D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit"
10:50:49 INFO  : Context for 'APU' is selected.
10:50:49 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:50:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:49 INFO  : Context for 'APU' is selected.
10:50:49 INFO  : Sourcing of 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl' is done.
10:50:50 INFO  : 'ps7_init' command is executed.
10:50:50 INFO  : 'ps7_post_config' command is executed.
10:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:50 INFO  : The application 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:50 INFO  : 'con' command is executed.
10:50:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:50:50 INFO  : Launch script is exported to file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop_system\_ide\scripts\debugger_18_05_axi_dma_loop-default.tcl'
10:56:55 INFO  : Disconnected from the channel tcfchan#5.
10:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
10:56:56 INFO  : 'jtag frequency' command is executed.
10:56:56 INFO  : Context for 'APU' is selected.
10:56:56 INFO  : System reset is completed.
10:56:59 INFO  : 'after 3000' command is executed.
10:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:57:02 INFO  : Device configured successfully with "D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit"
10:57:02 INFO  : Context for 'APU' is selected.
10:57:02 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:02 INFO  : Context for 'APU' is selected.
10:57:02 INFO  : Sourcing of 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl' is done.
10:57:02 INFO  : 'ps7_init' command is executed.
10:57:02 INFO  : 'ps7_post_config' command is executed.
10:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:02 INFO  : The application 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:02 INFO  : 'con' command is executed.
10:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:57:02 INFO  : Launch script is exported to file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop_system\_ide\scripts\debugger_18_05_axi_dma_loop-default.tcl'
11:01:29 INFO  : Disconnected from the channel tcfchan#6.
11:03:40 INFO  : Checking for BSP changes to sync application flags for project '18_05_axi_dma_loop'...
11:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:50 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
11:03:50 INFO  : 'jtag frequency' command is executed.
11:03:50 INFO  : Context for 'APU' is selected.
11:03:50 INFO  : System reset is completed.
11:03:53 INFO  : 'after 3000' command is executed.
11:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
11:03:56 INFO  : Device configured successfully with "D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit"
11:03:56 INFO  : Context for 'APU' is selected.
11:03:56 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:56 INFO  : Context for 'APU' is selected.
11:03:56 INFO  : Sourcing of 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl' is done.
11:03:56 INFO  : 'ps7_init' command is executed.
11:03:56 INFO  : 'ps7_post_config' command is executed.
11:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:56 INFO  : The application 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:57 INFO  : 'con' command is executed.
11:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:03:57 INFO  : Launch script is exported to file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop_system\_ide\scripts\debugger_18_05_axi_dma_loop-default.tcl'
11:05:06 INFO  : Disconnected from the channel tcfchan#7.
11:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:47 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
11:05:47 INFO  : 'jtag frequency' command is executed.
11:05:47 INFO  : Context for 'APU' is selected.
11:05:47 INFO  : System reset is completed.
11:05:50 INFO  : 'after 3000' command is executed.
11:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
11:05:52 INFO  : Device configured successfully with "D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit"
11:05:52 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:52 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : Sourcing of 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl' is done.
11:05:53 INFO  : 'ps7_init' command is executed.
11:05:53 INFO  : 'ps7_post_config' command is executed.
11:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:53 INFO  : The application 'D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/version_2020/18_04_axi_dma_loop/vitis/18_05_axi_dma_loop/Debug/18_05_axi_dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:53 INFO  : 'con' command is executed.
11:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:05:53 INFO  : Launch script is exported to file 'D:\Zynq\vitis\version_2020\18_04_axi_dma_loop\vitis\18_05_axi_dma_loop_system\_ide\scripts\debugger_18_05_axi_dma_loop-default.tcl'
11:07:46 INFO  : Disconnected from the channel tcfchan#8.
