[14:07:04.616] <TB3>     INFO: *** Welcome to pxar ***
[14:07:04.616] <TB3>     INFO: *** Today: 2016/09/06
[14:07:04.625] <TB3>     INFO: *** Version: 47bc-dirty
[14:07:04.625] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:07:04.626] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:04.626] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//defaultMaskFile.dat
[14:07:04.626] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C15.dat
[14:07:04.702] <TB3>     INFO:         clk: 4
[14:07:04.702] <TB3>     INFO:         ctr: 4
[14:07:04.702] <TB3>     INFO:         sda: 19
[14:07:04.702] <TB3>     INFO:         tin: 9
[14:07:04.702] <TB3>     INFO:         level: 15
[14:07:04.702] <TB3>     INFO:         triggerdelay: 0
[14:07:04.702] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:07:04.702] <TB3>     INFO: Log level: DEBUG
[14:07:04.712] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:07:04.730] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:07:04.733] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:07:04.736] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:07:06.290] <TB3>     INFO: DUT info: 
[14:07:06.290] <TB3>     INFO: The DUT currently contains the following objects:
[14:07:06.291] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:07:06.291] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:07:06.291] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:07:06.291] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:07:06.291] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:07:06.291] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:07:06.292] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:07:06.293] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:07:06.296] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29790208
[14:07:06.296] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x105b310
[14:07:06.296] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xfcd770
[14:07:06.296] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f91add94010
[14:07:06.296] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f91b3fff510
[14:07:06.296] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29855744 fPxarMemory = 0x7f91add94010
[14:07:06.297] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.1mA
[14:07:06.299] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[14:07:06.299] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[14:07:06.299] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:07:06.700] <TB3>     INFO: enter 'restricted' command line mode
[14:07:06.700] <TB3>     INFO: enter test to run
[14:07:06.700] <TB3>     INFO:   test: FPIXTest no parameter change
[14:07:06.700] <TB3>     INFO:   running: fpixtest
[14:07:06.700] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:07:06.702] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:07:06.702] <TB3>     INFO: ######################################################################
[14:07:06.702] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:07:06.702] <TB3>     INFO: ######################################################################
[14:07:06.706] <TB3>     INFO: ######################################################################
[14:07:06.706] <TB3>     INFO: PixTestPretest::doTest()
[14:07:06.706] <TB3>     INFO: ######################################################################
[14:07:06.708] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:06.709] <TB3>     INFO:    PixTestPretest::programROC() 
[14:07:06.709] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:24.725] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:07:24.725] <TB3>     INFO: IA differences per ROC:  16.9 18.5 16.9 18.5 19.3 16.9 17.7 20.1 20.1 19.3 19.3 16.9 18.5 17.7 17.7 17.7
[14:07:24.793] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:24.793] <TB3>     INFO:    PixTestPretest::checkIdig() 
[14:07:24.793] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:26.046] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:07:26.547] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:07:27.049] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:07:27.551] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:07:28.053] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:07:28.554] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:07:29.056] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:07:29.558] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:07:30.059] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:07:30.561] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:07:31.062] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:07:31.564] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:07:32.066] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:07:32.567] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:07:33.069] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:07:33.570] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:07:33.824] <TB3>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 
[14:07:33.824] <TB3>     INFO: Test took 9035 ms.
[14:07:33.824] <TB3>     INFO: PixTestPretest::checkIdig() done.
[14:07:33.854] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:33.854] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:07:33.854] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:33.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.7812 mA
[14:07:34.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.2188 mA
[14:07:34.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  95 Ia 25.2188 mA
[14:07:34.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  89 Ia 23.6188 mA
[14:07:34.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  91 Ia 24.4188 mA
[14:07:34.460] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  90 Ia 24.4188 mA
[14:07:34.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  89 Ia 24.4188 mA
[14:07:34.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  88 Ia 23.6188 mA
[14:07:34.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  90 Ia 24.4188 mA
[14:07:34.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  89 Ia 23.6188 mA
[14:07:34.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  91 Ia 24.4188 mA
[14:07:35.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  90 Ia 23.6188 mA
[14:07:35.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  92 Ia 24.4188 mA
[14:07:35.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.8187 mA
[14:07:35.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 25.2188 mA
[14:07:35.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  79 Ia 23.6188 mA
[14:07:35.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  81 Ia 24.4188 mA
[14:07:35.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  80 Ia 23.6188 mA
[14:07:35.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  82 Ia 24.4188 mA
[14:07:35.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  81 Ia 24.4188 mA
[14:07:35.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  80 Ia 23.6188 mA
[14:07:36.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  82 Ia 24.4188 mA
[14:07:36.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  81 Ia 23.6188 mA
[14:07:36.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  83 Ia 24.4188 mA
[14:07:36.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 24.4188 mA
[14:07:36.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.2188 mA
[14:07:36.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  95 Ia 25.2188 mA
[14:07:36.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  89 Ia 23.6188 mA
[14:07:36.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  91 Ia 24.4188 mA
[14:07:36.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  90 Ia 23.6188 mA
[14:07:36.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  92 Ia 24.4188 mA
[14:07:37.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  91 Ia 24.4188 mA
[14:07:37.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  90 Ia 24.4188 mA
[14:07:37.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  89 Ia 23.6188 mA
[14:07:37.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  91 Ia 24.4188 mA
[14:07:37.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  90 Ia 24.4188 mA
[14:07:37.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  89 Ia 23.6188 mA
[14:07:37.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.8187 mA
[14:07:37.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  85 Ia 24.4188 mA
[14:07:37.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  84 Ia 24.4188 mA
[14:07:37.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 24.4188 mA
[14:07:38.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  82 Ia 23.6188 mA
[14:07:38.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 24.4188 mA
[14:07:38.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  83 Ia 23.6188 mA
[14:07:38.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  85 Ia 24.4188 mA
[14:07:38.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 24.4188 mA
[14:07:38.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  83 Ia 24.4188 mA
[14:07:38.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  82 Ia 23.6188 mA
[14:07:38.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  84 Ia 24.4188 mA
[14:07:38.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.6188 mA
[14:07:38.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  80 Ia 24.4188 mA
[14:07:39.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 23.6188 mA
[14:07:39.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  81 Ia 24.4188 mA
[14:07:39.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  80 Ia 23.6188 mA
[14:07:39.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  82 Ia 24.4188 mA
[14:07:39.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  81 Ia 24.4188 mA
[14:07:39.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  80 Ia 24.4188 mA
[14:07:39.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 23.6188 mA
[14:07:39.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 24.4188 mA
[14:07:39.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  80 Ia 24.4188 mA
[14:07:40.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  79 Ia 23.6188 mA
[14:07:40.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.2188 mA
[14:07:40.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  95 Ia 25.2188 mA
[14:07:40.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  89 Ia 23.6188 mA
[14:07:40.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  91 Ia 24.4188 mA
[14:07:40.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  90 Ia 23.6188 mA
[14:07:40.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  92 Ia 24.4188 mA
[14:07:40.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  91 Ia 24.4188 mA
[14:07:40.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  90 Ia 23.6188 mA
[14:07:40.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  92 Ia 24.4188 mA
[14:07:41.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  91 Ia 24.4188 mA
[14:07:41.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  90 Ia 23.6188 mA
[14:07:41.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  92 Ia 24.4188 mA
[14:07:41.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.0187 mA
[14:07:41.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  90 Ia 24.4188 mA
[14:07:41.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  89 Ia 24.4188 mA
[14:07:41.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  88 Ia 23.6188 mA
[14:07:41.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  90 Ia 24.4188 mA
[14:07:41.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  89 Ia 24.4188 mA
[14:07:41.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  88 Ia 23.6188 mA
[14:07:42.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  90 Ia 24.4188 mA
[14:07:42.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  89 Ia 24.4188 mA
[14:07:42.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  88 Ia 23.6188 mA
[14:07:42.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  90 Ia 24.4188 mA
[14:07:42.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  89 Ia 24.4188 mA
[14:07:42.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.4188 mA
[14:07:42.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  77 Ia 24.4188 mA
[14:07:42.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 24.4188 mA
[14:07:42.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  75 Ia 23.6188 mA
[14:07:42.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  77 Ia 24.4188 mA
[14:07:43.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  76 Ia 23.6188 mA
[14:07:43.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 24.4188 mA
[14:07:43.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  77 Ia 24.4188 mA
[14:07:43.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  76 Ia 24.4188 mA
[14:07:43.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  75 Ia 24.4188 mA
[14:07:43.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  74 Ia 23.6188 mA
[14:07:43.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  76 Ia 24.4188 mA
[14:07:43.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.6188 mA
[14:07:43.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  80 Ia 24.4188 mA
[14:07:43.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  79 Ia 23.6188 mA
[14:07:44.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  81 Ia 25.2188 mA
[14:07:44.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  75 Ia 23.6188 mA
[14:07:44.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  77 Ia 23.6188 mA
[14:07:44.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  79 Ia 24.4188 mA
[14:07:44.438] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  78 Ia 23.6188 mA
[14:07:44.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  80 Ia 25.2188 mA
[14:07:44.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  74 Ia 22.8187 mA
[14:07:44.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 25.2188 mA
[14:07:44.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  75 Ia 23.6188 mA
[14:07:44.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.6188 mA
[14:07:45.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  80 Ia 24.4188 mA
[14:07:45.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 23.6188 mA
[14:07:45.243] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  81 Ia 24.4188 mA
[14:07:45.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  80 Ia 24.4188 mA
[14:07:45.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.6188 mA
[14:07:45.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  81 Ia 24.4188 mA
[14:07:45.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  80 Ia 24.4188 mA
[14:07:45.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  79 Ia 23.6188 mA
[14:07:45.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 24.4188 mA
[14:07:45.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 24.4188 mA
[14:07:46.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  79 Ia 23.6188 mA
[14:07:46.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.6188 mA
[14:07:46.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  80 Ia 24.4188 mA
[14:07:46.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  79 Ia 23.6188 mA
[14:07:46.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  81 Ia 25.2188 mA
[14:07:46.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  75 Ia 22.8187 mA
[14:07:46.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 25.2188 mA
[14:07:46.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  76 Ia 22.8187 mA
[14:07:46.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 25.2188 mA
[14:07:46.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  77 Ia 22.8187 mA
[14:07:47.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  84 Ia 26.0188 mA
[14:07:47.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  73 Ia 22.8187 mA
[14:07:47.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 24.4188 mA
[14:07:47.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.2188 mA
[14:07:47.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  95 Ia 25.2188 mA
[14:07:47.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  89 Ia 23.6188 mA
[14:07:47.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  91 Ia 23.6188 mA
[14:07:47.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  93 Ia 24.4188 mA
[14:07:47.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  92 Ia 23.6188 mA
[14:07:47.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  94 Ia 24.4188 mA
[14:07:48.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  93 Ia 24.4188 mA
[14:07:48.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  92 Ia 24.4188 mA
[14:07:48.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  91 Ia 23.6188 mA
[14:07:48.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  93 Ia 24.4188 mA
[14:07:48.469] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  92 Ia 24.4188 mA
[14:07:48.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.8187 mA
[14:07:48.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 24.4188 mA
[14:07:48.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  84 Ia 24.4188 mA
[14:07:48.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  83 Ia 24.4188 mA
[14:07:48.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  82 Ia 23.6188 mA
[14:07:49.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  84 Ia 24.4188 mA
[14:07:49.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 24.4188 mA
[14:07:49.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  82 Ia 23.6188 mA
[14:07:49.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 24.4188 mA
[14:07:49.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  83 Ia 24.4188 mA
[14:07:49.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  82 Ia 24.4188 mA
[14:07:49.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  81 Ia 23.6188 mA
[14:07:49.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.0187 mA
[14:07:49.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  90 Ia 24.4188 mA
[14:07:49.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  89 Ia 24.4188 mA
[14:07:50.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  88 Ia 24.4188 mA
[14:07:50.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  87 Ia 24.4188 mA
[14:07:50.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  86 Ia 24.4188 mA
[14:07:50.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 23.6188 mA
[14:07:50.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  87 Ia 24.4188 mA
[14:07:50.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  86 Ia 23.6188 mA
[14:07:50.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  88 Ia 23.6188 mA
[14:07:50.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  90 Ia 24.4188 mA
[14:07:50.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  89 Ia 24.4188 mA
[14:07:50.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.0187 mA
[14:07:51.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  90 Ia 25.2188 mA
[14:07:51.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  84 Ia 23.6188 mA
[14:07:51.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  86 Ia 24.4188 mA
[14:07:51.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  85 Ia 23.6188 mA
[14:07:51.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  87 Ia 25.2188 mA
[14:07:51.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  81 Ia 23.6188 mA
[14:07:51.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 23.6188 mA
[14:07:51.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  85 Ia 24.4188 mA
[14:07:51.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  84 Ia 23.6188 mA
[14:07:52.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  86 Ia 24.4188 mA
[14:07:52.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  85 Ia 24.4188 mA
[14:07:52.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.2188 mA
[14:07:52.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  95 Ia 25.2188 mA
[14:07:52.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  89 Ia 23.6188 mA
[14:07:52.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  91 Ia 24.4188 mA
[14:07:52.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  90 Ia 24.4188 mA
[14:07:52.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  89 Ia 24.4188 mA
[14:07:52.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  88 Ia 23.6188 mA
[14:07:52.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  90 Ia 24.4188 mA
[14:07:53.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  89 Ia 23.6188 mA
[14:07:53.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  91 Ia 24.4188 mA
[14:07:53.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  90 Ia 24.4188 mA
[14:07:53.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  89 Ia 23.6188 mA
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  92
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  89
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  92
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  89
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  76
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  75
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[14:07:53.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  92
[14:07:53.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[14:07:53.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  89
[14:07:53.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[14:07:53.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  89
[14:07:55.169] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[14:07:55.169] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1
[14:07:55.199] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:55.199] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:07:55.199] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:55.337] <TB3>     INFO: Expecting 231680 events.
[14:08:03.520] <TB3>     INFO: 231680 events read in total (7466ms).
[14:08:03.672] <TB3>     INFO: Test took 8470ms.
[14:08:03.874] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 58
[14:08:03.877] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 57
[14:08:03.881] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 62
[14:08:03.884] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 102 and Delta(CalDel) = 63
[14:08:03.888] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 111 and Delta(CalDel) = 59
[14:08:03.891] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 111 and Delta(CalDel) = 59
[14:08:03.895] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:08:03.898] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:08:03.902] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 107 and Delta(CalDel) = 63
[14:08:03.905] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 60
[14:08:03.909] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 57
[14:08:03.912] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 83 and Delta(CalDel) = 58
[14:08:03.916] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 101 and Delta(CalDel) = 63
[14:08:03.919] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 63
[14:08:03.923] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:08:03.926] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 56
[14:08:03.967] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:08:04.003] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:04.003] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:08:04.003] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:04.138] <TB3>     INFO: Expecting 231680 events.
[14:08:12.391] <TB3>     INFO: 231680 events read in total (7538ms).
[14:08:12.396] <TB3>     INFO: Test took 8389ms.
[14:08:12.417] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[14:08:12.734] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 28.5
[14:08:12.738] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[14:08:12.742] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[14:08:12.745] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[14:08:12.749] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 108 +/- 29
[14:08:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[14:08:12.757] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:08:12.760] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32
[14:08:12.764] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[14:08:12.768] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[14:08:12.772] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29
[14:08:12.776] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:08:12.780] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31.5
[14:08:12.784] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[14:08:12.787] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29.5
[14:08:12.823] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:08:12.823] <TB3>     INFO: CalDel:      125   123   141   137   113   108   125   127   141   128   119   131   133   126   122   109
[14:08:12.823] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:08:12.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat
[14:08:12.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C1.dat
[14:08:12.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C2.dat
[14:08:12.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C3.dat
[14:08:12.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C4.dat
[14:08:12.829] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C5.dat
[14:08:12.829] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C6.dat
[14:08:12.829] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C7.dat
[14:08:12.829] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C8.dat
[14:08:12.829] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C9.dat
[14:08:12.829] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C10.dat
[14:08:12.830] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C11.dat
[14:08:12.830] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C12.dat
[14:08:12.830] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C13.dat
[14:08:12.830] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C14.dat
[14:08:12.830] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:12.830] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:08:12.830] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:12.830] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[14:08:12.830] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:08:12.915] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:08:12.915] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:08:12.915] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:08:12.915] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:08:12.918] <TB3>     INFO: ######################################################################
[14:08:12.918] <TB3>     INFO: PixTestTiming::doTest()
[14:08:12.918] <TB3>     INFO: ######################################################################
[14:08:12.918] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:12.918] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:08:12.918] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:12.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:08:14.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:08:17.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:08:19.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:08:21.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:08:23.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:08:26.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:08:28.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:08:30.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:08:32.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:08:35.272] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:08:37.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:08:39.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:08:42.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:08:44.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:08:46.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:08:48.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:08:50.430] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:08:52.704] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:08:54.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:08:57.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:08:59.523] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:09:01.796] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:09:04.069] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:09:06.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:09:07.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:09:09.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:09:10.905] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:09:12.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:09:13.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:09:15.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:09:16.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:09:18.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:09:20.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:09:21.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:09:23.069] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:09:24.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:09:26.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:09:27.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:09:29.151] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:09:30.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:09:32.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:09:35.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:09:37.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:09:39.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:09:42.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:09:44.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:09:46.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:09:48.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:09:51.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:09:53.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:09:55.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:09:57.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:10:00.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:10:02.499] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:10:04.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:10:07.046] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:10:09.320] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:10:11.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:10:13.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:10:16.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:10:18.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:10:20.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:10:22.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:10:25.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:10:27.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:10:29.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:10:32.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:10:34.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:10:36.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:10:38.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:10:41.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:10:43.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:10:45.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:10:47.962] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:10:50.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:52.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:54.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:57.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:59.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:11:01.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:11:03.122] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:11:05.395] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:11:07.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:11:09.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:11:12.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:11:14.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:11:16.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:11:19.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:11:20.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:11:22.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:11:23.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:11:25.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:11:27.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:11:28.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:11:30.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:11:31.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:11:33.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:11:34.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:11:36.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:11:37.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:11:39.171] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:11:40.691] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:11:42.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:11:43.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:11:46.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:11:48.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:11:50.550] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:11:52.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:11:55.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:11:57.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:11:59.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:12:01.916] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:12:04.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:12:06.462] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:12:08.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:12:11.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:12:13.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:12:15.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:12:17.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:12:20.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:12:22.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:12:24.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:12:26.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:12:29.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:12:31.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:12:33.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:12:36.015] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:12:38.673] <TB3>     INFO: TBM Phase Settings: 240
[14:12:38.674] <TB3>     INFO: 400MHz Phase: 4
[14:12:38.674] <TB3>     INFO: 160MHz Phase: 7
[14:12:38.674] <TB3>     INFO: Functional Phase Area: 6
[14:12:38.677] <TB3>     INFO: Test took 265759 ms.
[14:12:38.677] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:12:38.677] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:38.677] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:12:38.677] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:38.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:12:40.571] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:12:42.278] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:12:43.985] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:12:45.505] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:12:47.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:12:49.296] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:12:51.191] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:12:53.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:12:54.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:12:57.067] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:12:59.340] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:13:01.613] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:13:03.886] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:13:06.160] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:13:08.433] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:13:10.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:13:11.660] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:13:13.933] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:13:16.206] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:13:18.479] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:13:20.753] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:13:23.026] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:13:25.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:13:26.819] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:13:28.338] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:13:30.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:13:32.894] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:13:35.167] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:13:37.441] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:13:39.714] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:13:41.987] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:13:43.883] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:13:45.401] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:13:47.676] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:13:49.948] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:13:52.221] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:13:54.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:13:56.768] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:13:59.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:14:01.125] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:14:02.645] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:14:04.918] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:14:07.191] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:14:09.464] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:14:11.737] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:14:14.010] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:14:16.283] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:14:17.991] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:14:19.510] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:14:21.785] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:14:24.058] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:14:26.331] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:14:28.604] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:14:30.878] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:14:33.156] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:14:34.863] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:14:36.383] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:14:37.903] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:14:39.422] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:14:40.942] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:14:42.461] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:14:43.981] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:14:45.502] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:14:47.403] <TB3>     INFO: ROC Delay Settings: 219
[14:14:47.403] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:14:47.403] <TB3>     INFO: ROC Port 0 Delay: 3
[14:14:47.403] <TB3>     INFO: ROC Port 1 Delay: 3
[14:14:47.403] <TB3>     INFO: Functional ROC Area: 6
[14:14:47.406] <TB3>     INFO: Test took 128729 ms.
[14:14:47.406] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:14:47.406] <TB3>     INFO:    ----------------------------------------------------------------------
[14:14:47.406] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:14:47.406] <TB3>     INFO:    ----------------------------------------------------------------------
[14:14:48.546] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4208 4209 4209 4208 4208 4208 4208 4208 e062 c000 a101 80b1 4208 4209 4208 4208 4208 4208 4208 4208 e062 c000 
[14:14:48.546] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4208 4208 4208 4208 4209 4209 4209 4209 e022 c000 a102 80c0 4208 4209 4209 4209 4208 4208 4208 4209 e022 c000 
[14:14:48.546] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4209 4208 4208 4209 4209 4209 4209 4209 e022 c000 a103 8000 4209 4208 4209 4209 4209 4209 4209 4209 e022 c000 
[14:14:48.546] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:15:02.644] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:02.644] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:15:16.718] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:16.718] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:15:30.796] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:30.796] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:15:44.874] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:44.874] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:15:58.943] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:58.943] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:16:13.006] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:13.006] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:16:27.173] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:27.173] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:16:41.453] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:41.453] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:16:55.444] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:55.444] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:17:09.430] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:09.812] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:09.828] <TB3>     INFO: Decoding statistics:
[14:17:09.828] <TB3>     INFO:   General information:
[14:17:09.828] <TB3>     INFO: 	 16bit words read:         240000000
[14:17:09.828] <TB3>     INFO: 	 valid events total:       20000000
[14:17:09.828] <TB3>     INFO: 	 empty events:             20000000
[14:17:09.828] <TB3>     INFO: 	 valid events with pixels: 0
[14:17:09.828] <TB3>     INFO: 	 valid pixel hits:         0
[14:17:09.828] <TB3>     INFO:   Event errors: 	           0
[14:17:09.828] <TB3>     INFO: 	 start marker:             0
[14:17:09.828] <TB3>     INFO: 	 stop marker:              0
[14:17:09.828] <TB3>     INFO: 	 overflow:                 0
[14:17:09.828] <TB3>     INFO: 	 invalid 5bit words:       0
[14:17:09.828] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:17:09.828] <TB3>     INFO:   TBM errors: 		           0
[14:17:09.828] <TB3>     INFO: 	 flawed TBM headers:       0
[14:17:09.828] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:17:09.828] <TB3>     INFO: 	 event ID mismatches:      0
[14:17:09.828] <TB3>     INFO:   ROC errors: 		           0
[14:17:09.828] <TB3>     INFO: 	 missing ROC header(s):    0
[14:17:09.828] <TB3>     INFO: 	 misplaced readback start: 0
[14:17:09.828] <TB3>     INFO:   Pixel decoding errors:	   0
[14:17:09.828] <TB3>     INFO: 	 pixel data incomplete:    0
[14:17:09.828] <TB3>     INFO: 	 pixel address:            0
[14:17:09.828] <TB3>     INFO: 	 pulse height fill bit:    0
[14:17:09.828] <TB3>     INFO: 	 buffer corruption:        0
[14:17:09.828] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:09.828] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:17:09.828] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:09.828] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:09.828] <TB3>     INFO:    Read back bit status: 1
[14:17:09.828] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:09.828] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:09.828] <TB3>     INFO:    Timings are good!
[14:17:09.828] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:09.828] <TB3>     INFO: Test took 142422 ms.
[14:17:09.828] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:17:09.828] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:17:09.829] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:17:09.829] <TB3>     INFO: PixTestTiming::doTest took 536913 ms.
[14:17:09.829] <TB3>     INFO: PixTestTiming::doTest() done
[14:17:09.829] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:17:09.829] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:17:09.829] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:17:09.829] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:17:09.829] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:17:09.830] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:17:09.830] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:17:10.179] <TB3>     INFO: ######################################################################
[14:17:10.179] <TB3>     INFO: PixTestAlive::doTest()
[14:17:10.179] <TB3>     INFO: ######################################################################
[14:17:10.182] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:10.182] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:10.182] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:10.183] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:10.534] <TB3>     INFO: Expecting 41600 events.
[14:17:14.641] <TB3>     INFO: 41600 events read in total (3392ms).
[14:17:14.642] <TB3>     INFO: Test took 4459ms.
[14:17:14.650] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:14.650] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:17:14.650] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:17:15.027] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:17:15.027] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:15.027] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:15.030] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:15.030] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:15.030] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:15.031] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:15.375] <TB3>     INFO: Expecting 41600 events.
[14:17:18.341] <TB3>     INFO: 41600 events read in total (2252ms).
[14:17:18.342] <TB3>     INFO: Test took 3311ms.
[14:17:18.342] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:18.342] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:17:18.342] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:17:18.342] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:17:18.749] <TB3>     INFO: PixTestAlive::maskTest() done
[14:17:18.749] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:18.752] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:18.752] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:18.752] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:18.754] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:19.097] <TB3>     INFO: Expecting 41600 events.
[14:17:23.177] <TB3>     INFO: 41600 events read in total (3365ms).
[14:17:23.178] <TB3>     INFO: Test took 4424ms.
[14:17:23.186] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:23.186] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:17:23.186] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:17:23.564] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:17:23.564] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:23.564] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:17:23.564] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:17:23.572] <TB3>     INFO: ######################################################################
[14:17:23.572] <TB3>     INFO: PixTestTrim::doTest()
[14:17:23.572] <TB3>     INFO: ######################################################################
[14:17:23.574] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:23.574] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:17:23.574] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:23.652] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:17:23.652] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:17:23.665] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:23.665] <TB3>     INFO:     run 1 of 1
[14:17:23.665] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:24.008] <TB3>     INFO: Expecting 5025280 events.
[14:18:09.013] <TB3>     INFO: 1405616 events read in total (44290ms).
[14:18:53.015] <TB3>     INFO: 2798432 events read in total (88292ms).
[14:19:36.087] <TB3>     INFO: 4204376 events read in total (131365ms).
[14:20:01.965] <TB3>     INFO: 5025280 events read in total (157242ms).
[14:20:02.004] <TB3>     INFO: Test took 158339ms.
[14:20:02.061] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:02.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:03.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:05.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:06.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:07.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:09.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:10.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:12.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:13.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:14.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:16.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:17.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:19.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:20.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:21.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:23.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:24.640] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 212246528
[14:20:24.643] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7581 minThrLimit = 97.7165 minThrNLimit = 121.838 -> result = 97.7581 -> 97
[14:20:24.643] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1135 minThrLimit = 98.104 minThrNLimit = 121.692 -> result = 98.1135 -> 98
[14:20:24.644] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6979 minThrLimit = 86.6666 minThrNLimit = 108.095 -> result = 86.6979 -> 86
[14:20:24.644] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.029 minThrLimit = 100.024 minThrNLimit = 124.303 -> result = 100.029 -> 100
[14:20:24.645] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9946 minThrLimit = 95.9783 minThrNLimit = 117.053 -> result = 95.9946 -> 95
[14:20:24.645] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.853 minThrLimit = 106.72 minThrNLimit = 133.663 -> result = 106.853 -> 106
[14:20:24.646] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8779 minThrLimit = 96.8651 minThrNLimit = 116.557 -> result = 96.8779 -> 96
[14:20:24.646] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.421 minThrLimit = 102.384 minThrNLimit = 124.867 -> result = 102.421 -> 102
[14:20:24.647] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.701 minThrLimit = 100.65 minThrNLimit = 123.239 -> result = 100.701 -> 100
[14:20:24.647] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.854 minThrLimit = 94.8423 minThrNLimit = 117.329 -> result = 94.854 -> 94
[14:20:24.647] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6779 minThrLimit = 97.6734 minThrNLimit = 122.467 -> result = 97.6779 -> 97
[14:20:24.648] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.4467 minThrLimit = 80.4392 minThrNLimit = 103.075 -> result = 80.4467 -> 80
[14:20:24.648] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.452 minThrLimit = 89.3402 minThrNLimit = 114.991 -> result = 89.452 -> 89
[14:20:24.648] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7448 minThrLimit = 96.7387 minThrNLimit = 116.633 -> result = 96.7448 -> 96
[14:20:24.649] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0652 minThrLimit = 91.02 minThrNLimit = 112.167 -> result = 91.0652 -> 91
[14:20:24.649] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3665 minThrLimit = 96.3504 minThrNLimit = 119.309 -> result = 96.3665 -> 96
[14:20:24.649] <TB3>     INFO: ROC 0 VthrComp = 97
[14:20:24.649] <TB3>     INFO: ROC 1 VthrComp = 98
[14:20:24.650] <TB3>     INFO: ROC 2 VthrComp = 86
[14:20:24.650] <TB3>     INFO: ROC 3 VthrComp = 100
[14:20:24.650] <TB3>     INFO: ROC 4 VthrComp = 95
[14:20:24.650] <TB3>     INFO: ROC 5 VthrComp = 106
[14:20:24.651] <TB3>     INFO: ROC 6 VthrComp = 96
[14:20:24.651] <TB3>     INFO: ROC 7 VthrComp = 102
[14:20:24.651] <TB3>     INFO: ROC 8 VthrComp = 100
[14:20:24.651] <TB3>     INFO: ROC 9 VthrComp = 94
[14:20:24.653] <TB3>     INFO: ROC 10 VthrComp = 97
[14:20:24.653] <TB3>     INFO: ROC 11 VthrComp = 80
[14:20:24.653] <TB3>     INFO: ROC 12 VthrComp = 89
[14:20:24.653] <TB3>     INFO: ROC 13 VthrComp = 96
[14:20:24.655] <TB3>     INFO: ROC 14 VthrComp = 91
[14:20:24.655] <TB3>     INFO: ROC 15 VthrComp = 96
[14:20:24.655] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:20:24.655] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:20:24.665] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:24.665] <TB3>     INFO:     run 1 of 1
[14:20:24.665] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:25.013] <TB3>     INFO: Expecting 5025280 events.
[14:21:00.745] <TB3>     INFO: 886536 events read in total (35017ms).
[14:21:35.815] <TB3>     INFO: 1771552 events read in total (70087ms).
[14:22:09.584] <TB3>     INFO: 2655512 events read in total (103856ms).
[14:22:44.344] <TB3>     INFO: 3530384 events read in total (138616ms).
[14:23:20.637] <TB3>     INFO: 4401296 events read in total (174910ms).
[14:23:45.767] <TB3>     INFO: 5025280 events read in total (200039ms).
[14:23:45.834] <TB3>     INFO: Test took 201169ms.
[14:23:46.010] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:46.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:47.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:49.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:51.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:52.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:54.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:56.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:57.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:59.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:01.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:02.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:04.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:05.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:07.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:09.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:10.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:12.442] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288636928
[14:24:12.446] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1152 for pixel 11/62 mean/min/max = 44.8141/32.395/57.2331
[14:24:12.446] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.5664 for pixel 0/76 mean/min/max = 46.0656/31.2957/60.8355
[14:24:12.446] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.727 for pixel 0/3 mean/min/max = 46.0335/32.1385/59.9284
[14:24:12.447] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.2076 for pixel 15/8 mean/min/max = 44.2924/31.3556/57.2292
[14:24:12.447] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.9583 for pixel 29/1 mean/min/max = 46.2068/33.3762/59.0375
[14:24:12.447] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 61.1366 for pixel 25/22 mean/min/max = 48.0479/34.9515/61.1443
[14:24:12.448] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.7831 for pixel 26/19 mean/min/max = 44.7284/33.2912/56.1656
[14:24:12.448] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.4792 for pixel 12/3 mean/min/max = 43.692/31.806/55.578
[14:24:12.448] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.982 for pixel 17/9 mean/min/max = 46.6511/32.3163/60.986
[14:24:12.449] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.71 for pixel 24/5 mean/min/max = 44.9003/33.9829/55.8177
[14:24:12.449] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.1672 for pixel 17/3 mean/min/max = 44.4681/32.6881/56.2482
[14:24:12.449] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.9866 for pixel 6/0 mean/min/max = 44.2951/33.5225/55.0678
[14:24:12.450] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.1413 for pixel 2/9 mean/min/max = 45.1482/34.0501/56.2462
[14:24:12.450] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7981 for pixel 6/27 mean/min/max = 44.9913/33.1102/56.8725
[14:24:12.450] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.3198 for pixel 25/13 mean/min/max = 45.2168/34.0685/56.3651
[14:24:12.451] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.103 for pixel 0/19 mean/min/max = 45.397/31.619/59.1751
[14:24:12.451] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:12.583] <TB3>     INFO: Expecting 411648 events.
[14:24:20.172] <TB3>     INFO: 411648 events read in total (6874ms).
[14:24:20.178] <TB3>     INFO: Expecting 411648 events.
[14:24:27.722] <TB3>     INFO: 411648 events read in total (6880ms).
[14:24:27.731] <TB3>     INFO: Expecting 411648 events.
[14:24:35.286] <TB3>     INFO: 411648 events read in total (6893ms).
[14:24:35.297] <TB3>     INFO: Expecting 411648 events.
[14:24:42.984] <TB3>     INFO: 411648 events read in total (7028ms).
[14:24:42.998] <TB3>     INFO: Expecting 411648 events.
[14:24:50.561] <TB3>     INFO: 411648 events read in total (6904ms).
[14:24:50.576] <TB3>     INFO: Expecting 411648 events.
[14:24:58.180] <TB3>     INFO: 411648 events read in total (6947ms).
[14:24:58.199] <TB3>     INFO: Expecting 411648 events.
[14:25:05.716] <TB3>     INFO: 411648 events read in total (6871ms).
[14:25:05.737] <TB3>     INFO: Expecting 411648 events.
[14:25:13.307] <TB3>     INFO: 411648 events read in total (6920ms).
[14:25:13.330] <TB3>     INFO: Expecting 411648 events.
[14:25:20.948] <TB3>     INFO: 411648 events read in total (6971ms).
[14:25:20.974] <TB3>     INFO: Expecting 411648 events.
[14:25:28.484] <TB3>     INFO: 411648 events read in total (6868ms).
[14:25:28.511] <TB3>     INFO: Expecting 411648 events.
[14:25:36.141] <TB3>     INFO: 411648 events read in total (6985ms).
[14:25:36.172] <TB3>     INFO: Expecting 411648 events.
[14:25:43.550] <TB3>     INFO: 411648 events read in total (6738ms).
[14:25:43.584] <TB3>     INFO: Expecting 411648 events.
[14:25:51.017] <TB3>     INFO: 411648 events read in total (6792ms).
[14:25:51.053] <TB3>     INFO: Expecting 411648 events.
[14:25:58.414] <TB3>     INFO: 411648 events read in total (6728ms).
[14:25:58.455] <TB3>     INFO: Expecting 411648 events.
[14:26:05.963] <TB3>     INFO: 411648 events read in total (6876ms).
[14:26:06.006] <TB3>     INFO: Expecting 411648 events.
[14:26:13.496] <TB3>     INFO: 411648 events read in total (6862ms).
[14:26:13.538] <TB3>     INFO: Test took 121087ms.
[14:26:14.043] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5506 < 35 for itrim+1 = 93; old thr = 34.5494 ... break
[14:26:14.075] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6619 < 35 for itrim+1 = 115; old thr = 34.951 ... break
[14:26:14.105] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1131 < 35 for itrim = 101; old thr = 33.608 ... break
[14:26:14.139] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1171 < 35 for itrim = 105; old thr = 34.1494 ... break
[14:26:14.174] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0609 < 35 for itrim = 100; old thr = 34.6994 ... break
[14:26:14.215] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4534 < 35 for itrim+1 = 120; old thr = 34.8612 ... break
[14:26:14.249] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3399 < 35 for itrim+1 = 96; old thr = 34.8645 ... break
[14:26:14.290] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2269 < 35 for itrim = 103; old thr = 34.1785 ... break
[14:26:14.330] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0697 < 35 for itrim = 124; old thr = 34.067 ... break
[14:26:14.367] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1556 < 35 for itrim = 94; old thr = 34.2972 ... break
[14:26:14.409] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0324 < 35 for itrim+1 = 97; old thr = 34.805 ... break
[14:26:14.445] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2788 < 35 for itrim = 91; old thr = 34.4718 ... break
[14:26:14.489] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2698 < 35 for itrim = 108; old thr = 34.6002 ... break
[14:26:14.523] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1546 < 35 for itrim = 109; old thr = 34.5517 ... break
[14:26:14.560] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7853 < 35 for itrim+1 = 98; old thr = 34.5052 ... break
[14:26:14.591] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0657 < 35 for itrim = 101; old thr = 34.4535 ... break
[14:26:14.667] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:26:14.677] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:14.677] <TB3>     INFO:     run 1 of 1
[14:26:14.677] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:15.021] <TB3>     INFO: Expecting 5025280 events.
[14:26:49.813] <TB3>     INFO: 870736 events read in total (34078ms).
[14:27:24.558] <TB3>     INFO: 1740240 events read in total (68823ms).
[14:27:59.609] <TB3>     INFO: 2609304 events read in total (103874ms).
[14:28:34.532] <TB3>     INFO: 3468560 events read in total (138797ms).
[14:29:08.340] <TB3>     INFO: 4323248 events read in total (172605ms).
[14:29:37.007] <TB3>     INFO: 5025280 events read in total (201272ms).
[14:29:37.088] <TB3>     INFO: Test took 202411ms.
[14:29:37.269] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:37.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:39.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:40.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:42.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:44.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:45.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:47.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:48.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:50.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:52.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:53.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:55.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:56.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:58.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:59.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:01.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:03.170] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259788800
[14:30:03.172] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.871557 .. 52.183647
[14:30:03.248] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:30:03.259] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:03.259] <TB3>     INFO:     run 1 of 1
[14:30:03.259] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:03.610] <TB3>     INFO: Expecting 1797120 events.
[14:30:43.312] <TB3>     INFO: 1079568 events read in total (38987ms).
[14:31:09.556] <TB3>     INFO: 1797120 events read in total (65231ms).
[14:31:09.578] <TB3>     INFO: Test took 66320ms.
[14:31:09.622] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:09.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:10.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:11.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:12.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:13.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:14.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:15.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:16.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:17.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:18.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:19.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:20.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:21.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:23.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:24.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:25.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:26.088] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302448640
[14:31:26.168] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.193678 .. 46.088584
[14:31:26.243] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:31:26.253] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:26.253] <TB3>     INFO:     run 1 of 1
[14:31:26.253] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:26.597] <TB3>     INFO: Expecting 1630720 events.
[14:32:07.159] <TB3>     INFO: 1130584 events read in total (39847ms).
[14:32:25.385] <TB3>     INFO: 1630720 events read in total (58073ms).
[14:32:25.407] <TB3>     INFO: Test took 59155ms.
[14:32:25.447] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:25.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:26.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:27.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:28.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:29.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:30.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:31.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:32.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:33.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:34.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:35.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:36.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:37.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:38.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:39.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:40.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:41.021] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296710144
[14:32:41.105] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.156627 .. 42.777944
[14:32:41.182] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:32:41.192] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:41.192] <TB3>     INFO:     run 1 of 1
[14:32:41.192] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:41.539] <TB3>     INFO: Expecting 1364480 events.
[14:33:22.118] <TB3>     INFO: 1143872 events read in total (39864ms).
[14:33:30.228] <TB3>     INFO: 1364480 events read in total (47975ms).
[14:33:30.247] <TB3>     INFO: Test took 49056ms.
[14:33:30.280] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:30.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:31.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:32.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:33.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:34.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:35.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:35.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:36.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:37.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:38.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:39.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:40.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:41.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:42.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:43.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:44.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:45.280] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271872000
[14:33:45.360] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.932824 .. 42.777944
[14:33:45.434] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:33:45.444] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:45.444] <TB3>     INFO:     run 1 of 1
[14:33:45.444] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:45.786] <TB3>     INFO: Expecting 1297920 events.
[14:34:25.367] <TB3>     INFO: 1125376 events read in total (38866ms).
[14:34:31.730] <TB3>     INFO: 1297920 events read in total (45229ms).
[14:34:31.748] <TB3>     INFO: Test took 46304ms.
[14:34:31.781] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:31.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:32.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:33.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:34.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:35.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:36.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:37.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:38.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:39.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:40.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:41.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:42.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:43.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:44.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:44.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:45.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:46.860] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312881152
[14:34:46.943] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:34:46.943] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:34:46.953] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:46.953] <TB3>     INFO:     run 1 of 1
[14:34:46.953] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:47.295] <TB3>     INFO: Expecting 1364480 events.
[14:35:26.994] <TB3>     INFO: 1075552 events read in total (38984ms).
[14:35:37.305] <TB3>     INFO: 1364480 events read in total (49295ms).
[14:35:37.327] <TB3>     INFO: Test took 50375ms.
[14:35:37.361] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:37.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:38.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:39.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:40.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:41.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:42.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:43.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:44.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:45.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:46.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:47.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:48.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:49.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:50.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:51.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:52.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:53.112] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356569088
[14:35:53.153] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[14:35:53.153] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[14:35:53.153] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[14:35:53.153] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[14:35:53.154] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[14:35:53.155] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[14:35:53.155] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C0.dat
[14:35:53.162] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C1.dat
[14:35:53.169] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C2.dat
[14:35:53.177] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C3.dat
[14:35:53.184] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C4.dat
[14:35:53.191] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C5.dat
[14:35:53.199] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C6.dat
[14:35:53.206] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C7.dat
[14:35:53.213] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C8.dat
[14:35:53.221] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C9.dat
[14:35:53.228] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C10.dat
[14:35:53.235] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C11.dat
[14:35:53.242] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C12.dat
[14:35:53.250] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C13.dat
[14:35:53.257] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C14.dat
[14:35:53.264] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C15.dat
[14:35:53.272] <TB3>     INFO: PixTestTrim::trimTest() done
[14:35:53.272] <TB3>     INFO: vtrim:      93 115 101 105 100 120  96 103 124  94  97  91 108 109  98 101 
[14:35:53.272] <TB3>     INFO: vthrcomp:   97  98  86 100  95 106  96 102 100  94  97  80  89  96  91  96 
[14:35:53.272] <TB3>     INFO: vcal mean:  34.95  35.01  35.02  34.95  35.00  34.96  34.98  34.97  34.95  34.98  34.97  34.97  34.98  34.98  34.99  35.01 
[14:35:53.272] <TB3>     INFO: vcal RMS:    0.81   0.88   0.85   0.84   0.80   0.85   0.85   0.88   0.94   0.79   0.80   0.74   0.76   0.85   0.80   0.85 
[14:35:53.272] <TB3>     INFO: bits mean:   9.38   9.47   9.11   9.99   9.07   8.53   9.70  10.47   9.53   9.37   9.81   9.88   9.28   9.90   9.38   9.57 
[14:35:53.272] <TB3>     INFO: bits RMS:    2.81   2.83   2.90   2.69   2.65   2.54   2.53   2.40   2.61   2.58   2.60   2.46   2.58   2.46   2.54   2.77 
[14:35:53.282] <TB3>     INFO:    ----------------------------------------------------------------------
[14:35:53.282] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:35:53.282] <TB3>     INFO:    ----------------------------------------------------------------------
[14:35:53.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:35:53.284] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:35:53.294] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:53.294] <TB3>     INFO:     run 1 of 1
[14:35:53.295] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:53.646] <TB3>     INFO: Expecting 4160000 events.
[14:36:41.087] <TB3>     INFO: 1139190 events read in total (46726ms).
[14:37:26.948] <TB3>     INFO: 2268955 events read in total (92587ms).
[14:38:11.812] <TB3>     INFO: 3386945 events read in total (137451ms).
[14:38:44.019] <TB3>     INFO: 4160000 events read in total (169658ms).
[14:38:44.071] <TB3>     INFO: Test took 170776ms.
[14:38:44.191] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:44.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:46.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:48.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:50.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:52.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:53.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:55.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:57.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:59.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:01.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:03.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:05.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:07.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:09.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:11.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:12.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:14.840] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304336896
[14:39:14.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:39:14.916] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:39:14.916] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:39:14.927] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:14.927] <TB3>     INFO:     run 1 of 1
[14:39:14.927] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:15.278] <TB3>     INFO: Expecting 3536000 events.
[14:40:01.709] <TB3>     INFO: 1191275 events read in total (45716ms).
[14:40:48.363] <TB3>     INFO: 2366210 events read in total (92370ms).
[14:41:34.337] <TB3>     INFO: 3535740 events read in total (138344ms).
[14:41:34.732] <TB3>     INFO: 3536000 events read in total (138739ms).
[14:41:34.769] <TB3>     INFO: Test took 139842ms.
[14:41:34.860] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:35.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:36.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:38.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:40.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:41.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:43.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:45.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:47.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:48.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:50.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:52.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:54.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:55.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:57.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:59.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:01.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:02.961] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361893888
[14:42:02.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:42:03.035] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:42:03.035] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:42:03.045] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:03.046] <TB3>     INFO:     run 1 of 1
[14:42:03.046] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:03.394] <TB3>     INFO: Expecting 3286400 events.
[14:42:52.392] <TB3>     INFO: 1244335 events read in total (48283ms).
[14:43:39.484] <TB3>     INFO: 2466275 events read in total (95375ms).
[14:44:11.503] <TB3>     INFO: 3286400 events read in total (127394ms).
[14:44:11.537] <TB3>     INFO: Test took 128491ms.
[14:44:11.612] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:11.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:13.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:15.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:16.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:18.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:19.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:21.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:23.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:24.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:26.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:28.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:29.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:31.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:33.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:35.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:36.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:38.520] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361893888
[14:44:38.521] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:44:38.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:44:38.596] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:44:38.608] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:38.608] <TB3>     INFO:     run 1 of 1
[14:44:38.608] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:38.956] <TB3>     INFO: Expecting 3286400 events.
[14:45:28.329] <TB3>     INFO: 1243545 events read in total (48658ms).
[14:46:16.251] <TB3>     INFO: 2465065 events read in total (96580ms).
[14:46:48.621] <TB3>     INFO: 3286400 events read in total (128951ms).
[14:46:48.662] <TB3>     INFO: Test took 130054ms.
[14:46:48.739] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:48.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:50.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:52.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:53.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:55.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:57.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:58.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:00.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:01.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:03.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:05.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:06.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:08.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:10.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:11.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:13.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:15.227] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364793856
[14:47:15.228] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:47:15.301] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:47:15.301] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:47:15.311] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:15.311] <TB3>     INFO:     run 1 of 1
[14:47:15.311] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:15.654] <TB3>     INFO: Expecting 3286400 events.
[14:48:04.248] <TB3>     INFO: 1243050 events read in total (47879ms).
[14:48:53.087] <TB3>     INFO: 2463870 events read in total (96719ms).
[14:49:25.783] <TB3>     INFO: 3286400 events read in total (129415ms).
[14:49:25.821] <TB3>     INFO: Test took 130510ms.
[14:49:25.898] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:26.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:27.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:29.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:31.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:32.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:34.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:35.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:37.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:39.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:40.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:42.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:44.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:46.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:47.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:49.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:51.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:52.815] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364965888
[14:49:52.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.70423, thr difference RMS: 1.62442
[14:49:52.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.05438, thr difference RMS: 1.61938
[14:49:52.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.83355, thr difference RMS: 1.57293
[14:49:52.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.13503, thr difference RMS: 1.56079
[14:49:52.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.09292, thr difference RMS: 1.59108
[14:49:52.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.4912, thr difference RMS: 1.22937
[14:49:52.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.96252, thr difference RMS: 1.75801
[14:49:52.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.3278, thr difference RMS: 1.43719
[14:49:52.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.80068, thr difference RMS: 1.4236
[14:49:52.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.29297, thr difference RMS: 1.66532
[14:49:52.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.13959, thr difference RMS: 1.6677
[14:49:52.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.98408, thr difference RMS: 1.18736
[14:49:52.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.24047, thr difference RMS: 1.4741
[14:49:52.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.24153, thr difference RMS: 1.78674
[14:49:52.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.17716, thr difference RMS: 1.63163
[14:49:52.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.68733, thr difference RMS: 1.6405
[14:49:52.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.77105, thr difference RMS: 1.61507
[14:49:52.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.01811, thr difference RMS: 1.61007
[14:49:52.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.76595, thr difference RMS: 1.56028
[14:49:52.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.02118, thr difference RMS: 1.54548
[14:49:52.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.12598, thr difference RMS: 1.58767
[14:49:52.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.4506, thr difference RMS: 1.23572
[14:49:52.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.9414, thr difference RMS: 1.78651
[14:49:52.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.3561, thr difference RMS: 1.43844
[14:49:52.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.67039, thr difference RMS: 1.42857
[14:49:52.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.32195, thr difference RMS: 1.66165
[14:49:52.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.18215, thr difference RMS: 1.64655
[14:49:52.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.0465, thr difference RMS: 1.1795
[14:49:52.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.15353, thr difference RMS: 1.47546
[14:49:52.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.17458, thr difference RMS: 1.76665
[14:49:52.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.18021, thr difference RMS: 1.63612
[14:49:52.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.77857, thr difference RMS: 1.64601
[14:49:52.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.88888, thr difference RMS: 1.61977
[14:49:52.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.06956, thr difference RMS: 1.6225
[14:49:52.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.78171, thr difference RMS: 1.53841
[14:49:52.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.02176, thr difference RMS: 1.56231
[14:49:52.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.22284, thr difference RMS: 1.5839
[14:49:52.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.4042, thr difference RMS: 1.20478
[14:49:52.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.99123, thr difference RMS: 1.74532
[14:49:52.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.3673, thr difference RMS: 1.40792
[14:49:52.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.67391, thr difference RMS: 1.42226
[14:49:52.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.43258, thr difference RMS: 1.65204
[14:49:52.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.34232, thr difference RMS: 1.62258
[14:49:52.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.10757, thr difference RMS: 1.17757
[14:49:52.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.12826, thr difference RMS: 1.45482
[14:49:52.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.26378, thr difference RMS: 1.76879
[14:49:52.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.17429, thr difference RMS: 1.63207
[14:49:52.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.0325, thr difference RMS: 1.62347
[14:49:52.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.90747, thr difference RMS: 1.62461
[14:49:52.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.11156, thr difference RMS: 1.61488
[14:49:52.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.76413, thr difference RMS: 1.52232
[14:49:52.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.07672, thr difference RMS: 1.55644
[14:49:52.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.27335, thr difference RMS: 1.58416
[14:49:52.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.3641, thr difference RMS: 1.20818
[14:49:52.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.00578, thr difference RMS: 1.73201
[14:49:52.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.4503, thr difference RMS: 1.43848
[14:49:52.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.58655, thr difference RMS: 1.43339
[14:49:52.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.61282, thr difference RMS: 1.64034
[14:49:52.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.47633, thr difference RMS: 1.62241
[14:49:52.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.16082, thr difference RMS: 1.1722
[14:49:52.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.14049, thr difference RMS: 1.47238
[14:49:52.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.28915, thr difference RMS: 1.77647
[14:49:52.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.25383, thr difference RMS: 1.62015
[14:49:52.829] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.27058, thr difference RMS: 1.61988
[14:49:52.936] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:49:52.942] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1949 seconds
[14:49:52.942] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:49:53.644] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:49:53.644] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:49:53.647] <TB3>     INFO: ######################################################################
[14:49:53.647] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:49:53.647] <TB3>     INFO: ######################################################################
[14:49:53.648] <TB3>     INFO:    ----------------------------------------------------------------------
[14:49:53.648] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:49:53.648] <TB3>     INFO:    ----------------------------------------------------------------------
[14:49:53.648] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:49:53.660] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:49:53.660] <TB3>     INFO:     run 1 of 1
[14:49:53.660] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:54.010] <TB3>     INFO: Expecting 59072000 events.
[14:50:22.981] <TB3>     INFO: 1072600 events read in total (28256ms).
[14:50:51.265] <TB3>     INFO: 2141400 events read in total (56540ms).
[14:51:19.515] <TB3>     INFO: 3211200 events read in total (84790ms).
[14:51:50.524] <TB3>     INFO: 4282600 events read in total (115799ms).
[14:52:18.571] <TB3>     INFO: 5350800 events read in total (143846ms).
[14:52:46.460] <TB3>     INFO: 6419600 events read in total (171735ms).
[14:53:14.837] <TB3>     INFO: 7491400 events read in total (200112ms).
[14:53:42.787] <TB3>     INFO: 8560000 events read in total (228062ms).
[14:54:11.366] <TB3>     INFO: 9628800 events read in total (256641ms).
[14:54:39.889] <TB3>     INFO: 10700400 events read in total (285164ms).
[14:55:08.493] <TB3>     INFO: 11769000 events read in total (313768ms).
[14:55:37.002] <TB3>     INFO: 12838600 events read in total (342277ms).
[14:56:05.655] <TB3>     INFO: 13910400 events read in total (370930ms).
[14:56:34.186] <TB3>     INFO: 14979000 events read in total (399461ms).
[14:57:02.766] <TB3>     INFO: 16049200 events read in total (428041ms).
[14:57:31.313] <TB3>     INFO: 17120000 events read in total (456588ms).
[14:57:59.819] <TB3>     INFO: 18188600 events read in total (485095ms).
[14:58:28.431] <TB3>     INFO: 19259600 events read in total (513706ms).
[14:58:56.932] <TB3>     INFO: 20330200 events read in total (542207ms).
[14:59:25.503] <TB3>     INFO: 21398800 events read in total (570778ms).
[14:59:54.033] <TB3>     INFO: 22471600 events read in total (599309ms).
[15:00:22.546] <TB3>     INFO: 23540200 events read in total (627821ms).
[15:00:51.195] <TB3>     INFO: 24609000 events read in total (656470ms).
[15:01:19.724] <TB3>     INFO: 25681200 events read in total (684999ms).
[15:01:48.264] <TB3>     INFO: 26749400 events read in total (713539ms).
[15:02:16.887] <TB3>     INFO: 27818600 events read in total (742162ms).
[15:02:45.436] <TB3>     INFO: 28890600 events read in total (770711ms).
[15:03:13.983] <TB3>     INFO: 29958800 events read in total (799258ms).
[15:03:42.558] <TB3>     INFO: 31026800 events read in total (827833ms).
[15:04:11.144] <TB3>     INFO: 32099000 events read in total (856419ms).
[15:04:39.757] <TB3>     INFO: 33167800 events read in total (885032ms).
[15:05:08.382] <TB3>     INFO: 34236000 events read in total (913657ms).
[15:05:36.937] <TB3>     INFO: 35307600 events read in total (942212ms).
[15:06:05.468] <TB3>     INFO: 36376200 events read in total (970743ms).
[15:06:34.187] <TB3>     INFO: 37444800 events read in total (999462ms).
[15:07:02.932] <TB3>     INFO: 38517000 events read in total (1028207ms).
[15:07:31.618] <TB3>     INFO: 39586000 events read in total (1056893ms).
[15:08:00.199] <TB3>     INFO: 40654000 events read in total (1085474ms).
[15:08:28.857] <TB3>     INFO: 41725200 events read in total (1114133ms).
[15:08:57.515] <TB3>     INFO: 42794200 events read in total (1142790ms).
[15:09:26.223] <TB3>     INFO: 43862200 events read in total (1171498ms).
[15:09:54.804] <TB3>     INFO: 44931400 events read in total (1200079ms).
[15:10:23.536] <TB3>     INFO: 46002000 events read in total (1228811ms).
[15:10:52.167] <TB3>     INFO: 47070000 events read in total (1257442ms).
[15:11:20.815] <TB3>     INFO: 48138000 events read in total (1286090ms).
[15:11:49.379] <TB3>     INFO: 49209800 events read in total (1314654ms).
[15:12:17.940] <TB3>     INFO: 50277600 events read in total (1343215ms).
[15:12:46.365] <TB3>     INFO: 51345400 events read in total (1371640ms).
[15:13:15.045] <TB3>     INFO: 52414200 events read in total (1400320ms).
[15:13:43.604] <TB3>     INFO: 53485000 events read in total (1428879ms).
[15:14:12.338] <TB3>     INFO: 54553000 events read in total (1457613ms).
[15:14:40.976] <TB3>     INFO: 55621200 events read in total (1486251ms).
[15:15:09.556] <TB3>     INFO: 56691800 events read in total (1514831ms).
[15:15:38.210] <TB3>     INFO: 57760000 events read in total (1543485ms).
[15:16:06.814] <TB3>     INFO: 58828200 events read in total (1572089ms).
[15:16:13.556] <TB3>     INFO: 59072000 events read in total (1578831ms).
[15:16:13.576] <TB3>     INFO: Test took 1579916ms.
[15:16:13.633] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:13.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:13.758] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:14.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:14.920] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:16.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:16.084] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:17.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:17.235] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:18.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:18.397] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:19.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:19.559] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:20.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:20.717] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:21.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:21.861] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:23.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:23.063] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:24.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:24.267] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:25.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:25.473] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:26.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:26.676] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:27.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:27.899] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:29.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:29.101] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:30.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:30.315] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:31.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:31.542] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:32.774] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498274304
[15:16:32.804] <TB3>     INFO: PixTestScurves::scurves() done 
[15:16:32.804] <TB3>     INFO: Vcal mean:  35.11  35.08  35.10  35.05  35.07  35.05  35.08  35.09  35.13  35.06  35.08  35.05  35.08  35.10  35.06  35.05 
[15:16:32.804] <TB3>     INFO: Vcal RMS:    0.69   0.75   0.71   0.72   0.67   0.72   0.72   0.76   0.79   0.65   0.69   0.61   0.63   0.72   0.67   0.73 
[15:16:32.805] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:16:32.880] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:16:32.880] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:16:32.880] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:16:32.880] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:16:32.880] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:16:32.881] <TB3>     INFO: ######################################################################
[15:16:32.881] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:16:32.881] <TB3>     INFO: ######################################################################
[15:16:32.883] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:16:33.227] <TB3>     INFO: Expecting 41600 events.
[15:16:37.317] <TB3>     INFO: 41600 events read in total (3374ms).
[15:16:37.318] <TB3>     INFO: Test took 4435ms.
[15:16:37.326] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:37.326] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:16:37.326] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:16:37.334] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:16:37.334] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:16:37.334] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:16:37.334] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:16:37.673] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:16:38.020] <TB3>     INFO: Expecting 41600 events.
[15:16:42.143] <TB3>     INFO: 41600 events read in total (3408ms).
[15:16:42.143] <TB3>     INFO: Test took 4470ms.
[15:16:42.151] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:42.151] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:16:42.151] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.223
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.896
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 177
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.168
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 176
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.026
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 183
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.978
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.412
[15:16:42.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.68
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 196
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.645
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.037
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.009
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.695
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.562
[15:16:42.157] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 189
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.317
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 191
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.643
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.107
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 170
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.183
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:16:42.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:16:42.243] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:16:42.586] <TB3>     INFO: Expecting 41600 events.
[15:16:46.750] <TB3>     INFO: 41600 events read in total (3449ms).
[15:16:46.751] <TB3>     INFO: Test took 4507ms.
[15:16:46.759] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:46.759] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:16:46.759] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:16:46.762] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:16:46.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 14
[15:16:46.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3962
[15:16:46.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,30] phvalue 75
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.267
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 69
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4149
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9429
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 70
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.565
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 63
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9666
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 77
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.388
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 95
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5801
[15:16:46.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0489
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 60
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3701
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 75
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9958
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 80
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.0013
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 96
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.9928
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 93
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7457
[15:16:46.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[15:16:46.766] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.0695
[15:16:46.766] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 54
[15:16:46.766] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5421
[15:16:46.766] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 64
[15:16:46.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 30, 0 0
[15:16:47.172] <TB3>     INFO: Expecting 2560 events.
[15:16:48.130] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:48.131] <TB3>     INFO: Test took 1363ms.
[15:16:48.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:48.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[15:16:48.638] <TB3>     INFO: Expecting 2560 events.
[15:16:49.595] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:49.595] <TB3>     INFO: Test took 1464ms.
[15:16:49.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:49.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[15:16:50.103] <TB3>     INFO: Expecting 2560 events.
[15:16:51.059] <TB3>     INFO: 2560 events read in total (241ms).
[15:16:51.060] <TB3>     INFO: Test took 1464ms.
[15:16:51.060] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:51.060] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[15:16:51.567] <TB3>     INFO: Expecting 2560 events.
[15:16:52.523] <TB3>     INFO: 2560 events read in total (241ms).
[15:16:52.523] <TB3>     INFO: Test took 1463ms.
[15:16:52.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:52.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 4 4
[15:16:53.032] <TB3>     INFO: Expecting 2560 events.
[15:16:53.989] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:53.989] <TB3>     INFO: Test took 1466ms.
[15:16:53.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:53.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 5 5
[15:16:54.496] <TB3>     INFO: Expecting 2560 events.
[15:16:55.454] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:55.454] <TB3>     INFO: Test took 1465ms.
[15:16:55.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:55.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[15:16:55.962] <TB3>     INFO: Expecting 2560 events.
[15:16:56.918] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:56.919] <TB3>     INFO: Test took 1465ms.
[15:16:56.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:56.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[15:16:57.426] <TB3>     INFO: Expecting 2560 events.
[15:16:58.383] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:58.383] <TB3>     INFO: Test took 1464ms.
[15:16:58.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:58.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 8 8
[15:16:58.891] <TB3>     INFO: Expecting 2560 events.
[15:16:59.851] <TB3>     INFO: 2560 events read in total (246ms).
[15:16:59.851] <TB3>     INFO: Test took 1468ms.
[15:16:59.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:59.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 9 9
[15:17:00.359] <TB3>     INFO: Expecting 2560 events.
[15:17:01.315] <TB3>     INFO: 2560 events read in total (241ms).
[15:17:01.315] <TB3>     INFO: Test took 1463ms.
[15:17:01.316] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:01.316] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 10 10
[15:17:01.823] <TB3>     INFO: Expecting 2560 events.
[15:17:02.782] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:02.783] <TB3>     INFO: Test took 1467ms.
[15:17:02.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:02.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[15:17:03.290] <TB3>     INFO: Expecting 2560 events.
[15:17:04.250] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:04.251] <TB3>     INFO: Test took 1467ms.
[15:17:04.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:04.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[15:17:04.758] <TB3>     INFO: Expecting 2560 events.
[15:17:05.718] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:05.718] <TB3>     INFO: Test took 1466ms.
[15:17:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[15:17:06.226] <TB3>     INFO: Expecting 2560 events.
[15:17:07.183] <TB3>     INFO: 2560 events read in total (242ms).
[15:17:07.183] <TB3>     INFO: Test took 1464ms.
[15:17:07.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:07.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 14 14
[15:17:07.690] <TB3>     INFO: Expecting 2560 events.
[15:17:08.647] <TB3>     INFO: 2560 events read in total (242ms).
[15:17:08.648] <TB3>     INFO: Test took 1463ms.
[15:17:08.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:08.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 15 15
[15:17:09.155] <TB3>     INFO: Expecting 2560 events.
[15:17:10.113] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:10.113] <TB3>     INFO: Test took 1465ms.
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:17:10.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:17:10.116] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:10.623] <TB3>     INFO: Expecting 655360 events.
[15:17:22.508] <TB3>     INFO: 655360 events read in total (11170ms).
[15:17:22.519] <TB3>     INFO: Expecting 655360 events.
[15:17:34.113] <TB3>     INFO: 655360 events read in total (11029ms).
[15:17:34.128] <TB3>     INFO: Expecting 655360 events.
[15:17:45.773] <TB3>     INFO: 655360 events read in total (11088ms).
[15:17:45.792] <TB3>     INFO: Expecting 655360 events.
[15:17:57.421] <TB3>     INFO: 655360 events read in total (11071ms).
[15:17:57.446] <TB3>     INFO: Expecting 655360 events.
[15:18:08.860] <TB3>     INFO: 655360 events read in total (10867ms).
[15:18:08.892] <TB3>     INFO: Expecting 655360 events.
[15:18:20.449] <TB3>     INFO: 655360 events read in total (11030ms).
[15:18:20.485] <TB3>     INFO: Expecting 655360 events.
[15:18:32.100] <TB3>     INFO: 655360 events read in total (11076ms).
[15:18:32.140] <TB3>     INFO: Expecting 655360 events.
[15:18:43.603] <TB3>     INFO: 655360 events read in total (10936ms).
[15:18:43.643] <TB3>     INFO: Expecting 655360 events.
[15:18:55.221] <TB3>     INFO: 655360 events read in total (11041ms).
[15:18:55.270] <TB3>     INFO: Expecting 655360 events.
[15:19:06.609] <TB3>     INFO: 655360 events read in total (10812ms).
[15:19:06.661] <TB3>     INFO: Expecting 655360 events.
[15:19:17.935] <TB3>     INFO: 655360 events read in total (10747ms).
[15:19:17.993] <TB3>     INFO: Expecting 655360 events.
[15:19:29.569] <TB3>     INFO: 655360 events read in total (11049ms).
[15:19:29.626] <TB3>     INFO: Expecting 655360 events.
[15:19:41.147] <TB3>     INFO: 655360 events read in total (10995ms).
[15:19:41.208] <TB3>     INFO: Expecting 655360 events.
[15:19:52.967] <TB3>     INFO: 655360 events read in total (11232ms).
[15:19:53.033] <TB3>     INFO: Expecting 655360 events.
[15:20:04.604] <TB3>     INFO: 655360 events read in total (11045ms).
[15:20:04.674] <TB3>     INFO: Expecting 655360 events.
[15:20:16.315] <TB3>     INFO: 655360 events read in total (11115ms).
[15:20:16.389] <TB3>     INFO: Test took 186273ms.
[15:20:16.483] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:16.792] <TB3>     INFO: Expecting 655360 events.
[15:20:28.473] <TB3>     INFO: 655360 events read in total (10967ms).
[15:20:28.483] <TB3>     INFO: Expecting 655360 events.
[15:20:40.005] <TB3>     INFO: 655360 events read in total (10957ms).
[15:20:40.019] <TB3>     INFO: Expecting 655360 events.
[15:20:51.526] <TB3>     INFO: 655360 events read in total (10945ms).
[15:20:51.546] <TB3>     INFO: Expecting 655360 events.
[15:21:02.855] <TB3>     INFO: 655360 events read in total (10755ms).
[15:21:02.881] <TB3>     INFO: Expecting 655360 events.
[15:21:14.444] <TB3>     INFO: 655360 events read in total (11011ms).
[15:21:14.472] <TB3>     INFO: Expecting 655360 events.
[15:21:26.147] <TB3>     INFO: 655360 events read in total (11127ms).
[15:21:26.179] <TB3>     INFO: Expecting 655360 events.
[15:21:37.814] <TB3>     INFO: 655360 events read in total (11099ms).
[15:21:37.850] <TB3>     INFO: Expecting 655360 events.
[15:21:49.460] <TB3>     INFO: 655360 events read in total (11074ms).
[15:21:49.500] <TB3>     INFO: Expecting 655360 events.
[15:22:01.176] <TB3>     INFO: 655360 events read in total (11136ms).
[15:22:01.221] <TB3>     INFO: Expecting 655360 events.
[15:22:12.885] <TB3>     INFO: 655360 events read in total (11138ms).
[15:22:12.933] <TB3>     INFO: Expecting 655360 events.
[15:22:24.589] <TB3>     INFO: 655360 events read in total (11129ms).
[15:22:24.642] <TB3>     INFO: Expecting 655360 events.
[15:22:36.295] <TB3>     INFO: 655360 events read in total (11126ms).
[15:22:36.353] <TB3>     INFO: Expecting 655360 events.
[15:22:47.991] <TB3>     INFO: 655360 events read in total (11111ms).
[15:22:48.052] <TB3>     INFO: Expecting 655360 events.
[15:22:59.678] <TB3>     INFO: 655360 events read in total (11099ms).
[15:22:59.744] <TB3>     INFO: Expecting 655360 events.
[15:23:11.403] <TB3>     INFO: 655360 events read in total (11132ms).
[15:23:11.477] <TB3>     INFO: Expecting 655360 events.
[15:23:23.153] <TB3>     INFO: 655360 events read in total (11149ms).
[15:23:23.231] <TB3>     INFO: Test took 186748ms.
[15:23:23.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:23:23.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:23:23.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:23:23.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:23:23.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:23:23.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:23:23.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:23:23.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:23:23.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:23:23.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:23:23.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:23:23.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:23:23.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:23:23.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:23:23.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:23:23.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:23.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:23:23.418] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.424] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.431] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.438] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.445] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.452] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.459] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.465] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.472] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.479] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.486] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.493] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:23:23.500] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:23:23.506] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.513] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.520] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.527] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.533] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:23.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:23:23.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[15:23:23.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[15:23:23.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[15:23:23.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[15:23:23.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[15:23:23.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[15:23:23.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[15:23:23.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[15:23:23.917] <TB3>     INFO: Expecting 41600 events.
[15:23:27.746] <TB3>     INFO: 41600 events read in total (3115ms).
[15:23:27.746] <TB3>     INFO: Test took 4173ms.
[15:23:28.391] <TB3>     INFO: Expecting 41600 events.
[15:23:32.241] <TB3>     INFO: 41600 events read in total (3135ms).
[15:23:32.242] <TB3>     INFO: Test took 4194ms.
[15:23:32.891] <TB3>     INFO: Expecting 41600 events.
[15:23:36.713] <TB3>     INFO: 41600 events read in total (3108ms).
[15:23:36.713] <TB3>     INFO: Test took 4169ms.
[15:23:37.013] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:37.146] <TB3>     INFO: Expecting 2560 events.
[15:23:38.102] <TB3>     INFO: 2560 events read in total (241ms).
[15:23:38.103] <TB3>     INFO: Test took 1090ms.
[15:23:38.104] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:38.612] <TB3>     INFO: Expecting 2560 events.
[15:23:39.570] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:39.571] <TB3>     INFO: Test took 1467ms.
[15:23:39.573] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:40.079] <TB3>     INFO: Expecting 2560 events.
[15:23:41.038] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:41.039] <TB3>     INFO: Test took 1466ms.
[15:23:41.041] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:41.547] <TB3>     INFO: Expecting 2560 events.
[15:23:42.506] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:42.506] <TB3>     INFO: Test took 1465ms.
[15:23:42.508] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:43.015] <TB3>     INFO: Expecting 2560 events.
[15:23:43.974] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:43.975] <TB3>     INFO: Test took 1467ms.
[15:23:43.977] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:44.483] <TB3>     INFO: Expecting 2560 events.
[15:23:45.441] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:45.442] <TB3>     INFO: Test took 1465ms.
[15:23:45.445] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:45.950] <TB3>     INFO: Expecting 2560 events.
[15:23:46.907] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:46.907] <TB3>     INFO: Test took 1463ms.
[15:23:46.909] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:47.416] <TB3>     INFO: Expecting 2560 events.
[15:23:48.374] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:48.375] <TB3>     INFO: Test took 1466ms.
[15:23:48.377] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:48.883] <TB3>     INFO: Expecting 2560 events.
[15:23:49.840] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:49.841] <TB3>     INFO: Test took 1464ms.
[15:23:49.842] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:50.354] <TB3>     INFO: Expecting 2560 events.
[15:23:51.311] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:51.312] <TB3>     INFO: Test took 1470ms.
[15:23:51.314] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:51.820] <TB3>     INFO: Expecting 2560 events.
[15:23:52.779] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:52.780] <TB3>     INFO: Test took 1466ms.
[15:23:52.782] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:53.288] <TB3>     INFO: Expecting 2560 events.
[15:23:54.247] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:54.248] <TB3>     INFO: Test took 1466ms.
[15:23:54.249] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:54.756] <TB3>     INFO: Expecting 2560 events.
[15:23:55.713] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:55.714] <TB3>     INFO: Test took 1465ms.
[15:23:55.716] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:56.222] <TB3>     INFO: Expecting 2560 events.
[15:23:57.181] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:57.181] <TB3>     INFO: Test took 1465ms.
[15:23:57.183] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:57.690] <TB3>     INFO: Expecting 2560 events.
[15:23:58.648] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:58.649] <TB3>     INFO: Test took 1466ms.
[15:23:58.650] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:59.157] <TB3>     INFO: Expecting 2560 events.
[15:24:00.114] <TB3>     INFO: 2560 events read in total (243ms).
[15:24:00.114] <TB3>     INFO: Test took 1464ms.
[15:24:00.116] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:00.622] <TB3>     INFO: Expecting 2560 events.
[15:24:01.581] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:01.581] <TB3>     INFO: Test took 1465ms.
[15:24:01.583] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:02.090] <TB3>     INFO: Expecting 2560 events.
[15:24:03.049] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:03.050] <TB3>     INFO: Test took 1467ms.
[15:24:03.053] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:03.558] <TB3>     INFO: Expecting 2560 events.
[15:24:04.517] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:04.517] <TB3>     INFO: Test took 1465ms.
[15:24:04.520] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:05.026] <TB3>     INFO: Expecting 2560 events.
[15:24:05.986] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:05.987] <TB3>     INFO: Test took 1467ms.
[15:24:05.988] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:06.496] <TB3>     INFO: Expecting 2560 events.
[15:24:07.454] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:07.455] <TB3>     INFO: Test took 1467ms.
[15:24:07.457] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:07.963] <TB3>     INFO: Expecting 2560 events.
[15:24:08.921] <TB3>     INFO: 2560 events read in total (243ms).
[15:24:08.922] <TB3>     INFO: Test took 1465ms.
[15:24:08.925] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:09.431] <TB3>     INFO: Expecting 2560 events.
[15:24:10.391] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:10.391] <TB3>     INFO: Test took 1466ms.
[15:24:10.393] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:10.900] <TB3>     INFO: Expecting 2560 events.
[15:24:11.858] <TB3>     INFO: 2560 events read in total (243ms).
[15:24:11.858] <TB3>     INFO: Test took 1465ms.
[15:24:11.860] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:12.367] <TB3>     INFO: Expecting 2560 events.
[15:24:13.324] <TB3>     INFO: 2560 events read in total (242ms).
[15:24:13.324] <TB3>     INFO: Test took 1464ms.
[15:24:13.326] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:13.833] <TB3>     INFO: Expecting 2560 events.
[15:24:14.792] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:14.792] <TB3>     INFO: Test took 1466ms.
[15:24:14.795] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:15.301] <TB3>     INFO: Expecting 2560 events.
[15:24:16.260] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:16.260] <TB3>     INFO: Test took 1466ms.
[15:24:16.262] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:16.770] <TB3>     INFO: Expecting 2560 events.
[15:24:17.728] <TB3>     INFO: 2560 events read in total (243ms).
[15:24:17.729] <TB3>     INFO: Test took 1467ms.
[15:24:17.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:18.238] <TB3>     INFO: Expecting 2560 events.
[15:24:19.197] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:19.197] <TB3>     INFO: Test took 1467ms.
[15:24:19.199] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:19.706] <TB3>     INFO: Expecting 2560 events.
[15:24:20.664] <TB3>     INFO: 2560 events read in total (243ms).
[15:24:20.664] <TB3>     INFO: Test took 1465ms.
[15:24:20.667] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:21.173] <TB3>     INFO: Expecting 2560 events.
[15:24:22.132] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:22.132] <TB3>     INFO: Test took 1465ms.
[15:24:22.134] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:22.641] <TB3>     INFO: Expecting 2560 events.
[15:24:23.599] <TB3>     INFO: 2560 events read in total (243ms).
[15:24:23.599] <TB3>     INFO: Test took 1465ms.
[15:24:24.615] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:24:24.615] <TB3>     INFO: PH scale (per ROC):    79  76  74  80  68  79  79  77  68  83  79  78  78  71  79  69
[15:24:24.615] <TB3>     INFO: PH offset (per ROC):  174 177 176 176 188 173 158 173 192 171 172 156 159 184 191 190
[15:24:24.785] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:24:24.788] <TB3>     INFO: ######################################################################
[15:24:24.788] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:24:24.788] <TB3>     INFO: ######################################################################
[15:24:24.788] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:24:24.799] <TB3>     INFO: scanning low vcal = 10
[15:24:25.142] <TB3>     INFO: Expecting 41600 events.
[15:24:28.856] <TB3>     INFO: 41600 events read in total (2999ms).
[15:24:28.856] <TB3>     INFO: Test took 4057ms.
[15:24:28.858] <TB3>     INFO: scanning low vcal = 20
[15:24:29.364] <TB3>     INFO: Expecting 41600 events.
[15:24:33.074] <TB3>     INFO: 41600 events read in total (2995ms).
[15:24:33.075] <TB3>     INFO: Test took 4217ms.
[15:24:33.076] <TB3>     INFO: scanning low vcal = 30
[15:24:33.582] <TB3>     INFO: Expecting 41600 events.
[15:24:37.313] <TB3>     INFO: 41600 events read in total (3016ms).
[15:24:37.315] <TB3>     INFO: Test took 4239ms.
[15:24:37.316] <TB3>     INFO: scanning low vcal = 40
[15:24:37.819] <TB3>     INFO: Expecting 41600 events.
[15:24:42.039] <TB3>     INFO: 41600 events read in total (3505ms).
[15:24:42.040] <TB3>     INFO: Test took 4724ms.
[15:24:42.043] <TB3>     INFO: scanning low vcal = 50
[15:24:42.462] <TB3>     INFO: Expecting 41600 events.
[15:24:46.700] <TB3>     INFO: 41600 events read in total (3523ms).
[15:24:46.701] <TB3>     INFO: Test took 4658ms.
[15:24:46.704] <TB3>     INFO: scanning low vcal = 60
[15:24:47.121] <TB3>     INFO: Expecting 41600 events.
[15:24:51.384] <TB3>     INFO: 41600 events read in total (3548ms).
[15:24:51.385] <TB3>     INFO: Test took 4681ms.
[15:24:51.388] <TB3>     INFO: scanning low vcal = 70
[15:24:51.808] <TB3>     INFO: Expecting 41600 events.
[15:24:56.056] <TB3>     INFO: 41600 events read in total (3533ms).
[15:24:56.057] <TB3>     INFO: Test took 4669ms.
[15:24:56.059] <TB3>     INFO: scanning low vcal = 80
[15:24:56.477] <TB3>     INFO: Expecting 41600 events.
[15:25:00.732] <TB3>     INFO: 41600 events read in total (3540ms).
[15:25:00.732] <TB3>     INFO: Test took 4673ms.
[15:25:00.735] <TB3>     INFO: scanning low vcal = 90
[15:25:01.152] <TB3>     INFO: Expecting 41600 events.
[15:25:05.410] <TB3>     INFO: 41600 events read in total (3544ms).
[15:25:05.411] <TB3>     INFO: Test took 4676ms.
[15:25:05.414] <TB3>     INFO: scanning low vcal = 100
[15:25:05.828] <TB3>     INFO: Expecting 41600 events.
[15:25:10.200] <TB3>     INFO: 41600 events read in total (3658ms).
[15:25:10.201] <TB3>     INFO: Test took 4787ms.
[15:25:10.204] <TB3>     INFO: scanning low vcal = 110
[15:25:10.618] <TB3>     INFO: Expecting 41600 events.
[15:25:14.884] <TB3>     INFO: 41600 events read in total (3551ms).
[15:25:14.884] <TB3>     INFO: Test took 4679ms.
[15:25:14.887] <TB3>     INFO: scanning low vcal = 120
[15:25:15.303] <TB3>     INFO: Expecting 41600 events.
[15:25:19.574] <TB3>     INFO: 41600 events read in total (3557ms).
[15:25:19.574] <TB3>     INFO: Test took 4687ms.
[15:25:19.577] <TB3>     INFO: scanning low vcal = 130
[15:25:19.994] <TB3>     INFO: Expecting 41600 events.
[15:25:24.246] <TB3>     INFO: 41600 events read in total (3538ms).
[15:25:24.247] <TB3>     INFO: Test took 4670ms.
[15:25:24.250] <TB3>     INFO: scanning low vcal = 140
[15:25:24.669] <TB3>     INFO: Expecting 41600 events.
[15:25:28.930] <TB3>     INFO: 41600 events read in total (3546ms).
[15:25:28.930] <TB3>     INFO: Test took 4680ms.
[15:25:28.933] <TB3>     INFO: scanning low vcal = 150
[15:25:29.350] <TB3>     INFO: Expecting 41600 events.
[15:25:33.609] <TB3>     INFO: 41600 events read in total (3544ms).
[15:25:33.610] <TB3>     INFO: Test took 4677ms.
[15:25:33.613] <TB3>     INFO: scanning low vcal = 160
[15:25:34.029] <TB3>     INFO: Expecting 41600 events.
[15:25:38.283] <TB3>     INFO: 41600 events read in total (3539ms).
[15:25:38.284] <TB3>     INFO: Test took 4671ms.
[15:25:38.288] <TB3>     INFO: scanning low vcal = 170
[15:25:38.702] <TB3>     INFO: Expecting 41600 events.
[15:25:42.971] <TB3>     INFO: 41600 events read in total (3554ms).
[15:25:42.971] <TB3>     INFO: Test took 4683ms.
[15:25:42.976] <TB3>     INFO: scanning low vcal = 180
[15:25:43.390] <TB3>     INFO: Expecting 41600 events.
[15:25:47.641] <TB3>     INFO: 41600 events read in total (3536ms).
[15:25:47.641] <TB3>     INFO: Test took 4665ms.
[15:25:47.645] <TB3>     INFO: scanning low vcal = 190
[15:25:48.060] <TB3>     INFO: Expecting 41600 events.
[15:25:52.333] <TB3>     INFO: 41600 events read in total (3558ms).
[15:25:52.333] <TB3>     INFO: Test took 4688ms.
[15:25:52.336] <TB3>     INFO: scanning low vcal = 200
[15:25:52.750] <TB3>     INFO: Expecting 41600 events.
[15:25:56.999] <TB3>     INFO: 41600 events read in total (3534ms).
[15:25:56.000] <TB3>     INFO: Test took 4664ms.
[15:25:57.003] <TB3>     INFO: scanning low vcal = 210
[15:25:57.422] <TB3>     INFO: Expecting 41600 events.
[15:26:01.678] <TB3>     INFO: 41600 events read in total (3541ms).
[15:26:01.679] <TB3>     INFO: Test took 4676ms.
[15:26:01.682] <TB3>     INFO: scanning low vcal = 220
[15:26:02.100] <TB3>     INFO: Expecting 41600 events.
[15:26:06.360] <TB3>     INFO: 41600 events read in total (3546ms).
[15:26:06.360] <TB3>     INFO: Test took 4678ms.
[15:26:06.363] <TB3>     INFO: scanning low vcal = 230
[15:26:06.782] <TB3>     INFO: Expecting 41600 events.
[15:26:11.037] <TB3>     INFO: 41600 events read in total (3540ms).
[15:26:11.037] <TB3>     INFO: Test took 4674ms.
[15:26:11.040] <TB3>     INFO: scanning low vcal = 240
[15:26:11.456] <TB3>     INFO: Expecting 41600 events.
[15:26:15.732] <TB3>     INFO: 41600 events read in total (3561ms).
[15:26:15.733] <TB3>     INFO: Test took 4693ms.
[15:26:15.735] <TB3>     INFO: scanning low vcal = 250
[15:26:16.151] <TB3>     INFO: Expecting 41600 events.
[15:26:20.418] <TB3>     INFO: 41600 events read in total (3552ms).
[15:26:20.419] <TB3>     INFO: Test took 4684ms.
[15:26:20.423] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:26:20.841] <TB3>     INFO: Expecting 41600 events.
[15:26:25.108] <TB3>     INFO: 41600 events read in total (3552ms).
[15:26:25.109] <TB3>     INFO: Test took 4686ms.
[15:26:25.112] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:26:25.528] <TB3>     INFO: Expecting 41600 events.
[15:26:29.815] <TB3>     INFO: 41600 events read in total (3572ms).
[15:26:29.816] <TB3>     INFO: Test took 4704ms.
[15:26:29.819] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:26:30.235] <TB3>     INFO: Expecting 41600 events.
[15:26:34.493] <TB3>     INFO: 41600 events read in total (3543ms).
[15:26:34.493] <TB3>     INFO: Test took 4674ms.
[15:26:34.497] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:26:34.910] <TB3>     INFO: Expecting 41600 events.
[15:26:39.192] <TB3>     INFO: 41600 events read in total (3567ms).
[15:26:39.193] <TB3>     INFO: Test took 4696ms.
[15:26:39.196] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:26:39.612] <TB3>     INFO: Expecting 41600 events.
[15:26:43.896] <TB3>     INFO: 41600 events read in total (3569ms).
[15:26:43.897] <TB3>     INFO: Test took 4701ms.
[15:26:44.430] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:26:44.433] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:26:44.433] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:26:44.433] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:26:44.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:26:44.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:26:44.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:26:44.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:26:44.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:26:44.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:26:44.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:26:44.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:26:44.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:26:44.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:26:44.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:26:44.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:26:44.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:27:23.385] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:27:23.385] <TB3>     INFO: non-linearity mean:  0.956 0.954 0.946 0.960 0.955 0.960 0.961 0.954 0.952 0.953 0.956 0.954 0.950 0.960 0.957 0.952
[15:27:23.386] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.007 0.005 0.006 0.005 0.006 0.006 0.008 0.007 0.005 0.006 0.006 0.005 0.006 0.006
[15:27:23.386] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:27:23.409] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:27:23.432] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:27:23.455] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:27:23.478] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:27:23.501] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:27:23.524] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:27:23.547] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:27:23.570] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:27:23.593] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:27:23.616] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:27:23.639] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:27:23.661] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:27:23.684] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:27:23.707] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:27:23.730] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-20_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:27:23.753] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:27:23.753] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:27:23.760] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:27:23.760] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:27:23.763] <TB3>     INFO: ######################################################################
[15:27:23.763] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:27:23.763] <TB3>     INFO: ######################################################################
[15:27:23.765] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:27:23.775] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:27:23.775] <TB3>     INFO:     run 1 of 1
[15:27:23.776] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:24.118] <TB3>     INFO: Expecting 3120000 events.
[15:28:14.929] <TB3>     INFO: 1308590 events read in total (50097ms).
[15:29:03.362] <TB3>     INFO: 2616980 events read in total (98530ms).
[15:29:22.956] <TB3>     INFO: 3120000 events read in total (118125ms).
[15:29:22.995] <TB3>     INFO: Test took 119220ms.
[15:29:23.064] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:23.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:24.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:26.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:27.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:29.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:30.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:31.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:33.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:34.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:36.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:37.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:39.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:40.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:42.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:43.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:44.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:46.503] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382394368
[15:29:46.537] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:29:46.537] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5328, RMS = 1.48502
[15:29:46.537] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:29:46.537] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:29:46.537] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1269, RMS = 1.49893
[15:29:46.537] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:29:46.538] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:29:46.539] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4343, RMS = 1.46884
[15:29:46.539] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:29:46.539] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:29:46.539] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.432, RMS = 1.23475
[15:29:46.539] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:29:46.540] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:29:46.540] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7797, RMS = 1.35506
[15:29:46.540] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:29:46.540] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:29:46.540] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4907, RMS = 1.84489
[15:29:46.540] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:29:46.541] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:29:46.541] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.9259, RMS = 1.26965
[15:29:46.541] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:29:46.541] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:29:46.541] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6659, RMS = 1.61645
[15:29:46.541] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:29:46.542] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:29:46.542] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4249, RMS = 1.31027
[15:29:46.542] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:29:46.542] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:29:46.542] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1798, RMS = 1.39434
[15:29:46.542] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:29:46.543] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:29:46.543] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.1441, RMS = 1.6461
[15:29:46.543] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[15:29:46.543] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:29:46.543] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.5486, RMS = 1.84104
[15:29:46.543] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[15:29:46.544] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:29:46.544] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.65, RMS = 1.38551
[15:29:46.544] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:29:46.544] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:29:46.544] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.034, RMS = 1.45283
[15:29:46.544] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:29:46.546] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:29:46.546] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.8601, RMS = 1.20369
[15:29:46.546] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:29:46.546] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:29:46.546] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.8012, RMS = 1.55801
[15:29:46.546] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:29:46.547] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:29:46.547] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2904, RMS = 1.68728
[15:29:46.547] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:29:46.547] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:29:46.547] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4602, RMS = 1.46531
[15:29:46.547] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:29:46.548] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:29:46.548] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4104, RMS = 1.3553
[15:29:46.548] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:29:46.548] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:29:46.548] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6804, RMS = 1.41312
[15:29:46.548] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:29:46.549] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:29:46.549] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1653, RMS = 1.65961
[15:29:46.549] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:29:46.549] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:29:46.549] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2825, RMS = 1.72007
[15:29:46.549] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:29:46.550] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:29:46.550] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9171, RMS = 1.18157
[15:29:46.550] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:29:46.550] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:29:46.550] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9377, RMS = 1.51591
[15:29:46.550] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:29:46.551] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:29:46.551] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4731, RMS = 0.924963
[15:29:46.551] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:29:46.551] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:29:46.551] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1274, RMS = 0.880051
[15:29:46.551] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:29:46.552] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:29:46.552] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4333, RMS = 1.37956
[15:29:46.552] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:29:46.552] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:29:46.552] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4823, RMS = 1.35588
[15:29:46.552] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:29:46.553] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:29:46.553] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3771, RMS = 1.142
[15:29:46.553] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:29:46.554] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:29:46.554] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0887, RMS = 1.26801
[15:29:46.554] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:29:46.555] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:29:46.555] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8183, RMS = 1.73934
[15:29:46.555] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:29:46.555] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:29:46.555] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7479, RMS = 1.4579
[15:29:46.555] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:29:46.558] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:29:46.558] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    1    0    0    0    0    0    0    0    0
[15:29:46.558] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:29:46.654] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:29:46.654] <TB3>     INFO: enter test to run
[15:29:46.654] <TB3>     INFO:   test:  no parameter change
[15:29:46.655] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:29:46.655] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[15:29:46.656] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:29:46.656] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:29:47.168] <TB3>    QUIET: Connection to board 24 closed.
[15:29:47.169] <TB3>     INFO: pXar: this is the end, my friend
[15:29:47.169] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
