<profile>

<section name = "Vivado HLS Report for 'slot_Data_gen'" level="0">
<item name = "Date">Tue Apr 27 11:25:25 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">packet_gen</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu28dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 1.102, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">45867, 45867, 45867, 45867, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">45865, 45865, 3, 1, 1, 45864, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 60, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 108, -, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_69_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="data_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="data_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="data_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln10_fu_63_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_V_phi_fu_55_p4">9, 2, 16, 32</column>
<column name="data_V_V_1_data_out">9, 2, 32, 64</column>
<column name="data_V_V_1_state">15, 3, 2, 6</column>
<column name="data_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="tmp_V_reg_51">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="data_V_V_1_payload_A">32, 0, 32, 0</column>
<column name="data_V_V_1_payload_B">32, 0, 32, 0</column>
<column name="data_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="data_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="data_V_V_1_state">2, 0, 2, 0</column>
<column name="i_reg_84">16, 0, 16, 0</column>
<column name="icmp_ln10_reg_80">1, 0, 1, 0</column>
<column name="icmp_ln10_reg_80_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_V_reg_51">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, slot_Data_gen, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, slot_Data_gen, return value</column>
<column name="data_V_V_TDATA">out, 32, axis, data_V_V, pointer</column>
<column name="data_V_V_TVALID">out, 1, axis, data_V_V, pointer</column>
<column name="data_V_V_TREADY">in, 1, axis, data_V_V, pointer</column>
</table>
</item>
</section>
</profile>
