Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov  7 14:46:08 2024
| Host         : Kailqq running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6757)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4467)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6757)
---------------------------
 There are 252 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4467)
---------------------------------------------------
 There are 4467 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4500          inf        0.000                      0                 4500           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4500 Endpoints
Min Delay          4500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.397ns  (logic 5.374ns (12.105%)  route 39.023ns (87.895%))
  Logic Levels:           32  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=18)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 r  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 r  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.880    31.489    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.613 r  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=6, routed)           1.146    32.759    U1/datapath_inst/U2/Cpu_data4bus[15]
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.124    32.883 f  U1/datapath_inst/U2/Reg_file[31][23]_i_7/O
                         net (fo=17, routed)          1.203    34.086    U1/datapath_inst/U2/PC_out_reg[10]_21
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.210 f  U1/datapath_inst/U2/Reg_file[31][26]_i_4/O
                         net (fo=1, routed)           0.811    35.021    U1/datapath_inst/U2/Reg_file[31][26]_i_4_n_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    35.145 r  U1/datapath_inst/U2/Reg_file[31][26]_i_2/O
                         net (fo=2, routed)           0.665    35.811    U1/datapath_inst/U2/Reg_file[31][26]_i_2_n_1
    SLICE_X39Y68         LUT5 (Prop_lut5_I2_O)        0.124    35.935 r  U1/datapath_inst/U2/Reg_file[31][26]_i_1/O
                         net (fo=35, routed)          3.719    39.654    U1/datapath_inst/U2/D[26]
    SLICE_X58Y68         LUT4 (Prop_lut4_I0_O)        0.124    39.778 r  U1/datapath_inst/U2/tx_byte[6]_i_120/O
                         net (fo=1, routed)           0.452    40.229    U1/datapath_inst/U2/tx_byte[6]_i_120_n_1
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    40.353 f  U1/datapath_inst/U2/tx_byte[6]_i_66/O
                         net (fo=1, routed)           1.177    41.531    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_13_1
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    41.655 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_34/O
                         net (fo=1, routed)           0.987    42.641    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_34_n_1
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.124    42.765 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_13/O
                         net (fo=1, routed)           0.830    43.596    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_13_n_1
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124    43.720 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_4/O
                         net (fo=1, routed)           0.553    44.273    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_4_n_1
    SLICE_X55Y66         LUT6 (Prop_lut6_I4_O)        0.124    44.397 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    44.397    uart_inst/uart_display/byte_to_print[6]
    SLICE_X55Y66         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.307ns  (logic 9.108ns (20.557%)  route 35.199ns (79.443%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT6=12 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 r  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 r  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          2.053    31.662    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.786 r  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=2, routed)           0.678    32.465    U5/data6[2]
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.589 r  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    32.589    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X29Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    32.806 r  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           0.974    33.779    U6/U2/Disp_num[2]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.299    34.078 r  U6/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    34.078    U6/U2/XLXI_2_i_2_n_1
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.238    34.316 r  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.880    36.196    U6/U2/hex[2]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.298    36.494 r  U6/U2/XLXI_6/O
                         net (fo=2, routed)           0.801    37.295    U6/U2/XLXN_26
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124    37.419 r  U6/U2/XLXI_29/O
                         net (fo=1, routed)           0.416    37.835    U6/U2/XLXN_211
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.124    37.959 r  U6/U2/XLXI_50/O
                         net (fo=1, routed)           2.798    40.757    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    44.307 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.307    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.107ns  (logic 9.135ns (20.711%)  route 34.972ns (79.289%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT6=12 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 f  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 f  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 f  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 f  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          2.053    31.662    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.786 f  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=2, routed)           0.678    32.465    U5/data6[2]
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.589 f  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    32.589    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X29Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    32.806 f  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           0.974    33.779    U6/U2/Disp_num[2]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.299    34.078 f  U6/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    34.078    U6/U2/XLXI_2_i_2_n_1
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.238    34.316 f  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          2.037    36.353    U6/U2/hex[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.298    36.651 r  U6/U2/XLXI_5/O
                         net (fo=2, routed)           0.713    37.364    U6/U2/XLXN_119
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.124    37.488 r  U6/U2/XLXI_17/O
                         net (fo=1, routed)           0.645    38.133    U6/U2/XLXN_208
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.124    38.257 r  U6/U2/XLXI_47/O
                         net (fo=1, routed)           2.274    40.530    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    44.107 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    44.107    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.072ns  (logic 9.065ns (20.570%)  route 35.006ns (79.430%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=12 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 r  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 r  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.880    31.489    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.613 r  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=6, routed)           0.610    32.223    U5/data6[15]
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.347 r  U5/Disp_num[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    32.347    U5/Disp_num[15]_INST_0_i_2_n_0
    SLICE_X34Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    32.561 r  U5/Disp_num[15]_INST_0/O
                         net (fo=1, routed)           0.955    33.516    U6/U2/Disp_num[15]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.297    33.813 r  U6/U2/XLXI_1_i_2/O
                         net (fo=1, routed)           0.000    33.813    U6/U2/XLXI_1_i_2_n_1
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    34.025 r  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.045    36.070    U6/U2/hex[3]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.299    36.369 r  U6/U2/XLXI_44/O
                         net (fo=1, routed)           0.999    37.368    U6/U2/XLXN_202
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.124    37.492 r  U6/U2/XLXI_46/O
                         net (fo=1, routed)           0.433    37.925    U6/U2/XLXN_214
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.124    38.049 r  U6/U2/XLXI_53/O
                         net (fo=1, routed)           2.485    40.534    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    44.072 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.072    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.028ns  (logic 9.346ns (21.229%)  route 34.681ns (78.771%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=12 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 r  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 r  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          2.053    31.662    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.786 r  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=2, routed)           0.678    32.465    U5/data6[2]
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.589 r  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    32.589    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X29Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    32.806 r  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           0.974    33.779    U6/U2/Disp_num[2]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.299    34.078 r  U6/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    34.078    U6/U2/XLXI_2_i_2_n_1
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.238    34.316 r  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.655    35.971    U6/U2/hex[2]
    SLICE_X2Y66          LUT3 (Prop_lut3_I2_O)        0.298    36.269 r  U6/U2/XLXI_19/O
                         net (fo=1, routed)           0.850    37.119    U6/U2/XLXN_73
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.124    37.243 r  U6/U2/XLXI_22/O
                         net (fo=1, routed)           0.643    37.886    U6/U2/XLXN_209
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149    38.035 r  U6/U2/XLXI_48/O
                         net (fo=1, routed)           2.229    40.264    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.763    44.028 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    44.028    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.960ns  (logic 5.961ns (13.560%)  route 37.999ns (86.440%))
  Logic Levels:           33  (CARRY4=7 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=17 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 r  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 r  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.880    31.489    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.613 r  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=6, routed)           1.146    32.759    U1/datapath_inst/U2/Cpu_data4bus[15]
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.124    32.883 f  U1/datapath_inst/U2/Reg_file[31][23]_i_7/O
                         net (fo=17, routed)          0.531    33.414    U1/datapath_inst/U2/PC_out_reg[10]_21
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124    33.538 r  U1/datapath_inst/U2/Reg_file[31][22]_i_5/O
                         net (fo=1, routed)           0.263    33.801    U1/datapath_inst/U2/Reg_file[31][22]_i_5_n_1
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    33.925 r  U1/datapath_inst/U2/Reg_file[31][22]_i_2/O
                         net (fo=1, routed)           0.787    34.711    U1/datapath_inst/U2/Reg_file[31][22]_i_2_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I2_O)        0.124    34.835 r  U1/datapath_inst/U2/Reg_file[31][22]_i_1/O
                         net (fo=37, routed)          4.279    39.114    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[22]
    SLICE_X56Y57         LUT3 (Prop_lut3_I2_O)        0.117    39.231 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_108/O
                         net (fo=2, routed)           0.430    39.661    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_108_n_1
    SLICE_X56Y58         LUT5 (Prop_lut5_I4_O)        0.331    39.992 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_167/O
                         net (fo=1, routed)           0.000    39.992    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_167_n_1
    SLICE_X56Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    40.206 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[0]_i_91/O
                         net (fo=1, routed)           0.625    40.831    uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[0]_i_91_n_1
    SLICE_X52Y58         LUT6 (Prop_lut6_I0_O)        0.297    41.128 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_45/O
                         net (fo=1, routed)           0.941    42.069    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_45_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    42.193 r  uart_inst/uart_display/inst_string_to_print/tx_byte[0]_i_16/O
                         net (fo=1, routed)           0.544    42.737    uart_inst/uart_display/inst_string_to_print/tx_byte[0]_i_16_n_1
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    42.861 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_5/O
                         net (fo=1, routed)           0.975    43.836    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_5_n_1
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.124    43.960 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    43.960    uart_inst/uart_display/byte_to_print[0]
    SLICE_X53Y66         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.649ns  (logic 9.021ns (20.667%)  route 34.628ns (79.333%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=12 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 f  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 f  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 f  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 f  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.880    31.489    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.613 f  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=6, routed)           0.610    32.223    U5/data6[15]
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.347 f  U5/Disp_num[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    32.347    U5/Disp_num[15]_INST_0_i_2_n_0
    SLICE_X34Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    32.561 f  U5/Disp_num[15]_INST_0/O
                         net (fo=1, routed)           0.955    33.516    U6/U2/Disp_num[15]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.297    33.813 f  U6/U2/XLXI_1_i_2/O
                         net (fo=1, routed)           0.000    33.813    U6/U2/XLXI_1_i_2_n_1
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    34.025 f  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.905    35.930    U6/U2/hex[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.299    36.229 r  U6/U2/XLXI_23/O
                         net (fo=1, routed)           0.689    36.918    U6/U2/XLXN_111
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.124    37.042 r  U6/U2/XLXI_26/O
                         net (fo=1, routed)           0.303    37.345    U6/U2/XLXN_210
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124    37.469 r  U6/U2/XLXI_49/O
                         net (fo=1, routed)           2.686    40.156    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    43.649 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    43.649    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.548ns  (logic 9.288ns (21.327%)  route 34.260ns (78.673%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=2 LUT3=4 LUT4=1 LUT6=12 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 r  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 r  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          2.053    31.662    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.786 r  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=2, routed)           0.678    32.465    U5/data6[2]
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.589 r  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    32.589    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X29Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    32.806 r  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           0.974    33.779    U6/U2/Disp_num[2]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.299    34.078 r  U6/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    34.078    U6/U2/XLXI_2_i_2_n_1
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.238    34.316 r  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          2.085    36.401    U6/U2/hex[2]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.298    36.699 r  U6/U2/XLXI_30/O
                         net (fo=1, routed)           0.669    37.368    U6/U2/XLXN_171
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.124    37.492 r  U6/U2/XLXI_36/O
                         net (fo=1, routed)           0.484    37.976    U6/U2/XLXN_212
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.118    38.094 r  U6/U2/XLXI_51/O
                         net (fo=1, routed)           1.718    39.812    segment_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.736    43.548 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.548    segment[3]
    P15                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.521ns  (logic 6.206ns (14.260%)  route 37.315ns (85.740%))
  Logic Levels:           33  (CARRY4=7 FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 f  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 f  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 f  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 f  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.401    29.117    U4/addr_bus[29]
    SLICE_X28Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.241 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.561    30.802    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I2_O)        0.124    30.926 f  U4/Cpu_data4bus[23]_INST_0/O
                         net (fo=8, routed)           1.008    31.934    U1/datapath_inst/U2/Cpu_data4bus[23]
    SLICE_X34Y67         LUT3 (Prop_lut3_I1_O)        0.152    32.086 f  U1/datapath_inst/U2/Reg_file[31][23]_i_9/O
                         net (fo=9, routed)           1.122    33.208    U1/datapath_inst/U2/Reg_file[31][23]_i_9_n_1
    SLICE_X35Y64         LUT4 (Prop_lut4_I1_O)        0.374    33.582 r  U1/datapath_inst/U2/Reg_file[31][15]_i_10/O
                         net (fo=1, routed)           0.436    34.018    U1/datapath_inst/U2/Reg_file[31][15]_i_10_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I0_O)        0.326    34.344 r  U1/datapath_inst/U2/Reg_file[31][15]_i_5/O
                         net (fo=1, routed)           0.667    35.011    U1/datapath_inst/U2/Reg_file[31][15]_i_5_n_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    35.135 f  U1/datapath_inst/U2/Reg_file[31][15]_i_2/O
                         net (fo=1, routed)           0.312    35.447    U1/datapath_inst/U2/Reg_file[31][15]_i_2_n_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I2_O)        0.124    35.571 f  U1/datapath_inst/U2/Reg_file[31][15]_i_1/O
                         net (fo=35, routed)          3.366    38.938    U1/datapath_inst/U2/D[15]
    SLICE_X49Y60         LUT4 (Prop_lut4_I2_O)        0.150    39.088 f  U1/datapath_inst/U2/tx_byte[3]_i_74/O
                         net (fo=3, routed)           0.487    39.574    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_31_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I3_O)        0.326    39.900 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_69/O
                         net (fo=1, routed)           1.022    40.922    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_69_n_1
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.124    41.046 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_31/O
                         net (fo=1, routed)           0.280    41.325    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_31_n_1
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.124    41.449 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_10/O
                         net (fo=1, routed)           1.018    42.468    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_10_n_1
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    42.592 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_3/O
                         net (fo=1, routed)           0.805    43.397    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_3_n_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    43.521 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    43.521    uart_inst/uart_display/byte_to_print[4]
    SLICE_X54Y68         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.448ns  (logic 5.574ns (12.829%)  route 37.874ns (87.171%))
  Logic Levels:           32  (CARRY4=7 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=18)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=121, routed)         4.146     4.602    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.680     5.406    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_1
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.530 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.645     6.175    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_1
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.325 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=247, routed)         8.178    14.503    U1/datapath_inst/U2/spo[18]
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.829 r  U1/datapath_inst/U2/Data_out_reg[31]_i_24/O
                         net (fo=1, routed)           0.665    15.494    U1/datapath_inst/U2/Data_out_reg[31]_i_24_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.618 f  U1/datapath_inst/U2/Data_out_reg[31]_i_17/O
                         net (fo=1, routed)           1.808    17.425    U1/datapath_inst/U2/Data_out_reg[31]_i_17_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.549 r  U1/datapath_inst/U2/Data_out_reg[31]_i_6/O
                         net (fo=1, routed)           0.897    18.446    U1/datapath_inst/U2/Data_out_reg[31]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.570 r  U1/datapath_inst/U2/Data_out_reg[31]_i_2/O
                         net (fo=7, routed)           1.770    20.340    U1/datapath_inst/U2/Reg_file_reg[11][7]_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.124    20.464 r  U1/datapath_inst/U2/res0_carry__0_i_21/O
                         net (fo=10, routed)          1.338    21.803    U1/datapath_inst/U2/PC_out_reg[10]_3
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    21.927 r  U1/datapath_inst/U2/res0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.927    U1/datapath_inst/U3/U4_i_122_0[3]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.328 r  U1/datapath_inst/U3/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.328    U1/datapath_inst/U3/res0_carry__0_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  U1/datapath_inst/U3/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.442    U1/datapath_inst/U3/res0_carry__1_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  U1/datapath_inst/U3/res0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.556    U1/datapath_inst/U3/res0_carry__2_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  U1/datapath_inst/U3/res0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.670    U1/datapath_inst/U3/res0_carry__3_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  U1/datapath_inst/U3/res0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.784    U1/datapath_inst/U3/res0_carry__4_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  U1/datapath_inst/U3/res0_carry__5/CO[3]
                         net (fo=1, routed)           0.001    22.898    U1/datapath_inst/U3/res0_carry__5_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 f  U1/datapath_inst/U3/res0_carry__6/O[1]
                         net (fo=1, routed)           1.088    24.320    U1/datapath_inst/U2/U4_i_35_1[1]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.331    24.651 f  U1/datapath_inst/U2/U4_i_155/O
                         net (fo=1, routed)           0.667    25.318    U1/datapath_inst/U2/U4_i_155_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.326    25.644 f  U1/datapath_inst/U2/U4_i_40/O
                         net (fo=1, routed)           0.948    26.592    U1/datapath_inst/U2/U4_i_40_n_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.716 f  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=88, routed)          2.769    29.485    U4/addr_bus[29]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    29.609 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.880    31.489    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I5_O)        0.124    31.613 f  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=6, routed)           1.146    32.759    U1/datapath_inst/U2/Cpu_data4bus[15]
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.124    32.883 r  U1/datapath_inst/U2/Reg_file[31][23]_i_7/O
                         net (fo=17, routed)          0.531    33.414    U1/datapath_inst/U2/PC_out_reg[10]_21
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124    33.538 f  U1/datapath_inst/U2/Reg_file[31][22]_i_5/O
                         net (fo=1, routed)           0.263    33.801    U1/datapath_inst/U2/Reg_file[31][22]_i_5_n_1
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    33.925 f  U1/datapath_inst/U2/Reg_file[31][22]_i_2/O
                         net (fo=1, routed)           0.787    34.711    U1/datapath_inst/U2/Reg_file[31][22]_i_2_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I2_O)        0.124    34.835 f  U1/datapath_inst/U2/Reg_file[31][22]_i_1/O
                         net (fo=37, routed)          4.279    39.114    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[22]
    SLICE_X56Y57         LUT3 (Prop_lut3_I2_O)        0.117    39.231 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_108/O
                         net (fo=2, routed)           0.825    40.056    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_108_n_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.331    40.387 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_67/O
                         net (fo=1, routed)           0.815    41.202    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_67_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    41.326 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_29/O
                         net (fo=1, routed)           0.795    42.122    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_29_n_1
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124    42.246 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_12/O
                         net (fo=1, routed)           0.303    42.549    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_12_n_1
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124    42.673 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_4/O
                         net (fo=1, routed)           0.651    43.324    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_4_n_1
    SLICE_X53Y67         LUT6 (Prop_lut6_I3_O)        0.124    43.448 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    43.448    uart_inst/uart_display/byte_to_print[5]
    SLICE_X53Y67         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.716%)  route 0.124ns (49.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/Q
                         net (fo=2, routed)           0.124     0.252    uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[7]
    SLICE_X48Y86         FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.191ns (75.178%)  route 0.063ns (24.822%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[27]/C
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[27]/Q
                         net (fo=2, routed)           0.063     0.209    U10/counter0_Lock_reg_n_0_[27]
    SLICE_X29Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.254 r  U10/counter0[27]_i_1/O
                         net (fo=1, routed)           0.000     0.254    U10/counter0[27]_i_1_n_0
    SLICE_X29Y71         FDCE                                         r  U10/counter0_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[3]/C
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[3]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter0_Lock_reg_n_0_[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.255 r  U10/counter0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter0[2]_i_1_n_0
    SLICE_X29Y66         FDCE                                         r  U10/counter0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.191ns (73.007%)  route 0.071ns (26.993%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[5]/C
    SLICE_X29Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[5]/Q
                         net (fo=2, routed)           0.071     0.217    U10/counter0_Lock_reg_n_0_[5]
    SLICE_X28Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.262 r  U10/counter0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.262    U10/counter0[5]_i_1_n_0
    SLICE_X28Y67         FDCE                                         r  U10/counter0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/C
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/Q
                         net (fo=2, routed)           0.130     0.271    uart_inst/uart_display/rst_tx_byte
    SLICE_X48Y86         FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.212ns (77.882%)  route 0.060ns (22.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[23]/C
    SLICE_X30Y71         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[23]/Q
                         net (fo=2, routed)           0.060     0.227    U10/counter0_Lock_reg_n_0_[23]
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  U10/counter0[23]_i_1/O
                         net (fo=1, routed)           0.000     0.272    U10/counter0[23]_i_1_n_0
    SLICE_X31Y71         FDCE                                         r  U10/counter0_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.212ns (77.882%)  route 0.060ns (22.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[30]/C
    SLICE_X30Y72         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[30]/Q
                         net (fo=2, routed)           0.060     0.227    U10/counter0_Lock_reg_n_0_[30]
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  U10/counter0[30]_i_1/O
                         net (fo=1, routed)           0.000     0.272    U10/counter0[30]_i_1_n_0
    SLICE_X31Y72         FDCE                                         r  U10/counter0_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.212ns (77.882%)  route 0.060ns (22.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[14]/C
    SLICE_X12Y68         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter1_Lock_reg[14]/Q
                         net (fo=2, routed)           0.060     0.227    U10/counter1_Lock_reg_n_0_[14]
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  U10/counter1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.272    U10/p_1_in[14]
    SLICE_X13Y68         FDCE                                         r  U10/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/tx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/uart_inst/tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE                         0.000     0.000 r  uart_inst/uart_display/tx_byte_reg[2]/C
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/uart_display/tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    uart_inst/uart_display/uart_inst/Q[2]
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.273 r  uart_inst/uart_display/uart_inst/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    uart_inst/uart_display/uart_inst/tx_data[2]_i_1_n_1
    SLICE_X53Y68         FDRE                                         r  uart_inst/uart_display/uart_inst/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.212ns (77.597%)  route 0.061ns (22.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[2]/C
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter1_Lock_reg[2]/Q
                         net (fo=2, routed)           0.061     0.228    U10/counter1_Lock_reg_n_0_[2]
    SLICE_X13Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  U10/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/p_1_in[2]
    SLICE_X13Y65         FDCE                                         r  U10/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------





