

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ser_lm3s.h</div>  </div>
</div>
<div class="contents">
<a href="ser__lm3s_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef SER_LM3S_H</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define SER_LM3S_H</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="cfg__debug_8h.html" title="Configuration file for Debug module.">cfg/cfg_debug.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="power_8h.html" title="CPU power management functions.">cpu/power.h</a>&gt;</span> <span class="comment">/* cpu_relax() */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="clock__lm3s_8h.html" title="Low-level clocking driver for LM3S1968.">drv/clock_lm3s.h</a>&gt;</span> <span class="comment">/* lm3s_busyWait() */</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &lt;<a class="code" href="lm3s_8h.html">io/lm3s.h</a>&gt;</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="comment">/* Serial hardware numbers */</span>
<a name="l00047"></a>00047 <span class="keyword">enum</span>
<a name="l00048"></a>00048 {
<a name="l00049"></a>00049     SER_UART0,
<a name="l00050"></a>00050     SER_UART1,
<a name="l00051"></a>00051     SER_UART2,
<a name="l00052"></a>00052 
<a name="l00053"></a>00053     <a class="code" href="ser__at91_8h.html#a99fb83031ce9923c84392b4e92f956b5af417190a4a3042cd6e1d96883873457e" title="Number of serial ports.">SER_CNT</a> <span class="comment">//&lt; Number of serial ports</span>
<a name="l00054"></a>00054 };
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="comment">/* Software errors */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define SERRF_RXFIFOOVERRUN  BV(0) //&lt; Rx FIFO buffer overrun</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define SERRF_RXTIMEOUT      BV(1) //&lt; Receive timeout</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define SERRF_TXTIMEOUT      BV(2) //&lt; Transmit timeout</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="comment">/*</span>
<a name="l00062"></a>00062 <span class="comment"> * Hardware errors.</span>
<a name="l00063"></a>00063 <span class="comment"> */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define SERRF_RXSROVERRUN    0 //&lt; Input overrun</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define SERRF_FRAMEERROR     0 //&lt; Stop bit missing</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define SERRF_PARITYERROR    0 //&lt; Parity error</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define SERRF_NOISEERROR     0 //&lt; Noise error</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a>00069 <span class="comment">/* Serial error/status flags */</span>
<a name="l00070"></a>00070 <span class="keyword">typedef</span> uint32_t <a class="code" href="ser__at91_8h.html#a5fdc7bd177c5887cbe8f070837d9c672" title="Rx FIFO buffer overrun.">serstatus_t</a>;
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 INLINE <span class="keywordtype">void</span> lm3s_uartDisable(uint32_t base)
<a name="l00073"></a>00073 {
<a name="l00074"></a>00074     <span class="comment">/* Disable the hardware FIFO */</span>
<a name="l00075"></a>00075     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#abf8355fa17141880c6e0c6274620ed95" title="The following are defines for the UART register offsets.">UART_O_LCRH</a>) &amp;= ~<a class="code" href="lm3s__com_8h.html#ac63fc7bdadb98a24125de76e1468510e" title="UART Enable FIFOs.">UART_LCRH_FEN</a>;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="comment">/* Disable the UART */</span>
<a name="l00078"></a>00078     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#a9ae1a404013c3493b05a2f59d6e7f1b4" title="The following are defines for the UART register offsets.">UART_O_CTL</a>) &amp;=
<a name="l00079"></a>00079         ~(<a class="code" href="lm3s__com_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde" title="UART Enable.">UART_CTL_UARTEN</a> | <a class="code" href="lm3s__com_8h.html#ac81859db681e3918f88e0f7aea596a06" title="UART Transmit Enable.">UART_CTL_TXE</a> | <a class="code" href="lm3s__com_8h.html#a4d522022557e403572e518db25b3cf5c" title="The following are defines for the bit fields in the UART_O_CTL register.">UART_CTL_RXE</a>);
<a name="l00080"></a>00080     lm3s_busyWait(512);
<a name="l00081"></a>00081 }
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 INLINE <span class="keywordtype">void</span> lm3s_uartEnable(uint32_t base)
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085     <span class="comment">/* Enable the hardware FIFO */</span>
<a name="l00086"></a>00086     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#abf8355fa17141880c6e0c6274620ed95" title="The following are defines for the UART register offsets.">UART_O_LCRH</a>) |= <a class="code" href="lm3s__com_8h.html#ac63fc7bdadb98a24125de76e1468510e" title="UART Enable FIFOs.">UART_LCRH_FEN</a>;
<a name="l00087"></a>00087 
<a name="l00088"></a>00088     <span class="comment">/* Enable RX, TX, and the UART */</span>
<a name="l00089"></a>00089     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#a9ae1a404013c3493b05a2f59d6e7f1b4" title="The following are defines for the UART register offsets.">UART_O_CTL</a>) |=
<a name="l00090"></a>00090             <a class="code" href="lm3s__com_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde" title="UART Enable.">UART_CTL_UARTEN</a> | <a class="code" href="lm3s__com_8h.html#ac81859db681e3918f88e0f7aea596a06" title="UART Transmit Enable.">UART_CTL_TXE</a> | <a class="code" href="lm3s__com_8h.html#a4d522022557e403572e518db25b3cf5c" title="The following are defines for the bit fields in the UART_O_CTL register.">UART_CTL_RXE</a>;
<a name="l00091"></a>00091     lm3s_busyWait(512);
<a name="l00092"></a>00092 }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="comment">/* Clear the flags register */</span>
<a name="l00095"></a>00095 INLINE <span class="keywordtype">void</span> lm3s_uartClear(uint32_t base)
<a name="l00096"></a>00096 {
<a name="l00097"></a>00097     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643" title="The following are defines for the UART register offsets.">UART_O_FR</a>) = 0;
<a name="l00098"></a>00098 }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 INLINE <span class="keywordtype">bool</span> lm3s_uartTxDone(uint32_t base)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">return</span> <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643" title="The following are defines for the UART register offsets.">UART_O_FR</a>) &amp; <a class="code" href="lm3s__com_8h.html#a08ea2055746abf83b7336ae08dd1c92d" title="The following are defines for the bit fields in the UART_O_FR register.">UART_FR_TXFE</a> ? <span class="keyword">true</span> : <span class="keyword">false</span>;
<a name="l00103"></a>00103 }
<a name="l00104"></a>00104 
<a name="l00105"></a>00105 INLINE <span class="keywordtype">bool</span> lm3s_uartTxReady(uint32_t base)
<a name="l00106"></a>00106 {
<a name="l00107"></a>00107     <span class="keywordflow">return</span> <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643" title="The following are defines for the UART register offsets.">UART_O_FR</a>) &amp; <a class="code" href="lm3s__com_8h.html#a2f6a08ae8a3005e737005cbd607081b1" title="UART Transmit FIFO Full.">UART_FR_TXFF</a> ? <span class="keyword">false</span> : <span class="keyword">true</span>;
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 INLINE <span class="keywordtype">bool</span> lm3s_uartRxReady(uint32_t base)
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112     <span class="keywordflow">return</span> <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643" title="The following are defines for the UART register offsets.">UART_O_FR</a>) &amp; <a class="code" href="lm3s__com_8h.html#a9ba067e6425a6c5b5aca79874c549364" title="UART Receive FIFO Empty.">UART_FR_RXFE</a> ? <span class="keyword">false</span> : <span class="keyword">true</span>;
<a name="l00113"></a>00113 }
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 INLINE <span class="keywordtype">bool</span> lm3s_uartReady(uint32_t base)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <span class="keywordflow">return</span> <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643" title="The following are defines for the UART register offsets.">UART_O_FR</a>) &amp; <a class="code" href="lm3s__com_8h.html#a39a3e9403d1914dba75ca838fdc73364" title="UART Busy.">UART_FR_BUSY</a> ? <span class="keyword">false</span> : <span class="keyword">true</span>;
<a name="l00118"></a>00118 }
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 INLINE <span class="keywordtype">int</span> lm3s_uartPutCharNonBlocking(uint32_t base, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> c)
<a name="l00121"></a>00121 {
<a name="l00122"></a>00122     <span class="keywordflow">if</span> (!lm3s_uartTxReady(base))
<a name="l00123"></a>00123         <span class="keywordflow">return</span> EOF;
<a name="l00124"></a>00124     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#adc48adee237d287ab71e3fbaca4bf593" title="The following are defines for the UART register offsets.">UART_O_DR</a>) = c;
<a name="l00125"></a>00125     <span class="keywordflow">return</span> c;
<a name="l00126"></a>00126 }
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 INLINE <span class="keywordtype">int</span> lm3s_uartPutChar(uint32_t base, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> c)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <span class="keywordflow">while</span> (!lm3s_uartTxReady(base))
<a name="l00131"></a>00131         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00132"></a>00132     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#adc48adee237d287ab71e3fbaca4bf593" title="The following are defines for the UART register offsets.">UART_O_DR</a>) = c;
<a name="l00133"></a>00133     <span class="keywordflow">return</span> c;
<a name="l00134"></a>00134 }
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 INLINE <span class="keywordtype">int</span> lm3s_uartGetCharNonBlocking(uint32_t base)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keywordflow">if</span> (!lm3s_uartRxReady(base))
<a name="l00139"></a>00139         <span class="keywordflow">return</span> EOF;
<a name="l00140"></a>00140     <span class="keywordflow">return</span> <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#adc48adee237d287ab71e3fbaca4bf593" title="The following are defines for the UART register offsets.">UART_O_DR</a>);
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 INLINE <span class="keywordtype">int</span> lm3s_uartGetChar(uint32_t base)
<a name="l00144"></a>00144 {
<a name="l00145"></a>00145     <span class="keywordflow">while</span> (!lm3s_uartRxReady(base))
<a name="l00146"></a>00146         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00147"></a>00147     <span class="keywordflow">return</span> <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__uart_8h.html#adc48adee237d287ab71e3fbaca4bf593" title="The following are defines for the UART register offsets.">UART_O_DR</a>);
<a name="l00148"></a>00148 }
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="keywordtype">void</span> lm3s_uartSetBaudRate(uint32_t base, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> baud);
<a name="l00151"></a>00151 <span class="keywordtype">void</span> lm3s_uartSetParity(uint32_t base, <span class="keywordtype">int</span> parity);
<a name="l00152"></a>00152 <span class="keywordtype">void</span> lm3s_uartInit(<span class="keywordtype">int</span> port);
<a name="l00153"></a>00153 
<a name="l00154"></a>00154 <span class="preprocessor">#endif </span><span class="comment">/* SER_LM3S_H */</span>
</pre></div></div>
</div>


