
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.55+112 (git sha1 bf9aaac0f, clang++ 18.1.3 -fPIC -O3)

-- Running command `read_verilog -sv rtl/router/fifo.v; hierarchy -top fifo; proc; opt; memory; opt; techmap; opt; stat' --

1. Executing Verilog-2005 frontend: rtl/router/fifo.v
Parsing SystemVerilog input from `rtl/router/fifo.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `fifo' not found!
