// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _color_convert_HH_
#define _color_convert_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "color_convert_mul_8ns_10s_18_2.h"
#include "color_convert_mac_muladd_8ns_10s_18s_19_1.h"
#include "color_convert_mac_muladd_8ns_10s_19s_20_1.h"
#include "color_convert_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct color_convert : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<24> > in_data_TDATA;
    sc_in< sc_logic > in_data_TVALID;
    sc_out< sc_logic > in_data_TREADY;
    sc_in< sc_lv<1> > in_data_TUSER;
    sc_in< sc_lv<1> > in_data_TLAST;
    sc_out< sc_lv<24> > out_data_TDATA;
    sc_out< sc_logic > out_data_TVALID;
    sc_in< sc_logic > out_data_TREADY;
    sc_out< sc_lv<1> > out_data_TUSER;
    sc_out< sc_lv<1> > out_data_TLAST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk control;
    sc_in< sc_logic > ap_rst_n_control;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    color_convert(sc_module_name name);
    SC_HAS_PROCESS(color_convert);

    ~color_convert();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    color_convert_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* color_convert_AXILiteS_s_axi_U;
    color_convert_mul_8ns_10s_18_2<1,2,8,10,18>* color_convert_mul_8ns_10s_18_2_U1;
    color_convert_mul_8ns_10s_18_2<1,2,8,10,18>* color_convert_mul_8ns_10s_18_2_U2;
    color_convert_mul_8ns_10s_18_2<1,2,8,10,18>* color_convert_mul_8ns_10s_18_2_U3;
    color_convert_mac_muladd_8ns_10s_18s_19_1<1,1,8,10,18,19>* color_convert_mac_muladd_8ns_10s_18s_19_1_U4;
    color_convert_mac_muladd_8ns_10s_19s_20_1<1,1,8,10,19,20>* color_convert_mac_muladd_8ns_10s_19s_20_1_U5;
    color_convert_mac_muladd_8ns_10s_19s_20_1<1,1,8,10,19,20>* color_convert_mac_muladd_8ns_10s_19s_20_1_U6;
    color_convert_mac_muladd_8ns_10s_18s_19_1<1,1,8,10,18,19>* color_convert_mac_muladd_8ns_10s_18s_19_1_U7;
    color_convert_mac_muladd_8ns_10s_18s_19_1<1,1,8,10,18,19>* color_convert_mac_muladd_8ns_10s_18s_19_1_U8;
    color_convert_mac_muladd_8ns_10s_19s_20_1<1,1,8,10,19,20>* color_convert_mac_muladd_8ns_10s_19s_20_1_U9;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<10> > c1_c1_V;
    sc_signal< sc_lv<10> > c1_c1_V_0_data_reg;
    sc_signal< sc_logic > c1_c1_V_0_vld_reg;
    sc_signal< sc_logic > c1_c1_V_0_ack_out;
    sc_signal< sc_lv<10> > c1_c2_V;
    sc_signal< sc_lv<10> > c1_c2_V_0_data_reg;
    sc_signal< sc_logic > c1_c2_V_0_vld_reg;
    sc_signal< sc_logic > c1_c2_V_0_ack_out;
    sc_signal< sc_lv<10> > c1_c3_V;
    sc_signal< sc_lv<10> > c1_c3_V_0_data_reg;
    sc_signal< sc_logic > c1_c3_V_0_vld_reg;
    sc_signal< sc_logic > c1_c3_V_0_ack_out;
    sc_signal< sc_lv<10> > c2_c1_V;
    sc_signal< sc_lv<10> > c2_c1_V_0_data_reg;
    sc_signal< sc_logic > c2_c1_V_0_vld_reg;
    sc_signal< sc_logic > c2_c1_V_0_ack_out;
    sc_signal< sc_lv<10> > c2_c2_V;
    sc_signal< sc_lv<10> > c2_c2_V_0_data_reg;
    sc_signal< sc_logic > c2_c2_V_0_vld_reg;
    sc_signal< sc_logic > c2_c2_V_0_ack_out;
    sc_signal< sc_lv<10> > c2_c3_V;
    sc_signal< sc_lv<10> > c2_c3_V_0_data_reg;
    sc_signal< sc_logic > c2_c3_V_0_vld_reg;
    sc_signal< sc_logic > c2_c3_V_0_ack_out;
    sc_signal< sc_lv<10> > c3_c1_V;
    sc_signal< sc_lv<10> > c3_c1_V_0_data_reg;
    sc_signal< sc_logic > c3_c1_V_0_vld_reg;
    sc_signal< sc_logic > c3_c1_V_0_ack_out;
    sc_signal< sc_lv<10> > c3_c2_V;
    sc_signal< sc_lv<10> > c3_c2_V_0_data_reg;
    sc_signal< sc_logic > c3_c2_V_0_vld_reg;
    sc_signal< sc_logic > c3_c2_V_0_ack_out;
    sc_signal< sc_lv<10> > c3_c3_V;
    sc_signal< sc_lv<10> > c3_c3_V_0_data_reg;
    sc_signal< sc_logic > c3_c3_V_0_vld_reg;
    sc_signal< sc_logic > c3_c3_V_0_ack_out;
    sc_signal< sc_lv<10> > bias_c1_V;
    sc_signal< sc_lv<10> > bias_c1_V_0_data_reg;
    sc_signal< sc_logic > bias_c1_V_0_vld_reg;
    sc_signal< sc_logic > bias_c1_V_0_ack_out;
    sc_signal< sc_lv<10> > bias_c2_V;
    sc_signal< sc_lv<10> > bias_c2_V_0_data_reg;
    sc_signal< sc_logic > bias_c2_V_0_vld_reg;
    sc_signal< sc_logic > bias_c2_V_0_ack_out;
    sc_signal< sc_lv<10> > bias_c3_V;
    sc_signal< sc_lv<10> > bias_c3_V_0_data_reg;
    sc_signal< sc_logic > bias_c3_V_0_vld_reg;
    sc_signal< sc_logic > bias_c3_V_0_ack_out;
    sc_signal< sc_logic > in_data_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_0;
    sc_signal< bool > ap_sig_293;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > out_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_rst_n_control_inv;
    sc_signal< sc_lv<1> > in_data_user_V_tmp_reg_899;
    sc_signal< sc_logic > ap_sig_ioackin_out_data_TREADY;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_user_V_tmp_reg_899_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_user_V_tmp_reg_899_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_user_V_tmp_reg_899_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_user_V_tmp_reg_899_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_user_V_tmp_reg_899_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_user_V_tmp_reg_899_pp0_iter6;
    sc_signal< sc_lv<1> > in_data_last_V_tmp_reg_904;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_last_V_tmp_reg_904_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_last_V_tmp_reg_904_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_last_V_tmp_reg_904_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_last_V_tmp_reg_904_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_last_V_tmp_reg_904_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_in_data_last_V_tmp_reg_904_pp0_iter6;
    sc_signal< sc_lv<8> > loc_V_fu_213_p1;
    sc_signal< sc_lv<8> > loc_V_reg_909;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_reg_909_pp0_iter1;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_reg_909_pp0_iter2;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_reg_909_pp0_iter3;
    sc_signal< sc_lv<8> > loc_V_1_reg_914;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_1_reg_914_pp0_iter1;
    sc_signal< sc_lv<8> > loc_V_2_reg_919;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_2_reg_919_pp0_iter1;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_2_reg_919_pp0_iter2;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_2_reg_919_pp0_iter3;
    sc_signal< sc_lv<8> > ap_reg_ppstg_loc_V_2_reg_919_pp0_iter4;
    sc_signal< sc_lv<10> > bias_c3_V_read_reg_924;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c3_V_read_reg_924_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c3_V_read_reg_924_pp0_iter3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c3_V_read_reg_924_pp0_iter4;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c3_V_read_reg_924_pp0_iter5;
    sc_signal< sc_lv<10> > bias_c2_V_read_reg_929;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c2_V_read_reg_929_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c2_V_read_reg_929_pp0_iter3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c2_V_read_reg_929_pp0_iter4;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c2_V_read_reg_929_pp0_iter5;
    sc_signal< sc_lv<10> > bias_c1_V_read_reg_934;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter4;
    sc_signal< sc_lv<10> > ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter5;
    sc_signal< sc_lv<10> > c3_c3_V_read_reg_939;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c3_c3_V_read_reg_939_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c3_c3_V_read_reg_939_pp0_iter3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c3_c3_V_read_reg_939_pp0_iter4;
    sc_signal< sc_lv<10> > c3_c2_V_read_reg_944;
    sc_signal< sc_lv<10> > c3_c1_V_read_reg_949;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c3_c1_V_read_reg_949_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c3_c1_V_read_reg_949_pp0_iter3;
    sc_signal< sc_lv<10> > c2_c3_V_read_reg_954;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c2_c3_V_read_reg_954_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c2_c3_V_read_reg_954_pp0_iter3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c2_c3_V_read_reg_954_pp0_iter4;
    sc_signal< sc_lv<10> > c2_c2_V_read_reg_959;
    sc_signal< sc_lv<10> > c2_c1_V_read_reg_964;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c2_c1_V_read_reg_964_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c2_c1_V_read_reg_964_pp0_iter3;
    sc_signal< sc_lv<10> > c1_c3_V_read_reg_969;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c1_c3_V_read_reg_969_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c1_c3_V_read_reg_969_pp0_iter3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c1_c3_V_read_reg_969_pp0_iter4;
    sc_signal< sc_lv<10> > c1_c2_V_read_reg_974;
    sc_signal< sc_lv<10> > c1_c1_V_read_reg_979;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c1_c1_V_read_reg_979_pp0_iter2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_c1_c1_V_read_reg_979_pp0_iter3;
    sc_signal< sc_lv<18> > OP1_V_1_fu_237_p1;
    sc_signal< sc_lv<18> > grp_fu_243_p2;
    sc_signal< sc_lv<18> > p_Val2_1_reg_1006;
    sc_signal< sc_lv<18> > grp_fu_252_p2;
    sc_signal< sc_lv<18> > p_Val2_9_reg_1011;
    sc_signal< sc_lv<18> > grp_fu_261_p2;
    sc_signal< sc_lv<18> > p_Val2_16_reg_1016;
    sc_signal< sc_lv<19> > grp_fu_848_p3;
    sc_signal< sc_lv<19> > p_Val2_2_reg_1021;
    sc_signal< sc_lv<19> > grp_fu_882_p3;
    sc_signal< sc_lv<19> > p_Val2_11_reg_1026;
    sc_signal< sc_lv<19> > grp_fu_874_p3;
    sc_signal< sc_lv<19> > p_Val2_19_reg_1031;
    sc_signal< sc_lv<20> > grp_fu_890_p3;
    sc_signal< sc_lv<20> > p_Val2_4_reg_1036;
    sc_signal< sc_lv<1> > tmp_28_reg_1041;
    sc_signal< sc_lv<20> > grp_fu_856_p3;
    sc_signal< sc_lv<20> > p_Val2_12_reg_1046;
    sc_signal< sc_lv<1> > tmp_32_reg_1051;
    sc_signal< sc_lv<20> > grp_fu_865_p3;
    sc_signal< sc_lv<20> > p_Val2_20_reg_1056;
    sc_signal< sc_lv<1> > tmp_36_reg_1061;
    sc_signal< sc_lv<1> > signbit_reg_1066;
    sc_signal< sc_lv<8> > p_Val2_7_fu_375_p2;
    sc_signal< sc_lv<8> > p_Val2_7_reg_1073;
    sc_signal< sc_lv<1> > carry_fu_395_p2;
    sc_signal< sc_lv<1> > carry_reg_1079;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_411_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_1085;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_417_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_1091;
    sc_signal< sc_lv<1> > signbit_1_reg_1096;
    sc_signal< sc_lv<8> > p_Val2_15_fu_468_p2;
    sc_signal< sc_lv<8> > p_Val2_15_reg_1103;
    sc_signal< sc_lv<1> > carry_1_fu_488_p2;
    sc_signal< sc_lv<1> > carry_1_reg_1109;
    sc_signal< sc_lv<1> > Range1_all_ones_1_fu_504_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_1_reg_1115;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_fu_510_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_reg_1121;
    sc_signal< sc_lv<1> > signbit_2_reg_1126;
    sc_signal< sc_lv<8> > p_Val2_23_fu_561_p2;
    sc_signal< sc_lv<8> > p_Val2_23_reg_1133;
    sc_signal< sc_lv<1> > carry_2_fu_581_p2;
    sc_signal< sc_lv<1> > carry_2_reg_1139;
    sc_signal< sc_lv<1> > Range1_all_ones_2_fu_597_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_2_reg_1145;
    sc_signal< sc_lv<1> > Range1_all_zeros_2_fu_603_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_2_reg_1151;
    sc_signal< sc_logic > ap_reg_ioackin_out_data_TREADY;
    sc_signal< sc_lv<8> > grp_fu_243_p0;
    sc_signal< sc_lv<8> > grp_fu_252_p0;
    sc_signal< sc_lv<8> > grp_fu_261_p0;
    sc_signal< sc_lv<18> > tmp_3_fu_330_p3;
    sc_signal< sc_lv<20> > tmp_3_cast_fu_337_p1;
    sc_signal< sc_lv<20> > p_Val2_5_fu_341_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_364_p1;
    sc_signal< sc_lv<8> > p_Val2_6_fu_354_p4;
    sc_signal< sc_lv<1> > tmp_30_fu_381_p3;
    sc_signal< sc_lv<1> > tmp_29_fu_367_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_389_p2;
    sc_signal< sc_lv<4> > tmp_2_fu_401_p4;
    sc_signal< sc_lv<18> > tmp_12_fu_423_p3;
    sc_signal< sc_lv<20> > tmp_16_cast_fu_430_p1;
    sc_signal< sc_lv<20> > p_Val2_13_fu_434_p2;
    sc_signal< sc_lv<8> > tmp_13_fu_457_p1;
    sc_signal< sc_lv<8> > p_Val2_14_fu_447_p4;
    sc_signal< sc_lv<1> > tmp_34_fu_474_p3;
    sc_signal< sc_lv<1> > tmp_33_fu_460_p3;
    sc_signal< sc_lv<1> > tmp_14_fu_482_p2;
    sc_signal< sc_lv<4> > tmp_15_fu_494_p4;
    sc_signal< sc_lv<18> > tmp_21_fu_516_p3;
    sc_signal< sc_lv<20> > tmp_27_cast_fu_523_p1;
    sc_signal< sc_lv<20> > p_Val2_21_fu_527_p2;
    sc_signal< sc_lv<8> > tmp_22_fu_550_p1;
    sc_signal< sc_lv<8> > p_Val2_22_fu_540_p4;
    sc_signal< sc_lv<1> > tmp_38_fu_567_p3;
    sc_signal< sc_lv<1> > tmp_37_fu_553_p3;
    sc_signal< sc_lv<1> > tmp_23_fu_575_p2;
    sc_signal< sc_lv<4> > tmp_24_fu_587_p4;
    sc_signal< sc_lv<1> > p_38_i_fu_614_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_618_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_609_p3;
    sc_signal< sc_lv<1> > signbit_not_fu_634_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i_fu_629_p2;
    sc_signal< sc_lv<1> > neg_src_5_not_fu_639_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i_not_fu_651_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_not_fu_645_p2;
    sc_signal< sc_lv<1> > neg_src_fu_624_p2;
    sc_signal< sc_lv<1> > brmerge_fu_657_p2;
    sc_signal< sc_lv<8> > p_mux_fu_663_p3;
    sc_signal< sc_lv<8> > p_s_fu_670_p3;
    sc_signal< sc_lv<1> > p_38_i1_fu_690_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_694_p2;
    sc_signal< sc_lv<1> > deleted_zeros_1_fu_685_p3;
    sc_signal< sc_lv<1> > signbit_1_not_fu_710_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i1_fu_705_p2;
    sc_signal< sc_lv<1> > neg_src_not_fu_715_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i464_not_fu_727_p2;
    sc_signal< sc_lv<1> > brmerge_i_i466_not_fu_721_p2;
    sc_signal< sc_lv<1> > neg_src_6_fu_700_p2;
    sc_signal< sc_lv<1> > brmerge1_fu_733_p2;
    sc_signal< sc_lv<8> > p_mux1_fu_739_p3;
    sc_signal< sc_lv<8> > p_1_fu_746_p3;
    sc_signal< sc_lv<1> > p_38_i2_fu_766_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_770_p2;
    sc_signal< sc_lv<1> > deleted_zeros_2_fu_761_p3;
    sc_signal< sc_lv<1> > signbit_2_not_fu_786_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i2_fu_781_p2;
    sc_signal< sc_lv<1> > neg_src_6_not_fu_791_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i488_not_fu_803_p2;
    sc_signal< sc_lv<1> > brmerge_i_i490_not_fu_797_p2;
    sc_signal< sc_lv<1> > neg_src_7_fu_776_p2;
    sc_signal< sc_lv<1> > brmerge2_fu_809_p2;
    sc_signal< sc_lv<8> > p_mux2_fu_815_p3;
    sc_signal< sc_lv<8> > p_2_fu_822_p3;
    sc_signal< sc_lv<8> > out3_V_fu_829_p3;
    sc_signal< sc_lv<8> > out2_V_fu_753_p3;
    sc_signal< sc_lv<8> > out1_V_fu_677_p3;
    sc_signal< sc_lv<8> > grp_fu_848_p0;
    sc_signal< sc_lv<18> > OP1_V_fu_267_p1;
    sc_signal< sc_lv<8> > grp_fu_856_p0;
    sc_signal< sc_lv<18> > OP1_V_2_fu_288_p1;
    sc_signal< sc_lv<8> > grp_fu_865_p0;
    sc_signal< sc_lv<8> > grp_fu_874_p0;
    sc_signal< sc_lv<8> > grp_fu_882_p0;
    sc_signal< sc_lv<8> > grp_fu_890_p0;
    sc_signal< sc_logic > grp_fu_243_ce;
    sc_signal< sc_logic > grp_fu_252_ce;
    sc_signal< sc_logic > grp_fu_261_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_sig_pprstidle_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_pp0_stg0_fsm_0;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_FF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_1_fu_237_p1();
    void thread_OP1_V_2_fu_288_p1();
    void thread_OP1_V_fu_267_p1();
    void thread_Range1_all_ones_1_fu_504_p2();
    void thread_Range1_all_ones_2_fu_597_p2();
    void thread_Range1_all_ones_fu_411_p2();
    void thread_Range1_all_zeros_1_fu_510_p2();
    void thread_Range1_all_zeros_2_fu_603_p2();
    void thread_Range1_all_zeros_fu_417_p2();
    void thread_ap_rst_n_control_inv();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_293();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_0();
    void thread_ap_sig_ioackin_out_data_TREADY();
    void thread_ap_sig_pprstidle_pp0();
    void thread_bias_c1_V_0_ack_out();
    void thread_bias_c2_V_0_ack_out();
    void thread_bias_c3_V_0_ack_out();
    void thread_brmerge1_fu_733_p2();
    void thread_brmerge2_fu_809_p2();
    void thread_brmerge_fu_657_p2();
    void thread_brmerge_i_i466_not_fu_721_p2();
    void thread_brmerge_i_i490_not_fu_797_p2();
    void thread_brmerge_i_i_not_fu_645_p2();
    void thread_c1_c1_V_0_ack_out();
    void thread_c1_c2_V_0_ack_out();
    void thread_c1_c3_V_0_ack_out();
    void thread_c2_c1_V_0_ack_out();
    void thread_c2_c2_V_0_ack_out();
    void thread_c2_c3_V_0_ack_out();
    void thread_c3_c1_V_0_ack_out();
    void thread_c3_c2_V_0_ack_out();
    void thread_c3_c3_V_0_ack_out();
    void thread_carry_1_fu_488_p2();
    void thread_carry_2_fu_581_p2();
    void thread_carry_fu_395_p2();
    void thread_deleted_zeros_1_fu_685_p3();
    void thread_deleted_zeros_2_fu_761_p3();
    void thread_deleted_zeros_fu_609_p3();
    void thread_grp_fu_243_ce();
    void thread_grp_fu_243_p0();
    void thread_grp_fu_252_ce();
    void thread_grp_fu_252_p0();
    void thread_grp_fu_261_ce();
    void thread_grp_fu_261_p0();
    void thread_grp_fu_848_p0();
    void thread_grp_fu_856_p0();
    void thread_grp_fu_865_p0();
    void thread_grp_fu_874_p0();
    void thread_grp_fu_882_p0();
    void thread_grp_fu_890_p0();
    void thread_in_data_TDATA_blk_n();
    void thread_in_data_TREADY();
    void thread_loc_V_fu_213_p1();
    void thread_neg_src_5_not_fu_639_p2();
    void thread_neg_src_6_fu_700_p2();
    void thread_neg_src_6_not_fu_791_p2();
    void thread_neg_src_7_fu_776_p2();
    void thread_neg_src_fu_624_p2();
    void thread_neg_src_not_fu_715_p2();
    void thread_out1_V_fu_677_p3();
    void thread_out2_V_fu_753_p3();
    void thread_out3_V_fu_829_p3();
    void thread_out_data_TDATA();
    void thread_out_data_TDATA_blk_n();
    void thread_out_data_TLAST();
    void thread_out_data_TUSER();
    void thread_out_data_TVALID();
    void thread_p_1_fu_746_p3();
    void thread_p_2_fu_822_p3();
    void thread_p_38_i1_fu_690_p2();
    void thread_p_38_i2_fu_766_p2();
    void thread_p_38_i_fu_614_p2();
    void thread_p_39_demorgan_i1_fu_705_p2();
    void thread_p_39_demorgan_i2_fu_781_p2();
    void thread_p_39_demorgan_i464_not_fu_727_p2();
    void thread_p_39_demorgan_i488_not_fu_803_p2();
    void thread_p_39_demorgan_i_fu_629_p2();
    void thread_p_39_demorgan_i_not_fu_651_p2();
    void thread_p_Val2_13_fu_434_p2();
    void thread_p_Val2_14_fu_447_p4();
    void thread_p_Val2_15_fu_468_p2();
    void thread_p_Val2_21_fu_527_p2();
    void thread_p_Val2_22_fu_540_p4();
    void thread_p_Val2_23_fu_561_p2();
    void thread_p_Val2_5_fu_341_p2();
    void thread_p_Val2_6_fu_354_p4();
    void thread_p_Val2_7_fu_375_p2();
    void thread_p_mux1_fu_739_p3();
    void thread_p_mux2_fu_815_p3();
    void thread_p_mux_fu_663_p3();
    void thread_p_s_fu_670_p3();
    void thread_signbit_1_not_fu_710_p2();
    void thread_signbit_2_not_fu_786_p2();
    void thread_signbit_not_fu_634_p2();
    void thread_tmp_12_fu_423_p3();
    void thread_tmp_13_fu_457_p1();
    void thread_tmp_14_fu_482_p2();
    void thread_tmp_15_fu_494_p4();
    void thread_tmp_16_cast_fu_430_p1();
    void thread_tmp_16_fu_694_p2();
    void thread_tmp_21_fu_516_p3();
    void thread_tmp_22_fu_550_p1();
    void thread_tmp_23_fu_575_p2();
    void thread_tmp_24_fu_587_p4();
    void thread_tmp_25_fu_770_p2();
    void thread_tmp_27_cast_fu_523_p1();
    void thread_tmp_29_fu_367_p3();
    void thread_tmp_2_fu_401_p4();
    void thread_tmp_30_fu_381_p3();
    void thread_tmp_33_fu_460_p3();
    void thread_tmp_34_fu_474_p3();
    void thread_tmp_37_fu_553_p3();
    void thread_tmp_38_fu_567_p3();
    void thread_tmp_3_cast_fu_337_p1();
    void thread_tmp_3_fu_330_p3();
    void thread_tmp_5_fu_389_p2();
    void thread_tmp_7_fu_364_p1();
    void thread_tmp_8_fu_618_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
