ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM6_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM6_Init
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	MX_TIM6_Init:
  26              	.LFB40:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim17;
  29:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim6_up;
  30:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim17_ch1_up;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM6 init function */
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 2


  33:Core/Src/tim.c **** void MX_TIM6_Init(void)
  34:Core/Src/tim.c **** {
  27              		.loc 1 34 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  43:Core/Src/tim.c ****   htim6.Instance = TIM6;
  35              		.loc 1 43 3 view .LVU1
  36              		.loc 1 43 18 is_stmt 0 view .LVU2
  37 0002 0948     		ldr	r0, .L4
  38 0004 094B     		ldr	r3, .L4+4
  39 0006 0360     		str	r3, [r0]
  44:Core/Src/tim.c ****   htim6.Init.Prescaler = 8-1;
  40              		.loc 1 44 3 is_stmt 1 view .LVU3
  41              		.loc 1 44 24 is_stmt 0 view .LVU4
  42 0008 0723     		movs	r3, #7
  43 000a 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  44              		.loc 1 45 3 is_stmt 1 view .LVU5
  45              		.loc 1 45 26 is_stmt 0 view .LVU6
  46 000c 0023     		movs	r3, #0
  47 000e 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim6.Init.Period = 1000-1;
  48              		.loc 1 46 3 is_stmt 1 view .LVU7
  49              		.loc 1 46 21 is_stmt 0 view .LVU8
  50 0010 074B     		ldr	r3, .L4+8
  51 0012 C360     		str	r3, [r0, #12]
  47:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  52              		.loc 1 47 3 is_stmt 1 view .LVU9
  53              		.loc 1 47 32 is_stmt 0 view .LVU10
  54 0014 8023     		movs	r3, #128
  55 0016 8361     		str	r3, [r0, #24]
  48:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  56              		.loc 1 48 3 is_stmt 1 view .LVU11
  57              		.loc 1 48 7 is_stmt 0 view .LVU12
  58 0018 FFF7FEFF 		bl	HAL_TIM_Base_Init
  59              	.LVL0:
  60              		.loc 1 48 6 discriminator 1 view .LVU13
  61 001c 0028     		cmp	r0, #0
  62 001e 00D1     		bne	.L3
  63              	.L1:
  49:Core/Src/tim.c ****   {
  50:Core/Src/tim.c ****     Error_Handler();
  51:Core/Src/tim.c ****   }
  52:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 3


  53:Core/Src/tim.c **** 
  54:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  55:Core/Src/tim.c **** 
  56:Core/Src/tim.c **** }
  64              		.loc 1 56 1 view .LVU14
  65              		@ sp needed
  66 0020 10BD     		pop	{r4, pc}
  67              	.L3:
  50:Core/Src/tim.c ****   }
  68              		.loc 1 50 5 is_stmt 1 view .LVU15
  69 0022 FFF7FEFF 		bl	Error_Handler
  70              	.LVL1:
  71              		.loc 1 56 1 is_stmt 0 view .LVU16
  72 0026 FBE7     		b	.L1
  73              	.L5:
  74              		.align	2
  75              	.L4:
  76 0028 00000000 		.word	htim6
  77 002c 00100040 		.word	1073745920
  78 0030 E7030000 		.word	999
  79              		.cfi_endproc
  80              	.LFE40:
  82              		.section	.text.MX_TIM17_Init,"ax",%progbits
  83              		.align	1
  84              		.global	MX_TIM17_Init
  85              		.syntax unified
  86              		.code	16
  87              		.thumb_func
  89              	MX_TIM17_Init:
  90              	.LFB41:
  57:Core/Src/tim.c **** /* TIM17 init function */
  58:Core/Src/tim.c **** void MX_TIM17_Init(void)
  59:Core/Src/tim.c **** {
  91              		.loc 1 59 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95 0000 10B5     		push	{r4, lr}
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 4, -8
  98              		.cfi_offset 14, -4
  60:Core/Src/tim.c **** 
  61:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 0 */
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 0 */
  64:Core/Src/tim.c **** 
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 1 */
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 1 */
  68:Core/Src/tim.c ****   htim17.Instance = TIM17;
  99              		.loc 1 68 3 view .LVU18
 100              		.loc 1 68 19 is_stmt 0 view .LVU19
 101 0002 0A48     		ldr	r0, .L9
 102 0004 0A4B     		ldr	r3, .L9+4
 103 0006 0360     		str	r3, [r0]
  69:Core/Src/tim.c ****   htim17.Init.Prescaler = 8-1;
 104              		.loc 1 69 3 is_stmt 1 view .LVU20
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 4


 105              		.loc 1 69 25 is_stmt 0 view .LVU21
 106 0008 0723     		movs	r3, #7
 107 000a 4360     		str	r3, [r0, #4]
  70:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 108              		.loc 1 70 3 is_stmt 1 view .LVU22
 109              		.loc 1 70 27 is_stmt 0 view .LVU23
 110 000c 0023     		movs	r3, #0
 111 000e 8360     		str	r3, [r0, #8]
  71:Core/Src/tim.c ****   htim17.Init.Period = 1000-1;
 112              		.loc 1 71 3 is_stmt 1 view .LVU24
 113              		.loc 1 71 22 is_stmt 0 view .LVU25
 114 0010 084A     		ldr	r2, .L9+8
 115 0012 C260     		str	r2, [r0, #12]
  72:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 116              		.loc 1 72 3 is_stmt 1 view .LVU26
 117              		.loc 1 72 29 is_stmt 0 view .LVU27
 118 0014 0361     		str	r3, [r0, #16]
  73:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
 119              		.loc 1 73 3 is_stmt 1 view .LVU28
 120              		.loc 1 73 33 is_stmt 0 view .LVU29
 121 0016 4361     		str	r3, [r0, #20]
  74:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 122              		.loc 1 74 3 is_stmt 1 view .LVU30
 123              		.loc 1 74 33 is_stmt 0 view .LVU31
 124 0018 8033     		adds	r3, r3, #128
 125 001a 8361     		str	r3, [r0, #24]
  75:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 126              		.loc 1 75 3 is_stmt 1 view .LVU32
 127              		.loc 1 75 7 is_stmt 0 view .LVU33
 128 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 129              	.LVL2:
 130              		.loc 1 75 6 discriminator 1 view .LVU34
 131 0020 0028     		cmp	r0, #0
 132 0022 00D1     		bne	.L8
 133              	.L6:
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 2 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 2 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** }
 134              		.loc 1 83 1 view .LVU35
 135              		@ sp needed
 136 0024 10BD     		pop	{r4, pc}
 137              	.L8:
  77:Core/Src/tim.c ****   }
 138              		.loc 1 77 5 is_stmt 1 view .LVU36
 139 0026 FFF7FEFF 		bl	Error_Handler
 140              	.LVL3:
 141              		.loc 1 83 1 is_stmt 0 view .LVU37
 142 002a FBE7     		b	.L6
 143              	.L10:
 144              		.align	2
 145              	.L9:
 146 002c 00000000 		.word	htim17
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 5


 147 0030 00480140 		.word	1073825792
 148 0034 E7030000 		.word	999
 149              		.cfi_endproc
 150              	.LFE41:
 152              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 153              		.align	1
 154              		.global	HAL_TIM_Base_MspInit
 155              		.syntax unified
 156              		.code	16
 157              		.thumb_func
 159              	HAL_TIM_Base_MspInit:
 160              	.LVL4:
 161              	.LFB42:
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  86:Core/Src/tim.c **** {
 162              		.loc 1 86 1 is_stmt 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 8
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		.loc 1 86 1 is_stmt 0 view .LVU39
 167 0000 10B5     		push	{r4, lr}
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 4, -8
 170              		.cfi_offset 14, -4
 171 0002 82B0     		sub	sp, sp, #8
 172              		.cfi_def_cfa_offset 16
 173 0004 0400     		movs	r4, r0
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 174              		.loc 1 88 3 is_stmt 1 view .LVU40
 175              		.loc 1 88 20 is_stmt 0 view .LVU41
 176 0006 0368     		ldr	r3, [r0]
 177              		.loc 1 88 5 view .LVU42
 178 0008 2A4A     		ldr	r2, .L20
 179 000a 9342     		cmp	r3, r2
 180 000c 04D0     		beq	.L16
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
  93:Core/Src/tim.c ****     /* TIM6 clock enable */
  94:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****     /* TIM6 DMA Init */
  97:Core/Src/tim.c ****     /* TIM6_UP Init */
  98:Core/Src/tim.c ****     hdma_tim6_up.Instance = DMA1_Channel3;
  99:Core/Src/tim.c ****     hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 100:Core/Src/tim.c ****     hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 101:Core/Src/tim.c ****     hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 102:Core/Src/tim.c ****     hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 103:Core/Src/tim.c ****     hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 104:Core/Src/tim.c ****     hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 105:Core/Src/tim.c ****     hdma_tim6_up.Init.Priority = DMA_PRIORITY_LOW;
 106:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim6_up) != HAL_OK)
 107:Core/Src/tim.c ****     {
 108:Core/Src/tim.c ****       Error_Handler();
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 6


 109:Core/Src/tim.c ****     }
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 116:Core/Src/tim.c ****   }
 117:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 181              		.loc 1 117 8 is_stmt 1 view .LVU43
 182              		.loc 1 117 10 is_stmt 0 view .LVU44
 183 000e 2A4A     		ldr	r2, .L20+4
 184 0010 9342     		cmp	r3, r2
 185 0012 26D0     		beq	.L17
 186              	.LVL5:
 187              	.L11:
 118:Core/Src/tim.c ****   {
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 0 */
 122:Core/Src/tim.c ****     /* TIM17 clock enable */
 123:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****     /* TIM17 DMA Init */
 126:Core/Src/tim.c ****     /* TIM17_CH1_UP Init */
 127:Core/Src/tim.c ****     hdma_tim17_ch1_up.Instance = DMA1_Channel1;
 128:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 129:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 130:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 131:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 132:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 133:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Mode = DMA_CIRCULAR;
 134:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 135:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim17_ch1_up) != HAL_OK)
 136:Core/Src/tim.c ****     {
 137:Core/Src/tim.c ****       Error_Handler();
 138:Core/Src/tim.c ****     }
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 141:Core/Src/tim.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
 142:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1_up);
 143:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 1 */
 148:Core/Src/tim.c ****   }
 149:Core/Src/tim.c **** }
 188              		.loc 1 149 1 view .LVU45
 189 0014 02B0     		add	sp, sp, #8
 190              		@ sp needed
 191              	.LVL6:
 192              		.loc 1 149 1 view .LVU46
 193 0016 10BD     		pop	{r4, pc}
 194              	.LVL7:
 195              	.L16:
  94:Core/Src/tim.c **** 
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 7


 196              		.loc 1 94 5 is_stmt 1 view .LVU47
 197              	.LBB2:
  94:Core/Src/tim.c **** 
 198              		.loc 1 94 5 view .LVU48
  94:Core/Src/tim.c **** 
 199              		.loc 1 94 5 view .LVU49
 200 0018 284A     		ldr	r2, .L20+8
 201 001a D169     		ldr	r1, [r2, #28]
 202 001c 1023     		movs	r3, #16
 203 001e 1943     		orrs	r1, r3
 204 0020 D161     		str	r1, [r2, #28]
  94:Core/Src/tim.c **** 
 205              		.loc 1 94 5 view .LVU50
 206 0022 D269     		ldr	r2, [r2, #28]
 207 0024 1A40     		ands	r2, r3
 208 0026 0092     		str	r2, [sp]
  94:Core/Src/tim.c **** 
 209              		.loc 1 94 5 view .LVU51
 210 0028 009A     		ldr	r2, [sp]
 211              	.LBE2:
  94:Core/Src/tim.c **** 
 212              		.loc 1 94 5 view .LVU52
  98:Core/Src/tim.c ****     hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 213              		.loc 1 98 5 view .LVU53
  98:Core/Src/tim.c ****     hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 214              		.loc 1 98 27 is_stmt 0 view .LVU54
 215 002a 2548     		ldr	r0, .L20+12
 216              	.LVL8:
  98:Core/Src/tim.c ****     hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 217              		.loc 1 98 27 view .LVU55
 218 002c 254A     		ldr	r2, .L20+16
 219 002e 0260     		str	r2, [r0]
  99:Core/Src/tim.c ****     hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 220              		.loc 1 99 5 is_stmt 1 view .LVU56
  99:Core/Src/tim.c ****     hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 221              		.loc 1 99 33 is_stmt 0 view .LVU57
 222 0030 4360     		str	r3, [r0, #4]
 100:Core/Src/tim.c ****     hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 223              		.loc 1 100 5 is_stmt 1 view .LVU58
 100:Core/Src/tim.c ****     hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 224              		.loc 1 100 33 is_stmt 0 view .LVU59
 225 0032 0023     		movs	r3, #0
 226 0034 8360     		str	r3, [r0, #8]
 101:Core/Src/tim.c ****     hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 227              		.loc 1 101 5 is_stmt 1 view .LVU60
 101:Core/Src/tim.c ****     hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 228              		.loc 1 101 30 is_stmt 0 view .LVU61
 229 0036 8022     		movs	r2, #128
 230 0038 C260     		str	r2, [r0, #12]
 102:Core/Src/tim.c ****     hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 231              		.loc 1 102 5 is_stmt 1 view .LVU62
 102:Core/Src/tim.c ****     hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 232              		.loc 1 102 43 is_stmt 0 view .LVU63
 233 003a 8132     		adds	r2, r2, #129
 234 003c FF32     		adds	r2, r2, #255
 235 003e 0261     		str	r2, [r0, #16]
 103:Core/Src/tim.c ****     hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 8


 236              		.loc 1 103 5 is_stmt 1 view .LVU64
 103:Core/Src/tim.c ****     hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 237              		.loc 1 103 40 is_stmt 0 view .LVU65
 238 0040 8022     		movs	r2, #128
 239 0042 1201     		lsls	r2, r2, #4
 240 0044 4261     		str	r2, [r0, #20]
 104:Core/Src/tim.c ****     hdma_tim6_up.Init.Priority = DMA_PRIORITY_LOW;
 241              		.loc 1 104 5 is_stmt 1 view .LVU66
 104:Core/Src/tim.c ****     hdma_tim6_up.Init.Priority = DMA_PRIORITY_LOW;
 242              		.loc 1 104 28 is_stmt 0 view .LVU67
 243 0046 2022     		movs	r2, #32
 244 0048 8261     		str	r2, [r0, #24]
 105:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim6_up) != HAL_OK)
 245              		.loc 1 105 5 is_stmt 1 view .LVU68
 105:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim6_up) != HAL_OK)
 246              		.loc 1 105 32 is_stmt 0 view .LVU69
 247 004a C361     		str	r3, [r0, #28]
 106:Core/Src/tim.c ****     {
 248              		.loc 1 106 5 is_stmt 1 view .LVU70
 106:Core/Src/tim.c ****     {
 249              		.loc 1 106 9 is_stmt 0 view .LVU71
 250 004c FFF7FEFF 		bl	HAL_DMA_Init
 251              	.LVL9:
 106:Core/Src/tim.c ****     {
 252              		.loc 1 106 8 discriminator 1 view .LVU72
 253 0050 0028     		cmp	r0, #0
 254 0052 03D1     		bne	.L18
 255              	.L13:
 111:Core/Src/tim.c **** 
 256              		.loc 1 111 5 is_stmt 1 view .LVU73
 111:Core/Src/tim.c **** 
 257              		.loc 1 111 5 view .LVU74
 258 0054 1A4B     		ldr	r3, .L20+12
 259 0056 2362     		str	r3, [r4, #32]
 111:Core/Src/tim.c **** 
 260              		.loc 1 111 5 view .LVU75
 261 0058 5C62     		str	r4, [r3, #36]
 111:Core/Src/tim.c **** 
 262              		.loc 1 111 5 view .LVU76
 263 005a DBE7     		b	.L11
 264              	.L18:
 108:Core/Src/tim.c ****     }
 265              		.loc 1 108 7 view .LVU77
 266 005c FFF7FEFF 		bl	Error_Handler
 267              	.LVL10:
 268 0060 F8E7     		b	.L13
 269              	.LVL11:
 270              	.L17:
 123:Core/Src/tim.c **** 
 271              		.loc 1 123 5 view .LVU78
 272              	.LBB3:
 123:Core/Src/tim.c **** 
 273              		.loc 1 123 5 view .LVU79
 123:Core/Src/tim.c **** 
 274              		.loc 1 123 5 view .LVU80
 275 0062 164B     		ldr	r3, .L20+8
 276 0064 9A69     		ldr	r2, [r3, #24]
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 9


 277 0066 8021     		movs	r1, #128
 278 0068 C902     		lsls	r1, r1, #11
 279 006a 0A43     		orrs	r2, r1
 280 006c 9A61     		str	r2, [r3, #24]
 123:Core/Src/tim.c **** 
 281              		.loc 1 123 5 view .LVU81
 282 006e 9B69     		ldr	r3, [r3, #24]
 283 0070 0B40     		ands	r3, r1
 284 0072 0193     		str	r3, [sp, #4]
 123:Core/Src/tim.c **** 
 285              		.loc 1 123 5 view .LVU82
 286 0074 019B     		ldr	r3, [sp, #4]
 287              	.LBE3:
 123:Core/Src/tim.c **** 
 288              		.loc 1 123 5 view .LVU83
 127:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 289              		.loc 1 127 5 view .LVU84
 127:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 290              		.loc 1 127 32 is_stmt 0 view .LVU85
 291 0076 1448     		ldr	r0, .L20+20
 292              	.LVL12:
 127:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 293              		.loc 1 127 32 view .LVU86
 294 0078 144B     		ldr	r3, .L20+24
 295 007a 0360     		str	r3, [r0]
 128:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 296              		.loc 1 128 5 is_stmt 1 view .LVU87
 128:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 297              		.loc 1 128 38 is_stmt 0 view .LVU88
 298 007c 1023     		movs	r3, #16
 299 007e 4360     		str	r3, [r0, #4]
 129:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 300              		.loc 1 129 5 is_stmt 1 view .LVU89
 129:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 301              		.loc 1 129 38 is_stmt 0 view .LVU90
 302 0080 0023     		movs	r3, #0
 303 0082 8360     		str	r3, [r0, #8]
 130:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 304              		.loc 1 130 5 is_stmt 1 view .LVU91
 130:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 305              		.loc 1 130 35 is_stmt 0 view .LVU92
 306 0084 8022     		movs	r2, #128
 307 0086 C260     		str	r2, [r0, #12]
 131:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 308              		.loc 1 131 5 is_stmt 1 view .LVU93
 131:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 309              		.loc 1 131 48 is_stmt 0 view .LVU94
 310 0088 8132     		adds	r2, r2, #129
 311 008a FF32     		adds	r2, r2, #255
 312 008c 0261     		str	r2, [r0, #16]
 132:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Mode = DMA_CIRCULAR;
 313              		.loc 1 132 5 is_stmt 1 view .LVU95
 132:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Mode = DMA_CIRCULAR;
 314              		.loc 1 132 45 is_stmt 0 view .LVU96
 315 008e 8022     		movs	r2, #128
 316 0090 1201     		lsls	r2, r2, #4
 317 0092 4261     		str	r2, [r0, #20]
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 10


 133:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 318              		.loc 1 133 5 is_stmt 1 view .LVU97
 133:Core/Src/tim.c ****     hdma_tim17_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 319              		.loc 1 133 33 is_stmt 0 view .LVU98
 320 0094 2022     		movs	r2, #32
 321 0096 8261     		str	r2, [r0, #24]
 134:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim17_ch1_up) != HAL_OK)
 322              		.loc 1 134 5 is_stmt 1 view .LVU99
 134:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim17_ch1_up) != HAL_OK)
 323              		.loc 1 134 37 is_stmt 0 view .LVU100
 324 0098 C361     		str	r3, [r0, #28]
 135:Core/Src/tim.c ****     {
 325              		.loc 1 135 5 is_stmt 1 view .LVU101
 135:Core/Src/tim.c ****     {
 326              		.loc 1 135 9 is_stmt 0 view .LVU102
 327 009a FFF7FEFF 		bl	HAL_DMA_Init
 328              	.LVL13:
 135:Core/Src/tim.c ****     {
 329              		.loc 1 135 8 discriminator 1 view .LVU103
 330 009e 0028     		cmp	r0, #0
 331 00a0 05D1     		bne	.L19
 332              	.L15:
 142:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 333              		.loc 1 142 5 is_stmt 1 view .LVU104
 142:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 334              		.loc 1 142 5 view .LVU105
 335 00a2 094B     		ldr	r3, .L20+20
 336 00a4 6362     		str	r3, [r4, #36]
 142:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 337              		.loc 1 142 5 view .LVU106
 338 00a6 5C62     		str	r4, [r3, #36]
 142:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 339              		.loc 1 142 5 view .LVU107
 143:Core/Src/tim.c **** 
 340              		.loc 1 143 5 view .LVU108
 143:Core/Src/tim.c **** 
 341              		.loc 1 143 5 view .LVU109
 342 00a8 2362     		str	r3, [r4, #32]
 143:Core/Src/tim.c **** 
 343              		.loc 1 143 5 view .LVU110
 344 00aa 5C62     		str	r4, [r3, #36]
 143:Core/Src/tim.c **** 
 345              		.loc 1 143 5 discriminator 1 view .LVU111
 346              		.loc 1 149 1 is_stmt 0 view .LVU112
 347 00ac B2E7     		b	.L11
 348              	.L19:
 137:Core/Src/tim.c ****     }
 349              		.loc 1 137 7 is_stmt 1 view .LVU113
 350 00ae FFF7FEFF 		bl	Error_Handler
 351              	.LVL14:
 352 00b2 F6E7     		b	.L15
 353              	.L21:
 354              		.align	2
 355              	.L20:
 356 00b4 00100040 		.word	1073745920
 357 00b8 00480140 		.word	1073825792
 358 00bc 00100240 		.word	1073876992
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 11


 359 00c0 00000000 		.word	hdma_tim6_up
 360 00c4 30000240 		.word	1073872944
 361 00c8 00000000 		.word	hdma_tim17_ch1_up
 362 00cc 08000240 		.word	1073872904
 363              		.cfi_endproc
 364              	.LFE42:
 366              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 367              		.align	1
 368              		.global	HAL_TIM_Base_MspDeInit
 369              		.syntax unified
 370              		.code	16
 371              		.thumb_func
 373              	HAL_TIM_Base_MspDeInit:
 374              	.LVL15:
 375              	.LFB43:
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 152:Core/Src/tim.c **** {
 376              		.loc 1 152 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		.loc 1 152 1 is_stmt 0 view .LVU115
 381 0000 10B5     		push	{r4, lr}
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 4, -8
 384              		.cfi_offset 14, -4
 385 0002 0400     		movs	r4, r0
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 386              		.loc 1 154 3 is_stmt 1 view .LVU116
 387              		.loc 1 154 20 is_stmt 0 view .LVU117
 388 0004 0368     		ldr	r3, [r0]
 389              		.loc 1 154 5 view .LVU118
 390 0006 0F4A     		ldr	r2, .L27
 391 0008 9342     		cmp	r3, r2
 392 000a 03D0     		beq	.L25
 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 159:Core/Src/tim.c ****     /* Peripheral clock disable */
 160:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****     /* TIM6 DMA DeInit */
 163:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_UPDATE]);
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 166:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_IRQn);
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 393              		.loc 1 171 8 is_stmt 1 view .LVU119
 394              		.loc 1 171 10 is_stmt 0 view .LVU120
 395 000c 0E4A     		ldr	r2, .L27+4
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 12


 396 000e 9342     		cmp	r3, r2
 397 0010 0CD0     		beq	.L26
 398              	.LVL16:
 399              	.L22:
 172:Core/Src/tim.c ****   {
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 176:Core/Src/tim.c ****     /* Peripheral clock disable */
 177:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****     /* TIM17 DMA DeInit */
 180:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC1]);
 181:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_UPDATE]);
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c **** }
 400              		.loc 1 186 1 view .LVU121
 401              		@ sp needed
 402              	.LVL17:
 403              		.loc 1 186 1 view .LVU122
 404 0012 10BD     		pop	{r4, pc}
 405              	.LVL18:
 406              	.L25:
 160:Core/Src/tim.c **** 
 407              		.loc 1 160 5 is_stmt 1 view .LVU123
 408 0014 0D4A     		ldr	r2, .L27+8
 409 0016 D369     		ldr	r3, [r2, #28]
 410 0018 1021     		movs	r1, #16
 411 001a 8B43     		bics	r3, r1
 412 001c D361     		str	r3, [r2, #28]
 163:Core/Src/tim.c **** 
 413              		.loc 1 163 5 view .LVU124
 414 001e 006A     		ldr	r0, [r0, #32]
 415              	.LVL19:
 163:Core/Src/tim.c **** 
 416              		.loc 1 163 5 is_stmt 0 view .LVU125
 417 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 418              	.LVL20:
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 419              		.loc 1 166 5 is_stmt 1 view .LVU126
 420 0024 1120     		movs	r0, #17
 421 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 422              	.LVL21:
 423 002a F2E7     		b	.L22
 424              	.LVL22:
 425              	.L26:
 177:Core/Src/tim.c **** 
 426              		.loc 1 177 5 view .LVU127
 427 002c 074A     		ldr	r2, .L27+8
 428 002e 9369     		ldr	r3, [r2, #24]
 429 0030 0749     		ldr	r1, .L27+12
 430 0032 0B40     		ands	r3, r1
 431 0034 9361     		str	r3, [r2, #24]
 180:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_UPDATE]);
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 13


 432              		.loc 1 180 5 view .LVU128
 433 0036 406A     		ldr	r0, [r0, #36]
 434              	.LVL23:
 180:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_UPDATE]);
 435              		.loc 1 180 5 is_stmt 0 view .LVU129
 436 0038 FFF7FEFF 		bl	HAL_DMA_DeInit
 437              	.LVL24:
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 438              		.loc 1 181 5 is_stmt 1 view .LVU130
 439 003c 206A     		ldr	r0, [r4, #32]
 440 003e FFF7FEFF 		bl	HAL_DMA_DeInit
 441              	.LVL25:
 442              		.loc 1 186 1 is_stmt 0 view .LVU131
 443 0042 E6E7     		b	.L22
 444              	.L28:
 445              		.align	2
 446              	.L27:
 447 0044 00100040 		.word	1073745920
 448 0048 00480140 		.word	1073825792
 449 004c 00100240 		.word	1073876992
 450 0050 FFFFFBFF 		.word	-262145
 451              		.cfi_endproc
 452              	.LFE43:
 454              		.global	hdma_tim17_ch1_up
 455              		.section	.bss.hdma_tim17_ch1_up,"aw",%nobits
 456              		.align	2
 459              	hdma_tim17_ch1_up:
 460 0000 00000000 		.space	68
 460      00000000 
 460      00000000 
 460      00000000 
 460      00000000 
 461              		.global	hdma_tim6_up
 462              		.section	.bss.hdma_tim6_up,"aw",%nobits
 463              		.align	2
 466              	hdma_tim6_up:
 467 0000 00000000 		.space	68
 467      00000000 
 467      00000000 
 467      00000000 
 467      00000000 
 468              		.global	htim17
 469              		.section	.bss.htim17,"aw",%nobits
 470              		.align	2
 473              	htim17:
 474 0000 00000000 		.space	72
 474      00000000 
 474      00000000 
 474      00000000 
 474      00000000 
 475              		.global	htim6
 476              		.section	.bss.htim6,"aw",%nobits
 477              		.align	2
 480              	htim6:
 481 0000 00000000 		.space	72
 481      00000000 
 481      00000000 
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 14


 481      00000000 
 481      00000000 
 482              		.text
 483              	.Letext0:
 484              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 485              		.file 3 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 486              		.file 4 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 487              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 488              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 489              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 490              		.file 8 "Core/Inc/tim.h"
 491              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 492              		.file 10 "Core/Inc/main.h"
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:19     .text.MX_TIM6_Init:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:25     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:76     .text.MX_TIM6_Init:00000028 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:480    .bss.htim6:00000000 htim6
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:83     .text.MX_TIM17_Init:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:89     .text.MX_TIM17_Init:00000000 MX_TIM17_Init
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:146    .text.MX_TIM17_Init:0000002c $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:473    .bss.htim17:00000000 htim17
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:153    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:159    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:356    .text.HAL_TIM_Base_MspInit:000000b4 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:466    .bss.hdma_tim6_up:00000000 hdma_tim6_up
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:459    .bss.hdma_tim17_ch1_up:00000000 hdma_tim17_ch1_up
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:367    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:373    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:447    .text.HAL_TIM_Base_MspDeInit:00000044 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:456    .bss.hdma_tim17_ch1_up:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:463    .bss.hdma_tim6_up:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:470    .bss.htim17:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//cc0jqNxP.s:477    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_DMA_Init
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
