{
  "processor": "Ross HyperSPARC",
  "manufacturer": "Ross/Cypress",
  "year": 1993,
  "schema_version": "1.0",
  "source": "HyperSPARC datasheet",
  "base_architecture": "sparc",
  "base_timing_reference": "SPARC V8 Architecture Manual",
  "timing_notes": "3rd-party SPARC V8 implementation for SPARCstation 20; single-issue with fast clock; 8KB I+D caches; similar timing to SPARC V8 reference",
  "instruction_count": 25,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x00", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add registers"},
    {"mnemonic": "ADDcc", "opcode": "0x10", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Add and set condition codes"},
    {"mnemonic": "SUB", "opcode": "0x04", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract registers"},
    {"mnemonic": "AND", "opcode": "0x01", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "OR", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "SLL", "opcode": "0x25", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "opcode": "0x26", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "LD", "opcode": "0x00", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load word; 1 cycle on cache hit"},
    {"mnemonic": "LDD", "opcode": "0x03", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load doubleword"},
    {"mnemonic": "ST", "opcode": "0x04", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STD", "opcode": "0x07", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "BA", "opcode": "0x08", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch always (delayed)"},
    {"mnemonic": "BNE", "opcode": "0x09", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "CALL", "opcode": "0x40", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "JMPL", "opcode": "0x38", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump and link"},
    {"mnemonic": "SAVE", "opcode": "0x3C", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Save register window"},
    {"mnemonic": "RESTORE", "opcode": "0x3D", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Restore register window"},
    {"mnemonic": "SMUL", "opcode": "0x0B", "bytes": 4, "cycles": 3, "category": "multiply", "addressing_mode": "register", "flags_affected": "Y", "notes": "Signed multiply; 3 cycle latency"},
    {"mnemonic": "UMUL", "opcode": "0x0A", "bytes": 4, "cycles": 3, "category": "multiply", "addressing_mode": "register", "flags_affected": "Y", "notes": "Unsigned multiply; 3 cycle latency"},
    {"mnemonic": "SDIV", "opcode": "0x0F", "bytes": 4, "cycles": 12, "category": "divide", "addressing_mode": "register", "flags_affected": "Y", "notes": "Signed divide; 12 cycle latency"},
    {"mnemonic": "UDIV", "opcode": "0x0E", "bytes": 4, "cycles": 12, "category": "divide", "addressing_mode": "register", "flags_affected": "Y", "notes": "Unsigned divide; 12 cycle latency"},
    {"mnemonic": "NOP", "opcode": "0x01", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (SETHI %g0,0)"},
    {"mnemonic": "SETHI", "opcode": "0x04", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set high 22 bits of register"},
    {"mnemonic": "FLUSH", "opcode": "0x3B", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Flush instruction cache line"},
    {"mnemonic": "STBAR", "opcode": "0x28", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store barrier"}
  ]
}
