Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 27 16:25:41 2023
| Host         : LAPTOP-HKFFG58C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.405        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.405        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.809ns (70.119%)  route 0.771ns (29.880%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  ssd/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    ssd/clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.894 r  ssd/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.894    ssd/clkdiv_reg[20]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590    15.013    ssd/CLK
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[20]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    ssd/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.806ns (70.085%)  route 0.771ns (29.915%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 r  ssd/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.891    ssd/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[17]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.785ns (69.839%)  route 0.771ns (30.161%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  ssd/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.870    ssd/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[19]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.711ns (68.940%)  route 0.771ns (31.060%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.796 r  ssd/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.796    ssd/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[18]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.695ns (68.738%)  route 0.771ns (31.262%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.780 r  ssd/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.780    ssd/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[16]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  ssd/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    ssd/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    ssd/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  ssd/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.747    ssd/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    ssd/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.673 r  ssd/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.673    ssd/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    ssd/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.657 r  ssd/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.657    ssd/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    ssd/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.711     5.314    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.654 r  ssd/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.654    ssd/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590    15.013    ssd/CLK
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[9]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.062    15.314    ssd/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ssd/clkdiv_reg_n_0_[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ssd/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    ssd/clkdiv[0]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  ssd/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    ssd/clkdiv_reg[0]_i_1_n_7
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[12]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  ssd/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    ssd/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[16]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  ssd/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    ssd/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    ssd/CLK
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    ssd/clkdiv_reg_n_0_[4]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  ssd/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    ssd/clkdiv_reg[4]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     2.029    ssd/CLK
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.511    ssd/CLK
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ssd/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.829    ssd/clkdiv_reg_n_0_[8]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  ssd/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    ssd/clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     2.027    ssd/CLK
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[8]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    ssd/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ssd/clkdiv_reg_n_0_[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ssd/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    ssd/clkdiv[0]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.978 r  ssd/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    ssd/clkdiv_reg[0]_i_1_n_6
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    ssd/CLK
    SLICE_X0Y71          FDRE                                         r  ssd/clkdiv_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[12]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  ssd/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    ssd/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    ssd/CLK
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[13]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[16]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  ssd/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    ssd/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[17]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    ssd/CLK
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    ssd/clkdiv_reg_n_0_[4]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  ssd/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    ssd/clkdiv_reg[4]_i_1_n_6
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     2.029    ssd/CLK
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[5]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.511    ssd/CLK
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ssd/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.829    ssd/clkdiv_reg_n_0_[8]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.980 r  ssd/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    ssd/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     2.027    ssd/CLK
    SLICE_X0Y73          FDRE                                         r  ssd/clkdiv_reg[9]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    ssd/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     ssd/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.178ns  (logic 5.684ns (40.090%)  route 8.494ns (59.910%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.674     6.141    ssd/LED_OBUF[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.265 r  ssd/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.265    ssd/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.245     6.510 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     7.464    ssd/char__29[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.298     7.762 r  ssd/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.865    10.628    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.178 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.178    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.089ns  (logic 5.941ns (42.165%)  route 8.149ns (57.835%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.674     6.141    ssd/LED_OBUF[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.265 r  ssd/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.265    ssd/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.245     6.510 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     7.464    ssd/char__29[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.326     7.790 r  ssd/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.520    10.310    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779    14.089 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.089    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.969ns  (logic 5.689ns (40.726%)  route 8.280ns (59.274%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.674     6.141    ssd/LED_OBUF[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.265 r  ssd/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.265    ssd/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.245     6.510 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.277     7.787    ssd/char__29[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.298     8.085 r  ssd/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.328    10.414    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.969 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.969    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.755ns  (logic 5.694ns (41.399%)  route 8.060ns (58.601%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.674     6.141    ssd/LED_OBUF[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.265 r  ssd/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.265    ssd/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.245     6.510 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.278     7.788    ssd/char__29[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.298     8.086 r  ssd/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.108    10.194    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.755 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.755    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.550ns  (logic 5.897ns (43.522%)  route 7.653ns (56.478%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.674     6.141    ssd/LED_OBUF[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.265 r  ssd/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.265    ssd/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.245     6.510 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.278     7.788    ssd/char__29[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.326     8.114 r  ssd/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.700     9.814    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736    13.550 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.550    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.334ns  (logic 5.627ns (42.198%)  route 7.707ns (57.802%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.674     6.141    ssd/LED_OBUF[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.265 r  ssd/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.265    ssd/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.245     6.510 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.580     7.090    ssd/char__29[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.298     7.388 r  ssd/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.452     9.841    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.334 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.334    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.281ns  (logic 5.899ns (44.415%)  route 7.383ns (55.585%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.674     6.141    ssd/LED_OBUF[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.265 r  ssd/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.265    ssd/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.245     6.510 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.580     7.090    ssd/char__29[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.324     7.414 r  ssd/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.128     9.542    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.281 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.281    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 5.018ns (45.764%)  route 5.947ns (54.236%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          5.947     7.414    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    10.966 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.966    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.856ns  (logic 4.521ns (45.873%)  route 5.335ns (54.127%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           5.335     6.302    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     9.856 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.856    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 4.530ns (46.834%)  route 5.142ns (53.166%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           5.142     6.124    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.672 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.672    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.517ns (80.665%)  route 0.364ns (19.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.364     0.626    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.881 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.881    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.548ns (80.271%)  route 0.381ns (19.729%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           0.381     0.658    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.929 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.929    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.561ns (80.746%)  route 0.372ns (19.254%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=8, routed)           0.372     0.664    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.933 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.933    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.467ns (73.730%)  route 0.523ns (26.270%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.523     0.768    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.989 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.989    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.513ns (75.958%)  route 0.479ns (24.042%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.479     0.739    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.991 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.991    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.484ns (74.010%)  route 0.521ns (25.990%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.521     0.768    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.005 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.005    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.546ns (76.870%)  route 0.465ns (23.130%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=8, routed)           0.465     0.756    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.011 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.011    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.503ns (73.616%)  route 0.539ns (26.384%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.539     0.789    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.042 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.042    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.502ns (71.826%)  route 0.589ns (28.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.589     0.859    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.091 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.091    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.506ns (68.897%)  route 0.680ns (31.103%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.680     0.933    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.186 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.186    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.752ns  (logic 4.765ns (44.321%)  route 5.986ns (55.679%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.712     5.315    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=6, routed)           1.300     7.071    _/prod[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  _/A2G_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.979     8.174    _/A2G_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.124     8.298 r  _/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.298    ssd/A2G_OBUF[4]_inst_i_1_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.212     8.510 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842     9.352    ssd/char__29[2]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.299     9.651 r  ssd/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.865    12.516    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.066 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.066    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.691ns  (logic 4.765ns (44.575%)  route 5.926ns (55.425%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.712     5.315    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=6, routed)           1.300     7.071    _/prod[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  _/A2G_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.982     8.177    _/A2G_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  _/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.301    ssd/A2G_OBUF[4]_inst_i_1_2
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I0_O)      0.209     8.510 r  ssd/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315     9.825    ssd/char__29[1]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.297    10.122 r  ssd/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.328    12.450    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.006 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.006    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.663ns  (logic 5.022ns (47.098%)  route 5.641ns (52.902%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.712     5.315    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=6, routed)           1.300     7.071    _/prod[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  _/A2G_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.979     8.174    _/A2G_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.124     8.298 r  _/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.298    ssd/A2G_OBUF[4]_inst_i_1_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.212     8.510 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842     9.352    ssd/char__29[2]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.327     9.679 r  ssd/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.520    12.199    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.978 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.978    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.666ns  (logic 4.326ns (40.555%)  route 6.340ns (59.445%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.705     5.308    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  ssd/clkdiv_reg[18]/Q
                         net (fo=14, routed)          1.446     7.209    ssd/p_0_in[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.150     7.359 r  ssd/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.895    12.254    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.974 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.974    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 4.771ns (45.563%)  route 5.700ns (54.437%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.712     5.315    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=6, routed)           1.300     7.071    _/prod[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  _/A2G_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.982     8.177    _/A2G_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  _/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.301    ssd/A2G_OBUF[4]_inst_i_1_2
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I0_O)      0.209     8.510 r  ssd/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.310     9.820    ssd/char__29[1]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.297    10.117 r  ssd/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.108    12.225    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.785 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.785    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.264ns  (logic 4.972ns (48.438%)  route 5.292ns (51.562%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.712     5.315    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=6, routed)           1.300     7.071    _/prod[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     7.195 f  _/A2G_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.982     8.177    _/A2G_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.124     8.301 f  _/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.301    ssd/A2G_OBUF[4]_inst_i_1_2
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I0_O)      0.209     8.510 f  ssd/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.310     9.820    ssd/char__29[1]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.323    10.143 r  ssd/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.700    11.843    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736    15.578 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.578    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.257ns  (logic 4.708ns (45.900%)  route 5.549ns (54.100%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.712     5.315    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=6, routed)           1.300     7.071    _/prod[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  _/A2G_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.979     8.174    _/A2G_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.124     8.298 r  _/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.298    ssd/A2G_OBUF[4]_inst_i_1_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.212     8.510 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818     9.328    ssd/char__29[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.299     9.627 r  ssd/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.452    12.079    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.572 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.572    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.207ns  (logic 4.982ns (48.813%)  route 5.225ns (51.187%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.712     5.315    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=6, routed)           1.300     7.071    _/prod[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  _/A2G_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.979     8.174    _/A2G_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.124     8.298 r  _/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.298    ssd/A2G_OBUF[4]_inst_i_1_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.212     8.510 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818     9.328    ssd/char__29[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I2_O)        0.327     9.655 r  ssd/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.128    11.782    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    15.522 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.522    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.384ns (50.883%)  route 4.232ns (49.117%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.705     5.308    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  ssd/clkdiv_reg[18]/Q
                         net (fo=14, routed)          1.507     7.271    ssd/p_0_in[0]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.152     7.423 r  ssd/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.725    10.148    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.924 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.924    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.132ns (49.778%)  route 4.169ns (50.222%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.705     5.308    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  ssd/clkdiv_reg[18]/Q
                         net (fo=14, routed)          1.660     7.424    ssd/p_0_in[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.548 r  ssd/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.509    10.057    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.609 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.609    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.437ns (68.376%)  route 0.664ns (31.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.511    ssd/CLK
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  ssd/clkdiv_reg[20]/Q
                         net (fo=15, routed)          0.383     2.035    ssd/p_0_in[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045     2.080 r  ssd/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.362    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.612 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.612    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.440ns (65.180%)  route 0.769ns (34.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.511    ssd/CLK
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  ssd/clkdiv_reg[20]/Q
                         net (fo=15, routed)          0.125     1.778    ssd/p_0_in[2]
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  ssd/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.467    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     3.721 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.721    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.503ns (65.242%)  route 0.801ns (34.758%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[19]/Q
                         net (fo=15, routed)          0.281     1.932    ssd/p_0_in[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.048     1.980 r  ssd/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.500    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.815 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.815    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.422ns (60.241%)  route 0.939ns (39.759%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[19]/Q
                         net (fo=15, routed)          0.281     1.932    ssd/p_0_in[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.977 r  ssd/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.635    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.871 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.871    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.422ns (60.072%)  route 0.945ns (39.928%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[19]/Q
                         net (fo=15, routed)          0.337     1.988    ssd/p_0_in[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.045     2.033 r  ssd/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.642    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.878 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.878    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.439ns (59.109%)  route 0.995ns (40.891%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.511    ssd/CLK
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ssd/clkdiv_reg[20]/Q
                         net (fo=15, routed)          0.312     1.964    ssd/p_0_in[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045     2.009 r  ssd/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.684     2.693    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.945 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.945    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.689ns (65.967%)  route 0.871ns (34.033%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/Q
                         net (fo=4, routed)           0.151     1.829    _/prod[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  _/A2G_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.874    ssd/A2G_OBUF[4]_inst_i_1_3
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.071     1.945 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.193     2.138    ssd/char__29[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.109     2.247 r  ssd/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.774    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     4.074 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.074    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.582ns (61.368%)  route 0.996ns (38.632%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/Q
                         net (fo=4, routed)           0.151     1.829    _/prod[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  _/A2G_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.874    ssd/A2G_OBUF[4]_inst_i_1_3
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.071     1.945 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.193     2.138    ssd/char__29[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.108     2.246 r  ssd/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.897    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.092 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.092    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.678ns (64.483%)  route 0.924ns (35.517%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/Q
                         net (fo=4, routed)           0.273     1.951    _/prod[1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.045     1.996 r  _/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.996    ssd/A2G_OBUF[4]_inst_i_1_1
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.062     2.058 r  ssd/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.303     2.361    ssd/char__29[3]
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.111     2.472 r  ssd/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.820    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.296     4.116 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.116    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.524ns (57.278%)  route 1.137ns (42.722%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  ssd/clkdiv_reg[19]/Q
                         net (fo=15, routed)          0.337     1.988    ssd/p_0_in[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.046     2.034 r  ssd/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.834    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.171 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.171    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.272ns  (logic 2.693ns (29.040%)  route 6.579ns (70.960%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.686     6.152    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.276    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.919 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=3, routed)           1.076     7.995    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.307     8.302 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_2/O
                         net (fo=3, routed)           0.818     9.120    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_2_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.152     9.272 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_1/O
                         net (fo=1, routed)           0.000     9.272    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.594     5.017    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.244ns  (logic 2.665ns (28.825%)  route 6.579ns (71.175%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.686     6.152    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.276    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.919 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=3, routed)           1.076     7.995    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.307     8.302 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_2/O
                         net (fo=3, routed)           0.818     9.120    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_2_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.124     9.244 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][6]_i_1/O
                         net (fo=1, routed)           0.000     9.244    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.594     5.017    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.234ns  (logic 2.665ns (28.856%)  route 6.569ns (71.144%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.686     6.152    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.276    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.919 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=3, routed)           1.076     7.995    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.307     8.302 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_2/O
                         net (fo=3, routed)           0.808     9.110    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_2_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     9.234 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_1/O
                         net (fo=1, routed)           0.000     9.234    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.594     5.017    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.100ns  (logic 2.638ns (32.565%)  route 5.462ns (67.435%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.686     6.152    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.276    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.809 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.809    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.028 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.776     7.805    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.295     8.100 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][4]_i_1/O
                         net (fo=1, routed)           0.000     8.100    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[2]
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.593     5.016    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.886ns  (logic 2.535ns (32.140%)  route 5.351ns (67.860%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.686     6.152    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.276    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.919 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=3, routed)           0.666     7.585    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.301     7.886 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][3]_i_1/O
                         net (fo=1, routed)           0.000     7.886    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[1]
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.593     5.016    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.681ns  (logic 2.470ns (32.151%)  route 5.212ns (67.849%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.686     6.152    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.276    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.854 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=4, routed)           0.526     7.380    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.301     7.681 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][2]_i_1/O
                         net (fo=1, routed)           0.000     7.681    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.593     5.016    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.705ns  (logic 2.018ns (30.090%)  route 4.688ns (69.910%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.688     6.154    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.278 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.278    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.705 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.705    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[1]
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.593     5.016    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.530ns  (logic 1.843ns (28.217%)  route 4.688ns (71.783%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=10, routed)          4.688     6.154    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.278 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.278    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.530 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.530    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[0]
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.593     5.016    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.358ns (33.417%)  route 0.714ns (66.583%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.714     0.962    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.007 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.007    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.073 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.073    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[1]
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.470ns (40.330%)  route 0.695ns (59.670%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.555     0.808    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.045     0.853 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     0.853    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.918 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=3, routed)           0.140     1.058    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I3_O)        0.107     1.165 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.165    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[2]
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.360ns (28.915%)  route 0.886ns (71.085%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.886     1.132    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.177    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.247 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.247    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[0]
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.496ns (38.131%)  route 0.805ns (61.869%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.653     0.901    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.046     0.947 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     0.947    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.ma_sig
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.042 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=3, routed)           0.152     1.194    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.108     1.302 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.302    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.031    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.498ns (38.199%)  route 0.806ns (61.801%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=10, routed)          0.655     0.900    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.046     0.946 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     0.946    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.ma_sig
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.043 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.151     1.194    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.110     1.304 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.304    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.031    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.474ns (35.566%)  route 0.859ns (64.434%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.554     0.807    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X4Y77          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     0.852    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.922 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=4, routed)           0.304     1.227    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.106     1.333 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.333    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[1]
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.475ns (35.615%)  route 0.859ns (64.385%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=2)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.554     0.807    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X4Y77          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     0.852    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.922 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=4, routed)           0.304     1.227    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[0]
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.107     1.334 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.334    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y78          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.496ns (36.666%)  route 0.857ns (63.334%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.653     0.901    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.046     0.947 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     0.947    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.ma_sig
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.042 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=3, routed)           0.204     1.246    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.108     1.354 r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.354    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.031    _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y79          FDRE                                         r  _/_/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C





