{"sha": "32999d87d6f422fb6cacea66d2e4ed645e84ebe7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzI5OTlkODdkNmY0MjJmYjZjYWNlYTY2ZDJlNGVkNjQ1ZTg0ZWJlNw==", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.ibm.com", "date": "2018-11-09T16:35:23Z"}, "committer": {"name": "William Schmidt", "email": "wschmidt@gcc.gnu.org", "date": "2018-11-09T16:35:23Z"}, "message": "xmmintrin.h (_mm_cvtss_si32): Fix incorrect constraints by introducing a new temporary.\n\n2018-11-09  Bill Schmidt  <wschmidt@linux.ibm.com>\n\t    Jinsong Ji  <jji@us.ibm.com>\n\n\t* config/rs6000/xmmintrin.h (_mm_cvtss_si32): Fix incorrect\n\tconstraints by introducing a new temporary.\n\t(_mm_cvtss_si64): Likewise.\n\n\nCo-Authored-By: Jinsong Ji <jji@us.ibm.com>\n\nFrom-SVN: r265975", "tree": {"sha": "2363d754d95090e4bf6bd9a706a7ee4bceb0836f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2363d754d95090e4bf6bd9a706a7ee4bceb0836f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/32999d87d6f422fb6cacea66d2e4ed645e84ebe7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/32999d87d6f422fb6cacea66d2e4ed645e84ebe7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/32999d87d6f422fb6cacea66d2e4ed645e84ebe7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/32999d87d6f422fb6cacea66d2e4ed645e84ebe7/comments", "author": null, "committer": null, "parents": [{"sha": "71caffb725450df820f706dc8f7a05aa8a22061f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/71caffb725450df820f706dc8f7a05aa8a22061f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/71caffb725450df820f706dc8f7a05aa8a22061f"}], "stats": {"total": 31, "additions": 21, "deletions": 10}, "files": [{"sha": "a130c97fe4627854afa29411f3cbce96e8890cf1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/32999d87d6f422fb6cacea66d2e4ed645e84ebe7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/32999d87d6f422fb6cacea66d2e4ed645e84ebe7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=32999d87d6f422fb6cacea66d2e4ed645e84ebe7", "patch": "@@ -1,3 +1,10 @@\n+2018-11-09  Bill Schmidt  <wschmidt@linux.ibm.com>\n+\t    Jinsong Ji  <jji@us.ibm.com>\n+\n+\t* config/rs6000/xmmintrin.h (_mm_cvtss_si32): Fix incorrect\n+\tconstraints by introducing a new temporary.\n+\t(_mm_cvtss_si64): Likewise.\n+\n 2018-11-09  Martin Liska  <mliska@suse.cz>\n \n \t* common.opt: Add -fipa-stack-alignment flag."}, {"sha": "367f7a9cd8d1c6015eb5706c8a7ae6fb9c1ff1f7", "filename": "gcc/config/rs6000/xmmintrin.h", "status": "modified", "additions": 14, "deletions": 10, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/32999d87d6f422fb6cacea66d2e4ed645e84ebe7/gcc%2Fconfig%2Frs6000%2Fxmmintrin.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/32999d87d6f422fb6cacea66d2e4ed645e84ebe7/gcc%2Fconfig%2Frs6000%2Fxmmintrin.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fxmmintrin.h?ref=32999d87d6f422fb6cacea66d2e4ed645e84ebe7", "patch": "@@ -908,13 +908,15 @@ _mm_cvtss_si32 (__m128 __A)\n   __m64 res = 0;\n #ifdef _ARCH_PWR8\n   __m128 vtmp;\n+  double dtmp;\n   __asm__(\n-      \"xxsldwi %x1,%x2,%x2,3;\\n\"\n-      \"xscvspdp %x1,%x1;\\n\"\n-      \"fctiw  %1,%1;\\n\"\n-      \"mfvsrd  %0,%x1;\\n\"\n+      \"xxsldwi %x1,%x3,%x3,3;\\n\"\n+      \"xscvspdp %x2,%x1;\\n\"\n+      \"fctiw  %2,%2;\\n\"\n+      \"mfvsrd  %0,%x2;\\n\"\n       : \"=r\" (res),\n-\t\"=&wi\" (vtmp)\n+      \t\"=&wa\" (vtmp),\n+        \"=f\" (dtmp)\n       : \"wa\" (__A)\n       : );\n #else\n@@ -939,13 +941,15 @@ _mm_cvtss_si64 (__m128 __A)\n   __m64 res = 0;\n #ifdef _ARCH_PWR8\n   __m128 vtmp;\n+  double dtmp;\n   __asm__(\n-      \"xxsldwi %x1,%x2,%x2,3;\\n\"\n-      \"xscvspdp %x1,%x1;\\n\"\n-      \"fctid  %1,%1;\\n\"\n-      \"mfvsrd  %0,%x1;\\n\"\n+      \"xxsldwi %x1,%x3,%x3,3;\\n\"\n+      \"xscvspdp %x2,%x1;\\n\"\n+      \"fctid  %2,%2;\\n\"\n+      \"mfvsrd  %0,%x2;\\n\"\n       : \"=r\" (res),\n-\t\"=&wi\" (vtmp)\n+        \"=&wa\" (vtmp),\n+        \"=f\" (dtmp)\n       : \"wa\" (__A)\n       : );\n #else"}]}