-- -------------------------------------------------------------
-- 
-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/bch/synthesis_reports/hdlsrc/bch_encoder_model/output_mask.vhd
-- Created: 2021-02-05 01:10:52
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: output_mask
-- Source Path: bch_encoder_model/bch_encoder/output_mask
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY output_mask IS
  PORT( bit_in                            :   IN    std_logic;  -- ufix1
        mask                              :   OUT   std_logic_vector(0 TO 191)  -- ufix1 [192]
        );
END output_mask;


ARCHITECTURE rtl OF output_mask IS

BEGIN
  --MATLAB Function 'bch_encoder/output_mask'
  
  mask <= (OTHERS => '1') WHEN bit_in /= '0' ELSE
      (OTHERS => '0');

END rtl;

