Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 63a3abc5b04f4400a3efcdaa944cce1a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fzcpu_behav xil_defaultlib.fzcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 36 for port data_in1 [D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/PipelineCPU.v:152]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/zeroextension_1.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/zeroextension_2.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.to10
Compiling module xil_defaultlib.display
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Rom
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFiles
Compiling module xil_defaultlib.Dregister
Compiling module xil_defaultlib.Loaduse
Compiling module xil_defaultlib.reg_use
Compiling module xil_defaultlib.Data_Related
Compiling module xil_defaultlib.MemToEX
Compiling module xil_defaultlib.WbToEX
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Dregister(DATA_BITS=1)
Compiling module xil_defaultlib.Dregister(DATA_BITS=4)
Compiling module xil_defaultlib.Dregister(DATA_BITS=5)
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.zeroextension_1
Compiling module xil_defaultlib.zeroextension_2
Compiling module xil_defaultlib.signextension
Compiling module xil_defaultlib.Mux(Width=5)
Compiling module xil_defaultlib.Mux(Width=32)
Compiling module xil_defaultlib.Mux2c4(Width=32)
Compiling module xil_defaultlib.Mux(Width=36)
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.fzcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot fzcpu_behav
