
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007974                       # Number of seconds simulated
sim_ticks                                  7973621000                       # Number of ticks simulated
final_tick                                 7973621000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92163                       # Simulator instruction rate (inst/s)
host_op_rate                                   142090                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51035077                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   156.24                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5363                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6437226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36608713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43045939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6437226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6437226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6437226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36608713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43045939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11041                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7973509000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.247059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.162156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.793891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          181     23.66%     23.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117     15.29%     38.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           60      7.84%     46.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      7.58%     54.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          125     16.34%     70.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      4.97%     75.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      4.05%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      3.40%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          129     16.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          765                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6437225.947909989394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36608712.653887107968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27679000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    259283250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34512.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56847.90                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    186406000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               286962250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34757.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53507.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        43.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4589                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1486762.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2877420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1518000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21841260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146284320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             64775940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13503840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       461834520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       266188320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1511951940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2490775560                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            312.376969                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           7796197250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29390000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      61880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6090415500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    693197500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85945250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1012792750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2648940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1385175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16450560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         70068960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43140450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4540800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       257924430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        86868000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1714098360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2197125675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            275.549299                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7867169750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8693000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7075342500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    226210500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      68054000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    565681000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325705                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325705                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2977                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289799                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1351                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289799                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270624                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19175                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1770                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4871196                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110502                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           532                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            75                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625678                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           111                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7973622                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14498657                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325705                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271975                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6287987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6318                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           273                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625639                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1162                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7938100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.818821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.471740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4286887     54.00%     54.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   370376      4.67%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   120940      1.52%     60.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   183950      2.32%     62.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   267169      3.37%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   148385      1.87%     67.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   309631      3.90%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   462504      5.83%     77.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1788258     22.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7938100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.040848                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.818328                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   636803                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4393512                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1509507                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1395119                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3159                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22349365                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3159                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1192937                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  141397                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2054                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2347558                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4250995                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22335744                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1478                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 266774                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3779691                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17447                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21666761                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48516604                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24901328                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701721                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   153833                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7306695                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526574                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114085                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098309                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2090063                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22310477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22362117                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               843                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          110631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7938100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.817062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.056939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              996601     12.55%     12.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1456192     18.34%     30.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1535765     19.35%     50.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1176714     14.82%     65.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1130240     14.24%     79.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              806805     10.16%     89.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              351365      4.43%     93.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              234266      2.95%     96.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              250152      3.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7938100                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   49095     63.73%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2316      3.01%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.02%     66.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.02%     66.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            24423     31.70%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    665      0.86%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   422      0.55%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                59      0.08%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               24      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35576      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209109     32.24%     32.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1156      0.01%     32.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196780     18.77%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  432      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  862      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1056      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 626      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                230      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097260      9.38%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097349      9.38%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62758      0.28%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13402      0.06%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4547845     20.34%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097647      9.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22362117                       # Type of FU issued
system.cpu.iq.rate                           2.804512                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       77035                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003445                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22632922                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7454704                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313000                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30107290                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966670                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949444                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7336559                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15067017                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2276                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16516                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7138                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        87962                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3159                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   50698                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 82131                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22310554                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                93                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526574                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114085                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    652                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 79852                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            193                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            961                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2736                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3697                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22355277                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4608972                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6840                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6719472                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313745                       # Number of branches executed
system.cpu.iew.exec_stores                    2110500                       # Number of stores executed
system.cpu.iew.exec_rate                     2.803654                       # Inst execution rate
system.cpu.iew.wb_sent                       22263978                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262444                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13452811                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19077767                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.792011                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.705156                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          110734                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2993                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7921702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.802418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.317908                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2571448     32.46%     32.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2644751     33.39%     65.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        23399      0.30%     66.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15254      0.19%     66.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       296689      3.75%     70.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26478      0.33%     70.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       114629      1.45%     71.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       376741      4.76%     76.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1852313     23.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7921702                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1852313                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28380045                       # The number of ROB reads
system.cpu.rob.rob_writes                    44637882                       # The number of ROB writes
system.cpu.timesIdled                             488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.553748                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.553748                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.805875                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.805875                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24962163                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955273                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851512                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577560                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774399                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7351546                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.681956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6851221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.626272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.681956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          518                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55132440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55132440                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4704139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4704139                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106209                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6810348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6810348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6810348                       # number of overall hits
system.cpu.dcache.overall_hits::total         6810348                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75360                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          738                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        76098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76098                       # number of overall misses
system.cpu.dcache.overall_misses::total         76098                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2488284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2488284000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     53971000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53971000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2542255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2542255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2542255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2542255000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886446                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886446                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886446                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886446                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015767                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000350                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011050                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33018.630573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33018.630573                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73131.436314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73131.436314                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33407.645405                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33407.645405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33407.645405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33407.645405                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15554                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.430524                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16754                       # number of writebacks
system.cpu.dcache.writebacks::total             16754                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34998                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          227                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35225                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40362                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          511                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40873                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1424968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1424968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1471492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1471492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1471492000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1471492000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005935                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005935                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005935                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35304.692533                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35304.692533                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91045.009785                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91045.009785                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36001.565826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36001.565826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36001.565826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36001.565826                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39848                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           695.875451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1982.134146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   695.875451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252098                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624530                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624530                       # number of overall hits
system.cpu.icache.overall_hits::total         1624530                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1109                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1109                       # number of overall misses
system.cpu.icache.overall_misses::total          1109                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110611999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110611999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    110611999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110611999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110611999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110611999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625639                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625639                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625639                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000682                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000682                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99740.305681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99740.305681                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99740.305681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99740.305681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99740.305681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99740.305681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           92                       # number of writebacks
system.cpu.icache.writebacks::total                92                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          289                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87713999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87713999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87713999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87713999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87713999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87713999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106968.291463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106968.291463                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106968.291463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106968.291463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106968.291463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106968.291463                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4481.974772                       # Cycle average of tags in use
system.l2.tags.total_refs                       81622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.219467                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       747.196133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3734.778639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136779                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5306                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163666                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    658339                       # Number of tag accesses
system.l2.tags.data_accesses                   658339                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        16754                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16754                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data               232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   232                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36079                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36311                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data               36311                       # number of overall hits
system.l2.overall_hits::total                   36328                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 416                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4145                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4561                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data              4561                       # number of overall misses
system.l2.overall_misses::total                  5363                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42794000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42794000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84869000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84869000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    541670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    541670000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84869000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    584464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        669333000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84869000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    584464000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       669333000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        16754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40872                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41691                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40872                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41691                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.641975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.641975                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979243                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103048                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.979243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128637                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128637                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102870.192308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102870.192308                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105821.695761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105821.695761                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130680.337756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130680.337756                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105821.695761                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 128143.828108                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124805.705762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105821.695761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 128143.828108                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124805.705762                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            416                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4145                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5363                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34474000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34474000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68829000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68829000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    458770000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    458770000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     68829000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    493244000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    562073000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68829000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    493244000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    562073000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.641975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.641975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103048                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128637                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128637                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82870.192308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82870.192308                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85821.695761                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85821.695761                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110680.337756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110680.337756                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85821.695761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108143.828108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104805.705762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85821.695761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108143.828108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104805.705762                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4947                       # Transaction distribution
system.membus.trans_dist::ReadExReq               416                       # Transaction distribution
system.membus.trans_dist::ReadExResp              416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4947                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5363                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5363000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28280750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81633                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        39943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7973621000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           92                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23094                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             648                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40224                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       121594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3688064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3746368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41693                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000360                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41678     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41693                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          115325000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2461998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122617000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
