#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 22:57:28 2024
# Process ID: 27220
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25584 C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.168 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
Adding component instance block -- xilinx.com:user:Math:1.4 - Math_0
Adding component instance block -- xilinx.com:user:RAM_FREC:3.0 - RAM_FREC_0
Adding component instance block -- xilinx.com:user:SINE_RAM:3 - SINE_RAM_0
Adding component instance block -- xilinx.com:user:Sel_frec:1.0 - Sel_frec_0
Adding component instance block -- xilinx.com:user:Sel_funcion:1.4 - Sel_funcion_0
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_0
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_1
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_2
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:user:generador_f:1.0 - generador_f_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_traffic_gen_2_axi_periph
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /Sel_funcion_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /clk_wiz/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /rst_clk_100M/ext_reset_in(rst)
Successfully read diagram <Proyecto_1_sep> from BD file <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd>
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1341.230 ; gain = 32.926
delete_bd_objs [get_bd_nets clk_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_0/clk]
