{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574397859901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574397859902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 23:44:18 2019 " "Processing started: Thu Nov 21 23:44:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574397859902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574397859902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Five_Stage_Processor -c Five_Stage_Processor " "Command: quartus_sta Five_Stage_Processor -c Five_Stage_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574397859902 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574397860287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574397862834 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1574397862834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574397864082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397864255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397864255 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "76 " "The Timing Analyzer is analyzing 76 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574397866865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Five_Stage_Processor.sdc " "Synopsys Design Constraints File file not found: 'Five_Stage_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574397867169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397867170 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574397867222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574397867222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574397867222 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397867222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397867222 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EX:inst30\|ALUop_out\[0\] ID_EX:inst30\|ALUop_out\[0\] " "create_clock -period 1.000 -name ID_EX:inst30\|ALUop_out\[0\] ID_EX:inst30\|ALUop_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_10Khz_reg clk_div:inst6\|clock_10Khz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_10Khz_reg clk_div:inst6\|clock_10Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_100Khz_reg clk_div:inst6\|clock_100Khz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_100Khz_reg clk_div:inst6\|clock_100Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_1Mhz_reg clk_div:inst6\|clock_1Mhz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_1Mhz_reg clk_div:inst6\|clock_1Mhz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_1Khz_reg clk_div:inst6\|clock_1Khz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_1Khz_reg clk_div:inst6\|clock_1Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_100hz_reg clk_div:inst6\|clock_100hz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_100hz_reg clk_div:inst6\|clock_100hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_10Hz_reg clk_div:inst6\|clock_10Hz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_10Hz_reg clk_div:inst6\|clock_10Hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID:inst21\|PC_out\[26\] IF_ID:inst21\|PC_out\[26\] " "create_clock -period 1.000 -name IF_ID:inst21\|PC_out\[26\] IF_ID:inst21\|PC_out\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574397867235 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397867235 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|WideOr3~0  from: dataf  to: combout " "Cell: inst15\|WideOr3~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397867297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397867297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397867297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397867297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574397867297 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574397867333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397870637 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574397870647 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574397870715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574397871393 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574397871393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.393 " "Worst-case setup slack is -16.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.393            -828.189 ID_EX:inst30\|ALUop_out\[0\]  " "  -16.393            -828.189 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.349            -404.396 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.349            -404.396 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.743            -125.362 IF_ID:inst21\|PC_out\[26\]  " "  -11.743            -125.362 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.486           -3207.715 KEY\[0\]  " "   -9.486           -3207.715 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.047             -31.741 CLOCK_50  " "   -3.047             -31.741 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388              -7.373 clk_div:inst6\|clock_10Khz_reg  " "   -1.388              -7.373 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355              -8.632 clk_div:inst6\|clock_1Mhz_reg  " "   -1.355              -8.632 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.331              -7.759 clk_div:inst6\|clock_1Khz_reg  " "   -1.331              -7.759 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325              -8.606 clk_div:inst6\|clock_100hz_reg  " "   -1.325              -8.606 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301              -6.097 clk_div:inst6\|clock_100Khz_reg  " "   -1.301              -6.097 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243              -7.231 clk_div:inst6\|clock_10Hz_reg  " "   -1.243              -7.231 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397871499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.873 " "Worst-case hold slack is -6.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.873             -40.251 KEY\[0\]  " "   -6.873             -40.251 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.087 CLOCK_50  " "   -0.087              -0.087 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.270               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.550               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.740               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.789               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.791               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.793               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.794               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.819               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 IF_ID:inst21\|PC_out\[26\]  " "    1.009               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397871663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397871685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397871714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1512.207 KEY\[0\]  " "   -3.166           -1512.207 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.380 clk_div:inst6\|clock_100hz_reg  " "   -0.538              -5.380 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.380 clk_div:inst6\|clock_1Mhz_reg  " "   -0.538              -5.380 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.619 clk_div:inst6\|clock_1Khz_reg  " "   -0.538              -4.619 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.618 clk_div:inst6\|clock_10Khz_reg  " "   -0.538              -4.618 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.611 clk_div:inst6\|clock_10Hz_reg  " "   -0.538              -4.611 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.843 clk_div:inst6\|clock_100Khz_reg  " "   -0.538              -3.843 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.131 ID_EX:inst30\|ALUop_out\[0\]  " "   -0.075              -0.131 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 IF_ID:inst21\|PC_out\[26\]  " "    0.183               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.172               0.000 CLOCK_50  " "    9.172               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.496               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.496               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397871741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397871741 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574397871885 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397871885 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574397871972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574397872101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574397879247 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|WideOr3~0  from: dataf  to: combout " "Cell: inst15\|WideOr3~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397879884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397879884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397879884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397879884 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574397879884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397883165 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574397883367 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574397883367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.226 " "Worst-case setup slack is -16.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.226            -813.367 ID_EX:inst30\|ALUop_out\[0\]  " "  -16.226            -813.367 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.140            -395.568 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.140            -395.568 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.464            -123.106 IF_ID:inst21\|PC_out\[26\]  " "  -11.464            -123.106 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.193           -3136.652 KEY\[0\]  " "   -9.193           -3136.652 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848             -28.551 CLOCK_50  " "   -2.848             -28.551 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -7.396 clk_div:inst6\|clock_10Khz_reg  " "   -1.415              -7.396 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378              -8.688 clk_div:inst6\|clock_1Mhz_reg  " "   -1.378              -8.688 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.341              -8.514 clk_div:inst6\|clock_100hz_reg  " "   -1.341              -8.514 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340              -7.772 clk_div:inst6\|clock_1Khz_reg  " "   -1.340              -7.772 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -6.028 clk_div:inst6\|clock_100Khz_reg  " "   -1.314              -6.028 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.251              -7.135 clk_div:inst6\|clock_10Hz_reg  " "   -1.251              -7.135 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397883385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.678 " "Worst-case hold slack is -6.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.678             -40.010 KEY\[0\]  " "   -6.678             -40.010 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406              -0.651 CLOCK_50  " "   -0.406              -0.651 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.256               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.511               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.684               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.727               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.729               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.733               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.736               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.746               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 IF_ID:inst21\|PC_out\[26\]  " "    0.969               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397883495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397883533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397883564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1574.166 KEY\[0\]  " "   -3.166           -1574.166 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.397 clk_div:inst6\|clock_100hz_reg  " "   -0.538              -5.397 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.397 clk_div:inst6\|clock_1Mhz_reg  " "   -0.538              -5.397 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.639 clk_div:inst6\|clock_10Khz_reg  " "   -0.538              -4.639 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.633 clk_div:inst6\|clock_1Khz_reg  " "   -0.538              -4.633 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.626 clk_div:inst6\|clock_10Hz_reg  " "   -0.538              -4.626 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.855 clk_div:inst6\|clock_100Khz_reg  " "   -0.538              -3.855 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.070 ID_EX:inst30\|ALUop_out\[0\]  " "   -0.043              -0.070 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 IF_ID:inst21\|PC_out\[26\]  " "    0.167               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.185               0.000 CLOCK_50  " "    9.185               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.453               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.453               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397883599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397883599 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574397883711 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397883711 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574397883733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574397884297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574397890609 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|WideOr3~0  from: dataf  to: combout " "Cell: inst15\|WideOr3~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397891218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397891218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397891218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397891218 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574397891218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397894838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574397894964 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574397894964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.087 " "Worst-case setup slack is -9.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.087            -429.433 ID_EX:inst30\|ALUop_out\[0\]  " "   -9.087            -429.433 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.886            -231.638 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.886            -231.638 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.001             -62.675 IF_ID:inst21\|PC_out\[26\]  " "   -6.001             -62.675 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.619           -1621.980 KEY\[0\]  " "   -5.619           -1621.980 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005             -21.327 CLOCK_50  " "   -2.005             -21.327 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385              -2.007 clk_div:inst6\|clock_10Khz_reg  " "   -0.385              -2.007 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.096 clk_div:inst6\|clock_1Khz_reg  " "   -0.360              -2.096 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -2.273 clk_div:inst6\|clock_1Mhz_reg  " "   -0.355              -2.273 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348              -2.317 clk_div:inst6\|clock_100hz_reg  " "   -0.348              -2.317 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -1.581 clk_div:inst6\|clock_100Khz_reg  " "   -0.343              -1.581 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -1.886 clk_div:inst6\|clock_10Hz_reg  " "   -0.332              -1.886 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397894981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397894981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.952 " "Worst-case hold slack is -3.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.952             -22.895 KEY\[0\]  " "   -3.952             -22.895 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 CLOCK_50  " "   -0.049              -0.049 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.136               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.227               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.311               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.314               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.316               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.317               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.317               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.336               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 IF_ID:inst21\|PC_out\[26\]  " "    0.436               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397895167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397895203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397895233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1084.475 KEY\[0\]  " "   -2.636           -1084.475 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.027               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.125               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.126               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.142               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.143               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.144               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.144               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 IF_ID:inst21\|PC_out\[26\]  " "    0.200               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.180               0.000 CLOCK_50  " "    9.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.785               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.785               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397895255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397895255 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574397895409 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397895409 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574397895439 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|WideOr3~0  from: dataf  to: combout " "Cell: inst15\|WideOr3~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397897919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397897919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397897919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574397897919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574397897919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397900145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574397900747 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574397900747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.180 " "Worst-case setup slack is -8.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.180            -391.111 ID_EX:inst30\|ALUop_out\[0\]  " "   -8.180            -391.111 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.132            -210.350 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.132            -210.350 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.445             -57.245 IF_ID:inst21\|PC_out\[26\]  " "   -5.445             -57.245 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.826           -1418.966 KEY\[0\]  " "   -4.826           -1418.966 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.560             -16.277 CLOCK_50  " "   -1.560             -16.277 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323              -1.608 clk_div:inst6\|clock_10Khz_reg  " "   -0.323              -1.608 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -1.703 clk_div:inst6\|clock_1Khz_reg  " "   -0.295              -1.703 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -1.810 clk_div:inst6\|clock_1Mhz_reg  " "   -0.291              -1.810 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -1.853 clk_div:inst6\|clock_100hz_reg  " "   -0.286              -1.853 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -1.255 clk_div:inst6\|clock_100Khz_reg  " "   -0.281              -1.255 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -1.492 clk_div:inst6\|clock_10Hz_reg  " "   -0.271              -1.492 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397901437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.699 " "Worst-case hold slack is -3.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.699             -21.930 KEY\[0\]  " "   -3.699             -21.930 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.907 CLOCK_50  " "   -0.244              -0.907 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.117               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.252               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.264               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.268               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.270               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.271               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.271               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.287               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 IF_ID:inst21\|PC_out\[26\]  " "    0.413               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397901548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397901675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574397901717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1125.068 KEY\[0\]  " "   -2.636           -1125.068 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.115               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.127               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.127               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.143               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.143               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.144               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.145               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 IF_ID:inst21\|PC_out\[26\]  " "    0.249               0.000 IF_ID:inst21\|PC_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.188               0.000 CLOCK_50  " "    9.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.787               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.787               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574397901757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574397901757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574397902140 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574397902140 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574397908784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574397908785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5186 " "Peak virtual memory: 5186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574397909232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 23:45:09 2019 " "Processing ended: Thu Nov 21 23:45:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574397909232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574397909232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574397909232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574397909232 ""}
