

================================================================
== Vitis HLS Report for 'durbin'
================================================================
* Date:           Tue May  6 12:10:01 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        durbin
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     2771|    11663|  13.855 us|  58.315 us|  2772|  11664|       no|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112  |durbin_Pipeline_VITIS_LOOP_21_2  |       13|      165|  65.000 ns|  0.825 us|   13|  165|       no|
        |grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122  |durbin_Pipeline_VITIS_LOOP_26_3  |       13|       51|  65.000 ns|  0.255 us|   13|   51|       no|
        |grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131  |durbin_Pipeline_VITIS_LOOP_29_4  |        3|       41|  15.000 ns|  0.205 us|    3|   41|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     2769|    11661|  71 ~ 299|          -|          -|    39|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      153|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    19|     1666|     1274|    -|
|Memory               |        0|     -|       64|       65|    0|
|Multiplexer          |        -|     -|        -|      557|    -|
|Register             |        -|     -|      385|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    19|     2115|     2049|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U16      |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U18           |ddiv_64ns_64ns_64_22_no_dsp_1       |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U17           |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U19           |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|  312|  109|    0|
    |grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112  |durbin_Pipeline_VITIS_LOOP_21_2     |        0|   0|  273|  143|    0|
    |grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122  |durbin_Pipeline_VITIS_LOOP_26_3     |        0|   0|  297|  154|    0|
    |grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131  |durbin_Pipeline_VITIS_LOOP_29_4     |        0|   0|   15|   61|    0|
    +--------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                    |        0|  19| 1666| 1274|    0|
    +--------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |z_U    |z_RAM_AUTO_1R1W  |        0|  64|  65|    0|    40|   64|     1|         2560|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                 |        0|  64|  65|    0|    40|   64|     1|         2560|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_204_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln18_fu_193_p2  |      icmp|   0|  0|  10|           6|           6|
    |xor_ln14_fu_173_p2   |       xor|   0|  0|  65|          64|          65|
    |xor_ln24_fu_236_p2   |       xor|   0|  0|  65|          64|          65|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 153|         140|         137|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |alpha_1_fu_52      |    9|          2|   64|        128|
    |ap_NS_fsm          |  197|         45|    1|         45|
    |beta_fu_48         |    9|          2|   64|        128|
    |grp_fu_139_ce      |   14|          3|    1|          3|
    |grp_fu_139_opcode  |   26|          5|    2|         10|
    |grp_fu_139_p0      |   26|          5|   64|        320|
    |grp_fu_139_p1      |   26|          5|   64|        320|
    |grp_fu_144_p0      |   14|          3|   64|        192|
    |grp_fu_144_p1      |   14|          3|   64|        192|
    |grp_fu_339_ce      |   14|          3|    1|          3|
    |grp_fu_339_p0      |   14|          3|   64|        192|
    |grp_fu_339_p1      |   14|          3|   64|        192|
    |k_fu_56            |    9|          2|    6|         12|
    |r_address0         |   20|          4|    6|         24|
    |r_ce0              |   14|          3|    1|          3|
    |y_address0         |   31|          6|    6|         36|
    |y_ce0              |   26|          5|    1|          5|
    |y_ce1              |    9|          2|    1|          2|
    |y_d0               |   20|          4|   64|        256|
    |y_we0              |   14|          3|    1|          3|
    |z_address0         |   14|          3|    6|         18|
    |z_ce0              |   14|          3|    1|          3|
    |z_we0              |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  557|        119|  611|       2089|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |alpha_1_fu_52                                            |  64|   0|   64|          0|
    |alpha_2_reg_332                                          |  64|   0|   64|          0|
    |ap_CS_fsm                                                |  44|   0|   44|          0|
    |beta_fu_48                                               |  64|   0|   64|          0|
    |grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg  |   1|   0|    1|          0|
    |k_1_reg_292                                              |   6|   0|    6|          0|
    |k_fu_56                                                  |   6|   0|    6|          0|
    |reg_152                                                  |  64|   0|   64|          0|
    |reg_158                                                  |  64|   0|   64|          0|
    |zext_ln18_reg_306                                        |   6|   0|   64|         58|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 385|   0|  443|         58|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        durbin|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        durbin|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        durbin|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        durbin|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        durbin|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        durbin|  return value|
|r_address0  |  out|    6|   ap_memory|             r|         array|
|r_ce0       |  out|    1|   ap_memory|             r|         array|
|r_q0        |   in|   64|   ap_memory|             r|         array|
|y_address0  |  out|    6|   ap_memory|             y|         array|
|y_ce0       |  out|    1|   ap_memory|             y|         array|
|y_we0       |  out|    1|   ap_memory|             y|         array|
|y_d0        |  out|   64|   ap_memory|             y|         array|
|y_q0        |   in|   64|   ap_memory|             y|         array|
|y_address1  |  out|    6|   ap_memory|             y|         array|
|y_ce1       |  out|    1|   ap_memory|             y|         array|
|y_q1        |   in|   64|   ap_memory|             y|         array|
+------------+-----+-----+------------+--------------+--------------+

