###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:04:11 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[0] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[0] /RN (^) checked with  leading edge 
of 'UART_CLK1'
Beginpoint: RST_N                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.126
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | RST_N ^    |           | 0.000 |       |   0.000 |   -0.099 | 
     | U2_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M    | 0.161 | 0.124 |   0.124 |    0.025 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | RN ^       | SDFFRQX2M | 0.161 | 0.002 |   0.126 |    0.027 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.099 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | UART_CLK__L2_I0                  | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[0] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[0] /RN (^) checked with  leading edge 
of 'REF_CLK1'
Beginpoint: RST_N                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.126
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | RST_N ^    |           | 0.000 |       |   0.000 |   -0.099 | 
     | U2_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M    | 0.161 | 0.124 |   0.124 |    0.025 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | RN ^       | SDFFRQX2M | 0.161 | 0.002 |   0.126 |    0.027 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.099 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[1] /RN (^) checked with  leading edge 
of 'UART_CLK1'
Beginpoint: RST_N                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.126
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | RST_N ^    |           | 0.000 |       |   0.000 |   -0.103 | 
     | U2_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M    | 0.161 | 0.124 |   0.124 |    0.021 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | RN ^       | SDFFRQX1M | 0.161 | 0.002 |   0.126 |    0.023 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | UART_CLK__L2_I0                  | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[1] /RN (^) checked with  leading edge 
of 'REF_CLK1'
Beginpoint: RST_N                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.126
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | RST_N ^    |           | 0.000 |       |   0.000 |   -0.103 | 
     | U2_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M    | 0.161 | 0.124 |   0.124 |    0.021 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | RN ^       | SDFFRQX1M | 0.161 | 0.002 |   0.126 |    0.023 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.103 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][7] /SN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.338
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.180 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.136 | 
     | U0_Register_File/\regfile_reg[2][7] | SN ^       | SDFFSQX2M | 0.526 | 0.021 |   0.338 |    0.157 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.180 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.180 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.180 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.180 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.180 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.180 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_Register_File/\regfile_reg[3][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[3][5] /SN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.158
  Arrival Time                  0.350
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.192 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.124 | 
     | U0_Register_File/\regfile_reg[3][5] | SN ^       | SDFFSQX2M | 0.540 | 0.034 |   0.350 |    0.158 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.192 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.192 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.192 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.192 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.192 | 
     | U0_Register_File/\regfile_reg[3][5] | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.192 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.381
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.106 | 
     | U0_Register_File/\regfile_reg[0][7] | RN ^       | SDFFRHQX2M | 0.557 | 0.065 |   0.381 |    0.171 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.210 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.210 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | U0_Register_File/\regfile_reg[0][7] | CK ^       | SDFFRHQX2M | 0.050 | 0.000 |   0.000 |    0.210 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.381
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.106 | 
     | U0_Register_File/\regfile_reg[1][7] | RN ^       | SDFFRHQX2M | 0.557 | 0.065 |   0.381 |    0.171 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.210 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.210 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.210 | 
     | U0_Register_File/\regfile_reg[1][7] | CK ^       | SDFFRHQX2M | 0.050 | 0.000 |   0.000 |    0.210 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.384
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.213 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.103 | 
     | U0_Register_File/\regfile_reg[0][4] | RN ^       | SDFFRHQX2M | 0.557 | 0.068 |   0.384 |    0.171 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.213 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.213 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | U0_Register_File/\regfile_reg[0][4] | CK ^       | SDFFRHQX2M | 0.050 | 0.000 |   0.000 |    0.213 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.384
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.213 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.103 | 
     | U0_Register_File/\regfile_reg[0][6] | RN ^       | SDFFRHQX2M | 0.557 | 0.068 |   0.384 |    0.171 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.213 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.213 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | U0_Register_File/\regfile_reg[0][6] | CK ^       | SDFFRHQX2M | 0.050 | 0.000 |   0.000 |    0.213 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.385
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.213 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.103 | 
     | U0_Register_File/\regfile_reg[0][5] | RN ^       | SDFFRHQX2M | 0.557 | 0.068 |   0.385 |    0.171 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.213 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.213 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.213 | 
     | U0_Register_File/\regfile_reg[0][5] | CK ^       | SDFFRHQX2M | 0.050 | 0.000 |   0.000 |    0.213 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][0] /SN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.158
  Arrival Time                  0.374
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.216 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.100 | 
     | U0_Register_File/\regfile_reg[2][0] | SN ^       | SDFFSQX2M | 0.555 | 0.058 |   0.374 |    0.158 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.216 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.216 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | U0_Register_File/\regfile_reg[2][0] | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.216 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.163
  Arrival Time                  0.380
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.216 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.100 | 
     | U0_Register_File/\regfile_reg[1][0] | RN ^       | SDFFRHQX4M | 0.557 | 0.064 |   0.380 |    0.163 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.216 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.216 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.216 | 
     | U0_Register_File/\regfile_reg[1][0] | CK ^       | SDFFRHQX4M | 0.050 | 0.000 |   0.000 |    0.216 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.163
  Arrival Time                  0.382
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.219 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.097 | 
     | U0_Register_File/\regfile_reg[1][5] | RN ^       | SDFFRHQX4M | 0.557 | 0.066 |   0.382 |    0.163 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.219 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.219 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | U0_Register_File/\regfile_reg[1][5] | CK ^       | SDFFRHQX4M | 0.050 | 0.000 |   0.000 |    0.219 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.163
  Arrival Time                  0.383
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.219 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.097 | 
     | U0_Register_File/\regfile_reg[1][4] | RN ^       | SDFFRHQX4M | 0.557 | 0.067 |   0.383 |    0.163 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.219 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.219 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.219 | 
     | U0_Register_File/\regfile_reg[1][4] | CK ^       | SDFFRHQX4M | 0.050 | 0.000 |   0.000 |    0.219 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][2] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.164
  Arrival Time                  0.384
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.221 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.095 | 
     | U0_Register_File/\regfile_reg[1][2] | RN ^       | SDFFRHQX4M | 0.557 | 0.068 |   0.384 |    0.164 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.221 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.221 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^       | SDFFRHQX4M | 0.050 | 0.000 |   0.000 |    0.221 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][3] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.164
  Arrival Time                  0.384
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.221 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.499 | 0.316 |   0.316 |    0.095 | 
     | U0_Register_File/\regfile_reg[1][3] | RN ^       | SDFFRHQX4M | 0.557 | 0.068 |   0.384 |    0.164 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.221 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.221 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.221 | 
     | U0_Register_File/\regfile_reg[1][3] | CK ^       | SDFFRHQX4M | 0.050 | 0.000 |   0.000 |    0.221 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_TOP_TX/SER/\data_reg[6] /CK 
Endpoint:   U0_TOP_TX/SER/\data_reg[6] /SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.158
  Arrival Time                  0.403
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.245 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.103 | 
     | U0_TOP_TX/SER/\data_reg[6] | SN ^       | SDFFSQX2M | 0.536 | 0.055 |   0.403 |    0.158 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.245 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L2_I1            | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L8_I1            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | scan_clk__L9_I0            | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.245 | 
     | U3_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.245 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | TX_CLK_M__L3_I3            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.245 | 
     | U0_TOP_TX/SER/\data_reg[6] | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.245 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][3] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.319
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.282 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.035 | 
     | U0_Register_File/\regfile_reg[2][3] | RN ^       | SDFFRQX2M | 0.499 | 0.002 |   0.319 |    0.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.282 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.282 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.282 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.282 | 
     | U0_Register_File/\regfile_reg[2][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.282 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_Register_File/\regfile_reg[12][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[12][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.326
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.289 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.028 | 
     | U0_Register_File/\regfile_reg[12][5] | RN ^       | SDFFRQX2M | 0.506 | 0.010 |   0.326 |    0.037 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.289 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.289 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.289 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.289 | 
     | U0_Register_File/\regfile_reg[12][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.289 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.332
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.294 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.022 | 
     | U0_Register_File/\regfile_reg[2][6] | RN ^       | SDFFRQX2M | 0.517 | 0.016 |   0.332 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.294 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.294 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.294 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.294 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.294 | 
     | U0_Register_File/\regfile_reg[2][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.294 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.333
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.295 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.021 | 
     | U0_Register_File/\regfile_reg[14][6] | RN ^       | SDFFRQX2M | 0.518 | 0.016 |   0.333 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.295 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.295 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.295 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.295 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.295 | 
     | U0_Register_File/\regfile_reg[14][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.295 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.338
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.016 | 
     | U0_Register_File/\regfile_reg[15][5] | RN ^       | SDFFRQX2M | 0.526 | 0.022 |   0.338 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.300 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.300 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | U0_Register_File/\regfile_reg[15][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.338
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.016 | 
     | U0_Register_File/\regfile_reg[13][5] | RN ^       | SDFFRQX2M | 0.526 | 0.022 |   0.338 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.300 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.300 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | U0_Register_File/\regfile_reg[13][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.338
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.016 | 
     | U0_Register_File/\regfile_reg[14][5] | RN ^       | SDFFRQX2M | 0.527 | 0.022 |   0.338 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.300 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.300 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.300 | 
     | U0_Register_File/\regfile_reg[14][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_Register_File/\regfile_reg[12][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[12][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.341
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.303 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.013 | 
     | U0_Register_File/\regfile_reg[12][6] | RN ^       | SDFFRQX2M | 0.530 | 0.025 |   0.341 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.303 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.303 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.303 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.303 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.303 | 
     | U0_Register_File/\regfile_reg[12][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.303 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.343
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.305 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.011 | 
     | U0_Register_File/\regfile_reg[2][5] | RN ^       | SDFFRQX2M | 0.534 | 0.027 |   0.343 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.305 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.305 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.305 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.305 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.305 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.305 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.347
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.309 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.007 | 
     | U0_Register_File/\regfile_reg[15][7] | RN ^       | SDFFRQX2M | 0.538 | 0.031 |   0.347 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.309 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.309 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.309 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.309 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.309 | 
     | U0_Register_File/\regfile_reg[15][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.309 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.348
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.310 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.006 | 
     | U0_Register_File/\regfile_reg[13][6] | RN ^       | SDFFRQX2M | 0.538 | 0.032 |   0.348 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.310 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.310 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | U0_Register_File/\regfile_reg[13][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.310 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.348
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.310 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.006 | 
     | U0_Register_File/\regfile_reg[2][4] | RN ^       | SDFFRQX2M | 0.539 | 0.032 |   0.348 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.310 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.310 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.310 | 
     | U0_Register_File/\regfile_reg[2][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.310 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_Register_File/\regfile_reg[3][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[3][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.349
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.005 | 
     | U0_Register_File/\regfile_reg[3][0] | RN ^       | SDFFRQX2M | 0.539 | 0.033 |   0.349 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.311 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_Register_File/\regfile_reg[3][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_Register_File/\regfile_reg[3][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[3][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.349
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.005 | 
     | U0_Register_File/\regfile_reg[3][7] | RN ^       | SDFFRQX2M | 0.539 | 0.033 |   0.349 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.311 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_Register_File/\regfile_reg[3][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.349
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.005 | 
     | U0_Register_File/\regfile_reg[14][7] | RN ^       | SDFFRQX2M | 0.539 | 0.033 |   0.349 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.311 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_Register_File/\regfile_reg[14][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.350
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.005 | 
     | U0_Register_File/\regfile_reg[13][7] | RN ^       | SDFFRQX2M | 0.540 | 0.033 |   0.350 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.311 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_Register_File/\regfile_reg[13][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.350
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.005 | 
     | U0_Register_File/\regfile_reg[13][0] | RN ^       | SDFFRQX2M | 0.540 | 0.034 |   0.350 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.311 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_Register_File/\regfile_reg[13][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_Register_File/\regfile_reg[3][1] /CK 
Endpoint:   U0_Register_File/\regfile_reg[3][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.350
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.005 | 
     | U0_Register_File/\regfile_reg[3][1] | RN ^       | SDFFRQX2M | 0.540 | 0.034 |   0.350 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.311 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.311 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.311 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_Register_File/\regfile_reg[6][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[6][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.350
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.312 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.004 | 
     | U0_Register_File/\regfile_reg[6][0] | RN ^       | SDFFRQX2M | 0.540 | 0.034 |   0.350 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.312 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.312 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | U0_Register_File/\regfile_reg[6][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.312 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_Register_File/\regfile_reg[7][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[7][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.350
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.312 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.004 | 
     | U0_Register_File/\regfile_reg[7][0] | RN ^       | SDFFRQX2M | 0.540 | 0.034 |   0.350 |    0.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    0.312 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.312 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.312 | 
     | U0_Register_File/\regfile_reg[7][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.312 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_Register_File/\regfile_reg[12][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[12][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.351
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.004 | 
     | U0_Register_File/\regfile_reg[12][7] | RN ^       | SDFFRQX2M | 0.541 | 0.035 |   0.351 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_Register_File/\regfile_reg[12][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.351
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.003 | 
     | U0_Register_File/\regfile_reg[15][6] | RN ^       | SDFFRQX2M | 0.542 | 0.035 |   0.351 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_Register_File/\regfile_reg[15][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.351
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.003 | 
     | U0_Register_File/\regfile_reg[15][4] | RN ^       | SDFFRQX2M | 0.542 | 0.035 |   0.351 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L5_I4                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_Register_File/\regfile_reg[15][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.003 | 
     | U0_Register_File/\regfile_reg[14][4] | RN ^       | SDFFRQX2M | 0.542 | 0.035 |   0.352 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.313 | 
     | U0_Register_File/\regfile_reg[14][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.313 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.499 | 0.316 |   0.316 |    0.002 | 
     | U0_Register_File/\regfile_reg[13][4] | RN ^       | SDFFRQX2M | 0.543 | 0.036 |   0.352 |    0.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_Register_File/\regfile_reg[13][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_clock_divider/\counter_reg[2] /CK 
Endpoint:   U0_clock_divider/\counter_reg[2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.034 | 
     | U0_clock_divider/\counter_reg[2] | RN ^       | SDFFRQX2M | 0.534 | 0.004 |   0.352 |    0.038 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U0_clock_divider/o_div_clk_reg_reg/RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U6_mux2X1/U1                       | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.034 | 
     | U0_clock_divider/o_div_clk_reg_reg | RN ^       | SDFFRQX2M | 0.534 | 0.004 |   0.352 |    0.038 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_clock_divider/flag_reg/CK 
Endpoint:   U0_clock_divider/flag_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.034 | 
     | U0_clock_divider/flag_reg | RN ^       | SDFFRQX2M | 0.534 | 0.004 |   0.352 |    0.038 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L2_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L5_I1         | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L6_I0         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L7_I0         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L8_I0         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L9_I0         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L10_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_clock_divider/flag_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_clock_divider/\counter_reg[3] /CK 
Endpoint:   U0_clock_divider/\counter_reg[3] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.034 | 
     | U0_clock_divider/\counter_reg[3] | RN ^       | SDFFRQX2M | 0.534 | 0.004 |   0.352 |    0.038 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_clock_divider/\counter_reg[1] /CK 
Endpoint:   U0_clock_divider/\counter_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.034 | 
     | U0_clock_divider/\counter_reg[1] | RN ^       | SDFFRQX2M | 0.534 | 0.004 |   0.352 |    0.038 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_clock_divider/\counter_reg[0] /CK 
Endpoint:   U0_clock_divider/\counter_reg[0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.034 | 
     | U0_clock_divider/\counter_reg[0] | RN ^       | SDFFRQX2M | 0.534 | 0.004 |   0.352 |    0.038 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_clock_divider/\counter_reg[5] /CK 
Endpoint:   U0_clock_divider/\counter_reg[5] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.352
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.314 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.534 | 0.348 |   0.348 |    0.034 | 
     | U0_clock_divider/\counter_reg[5] | RN ^       | SDFFRQX2M | 0.534 | 0.005 |   0.352 |    0.038 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.314 | 
     | U0_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.314 | 
     +-------------------------------------------------------------------------------------------------+ 

