
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency parallel_out[5]$_SDFFE_PN0P_/CK ^
  -0.06 target latency parallel_out[6]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parallel_out[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.20    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.59    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    5.10    0.01    0.09    0.14 v parallel_out[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net13 (net)
                  0.01    0.00    0.14 v _060_/A1 (NAND3_X1)
     1    1.78    0.01    0.02    0.16 ^ _060_/ZN (NAND3_X1)
                                         _011_ (net)
                  0.01    0.00    0.16 ^ _070_/A (OAI21_X1)
     1    1.47    0.01    0.01    0.17 v _070_/ZN (OAI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.17 v parallel_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.20    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.59    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: parallel_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.20    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.59    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
     4    7.60    0.02    0.10    0.16 ^ parallel_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net15 (net)
                  0.02    0.00    0.16 ^ output15/A (BUF_X1)
     1    0.24    0.00    0.02    0.18 ^ output15/Z (BUF_X1)
                                         parallel_out[2] (net)
                  0.00    0.00    0.18 ^ parallel_out[2] (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: parallel_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.20    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.59    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
     4    7.60    0.02    0.10    0.16 ^ parallel_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net15 (net)
                  0.02    0.00    0.16 ^ output15/A (BUF_X1)
     1    0.24    0.00    0.02    0.18 ^ output15/Z (BUF_X1)
                                         parallel_out[2] (net)
                  0.00    0.00    0.18 ^ parallel_out[2] (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17019720375537872

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8573

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
24.379432678222656

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
26.054399490356445

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9357

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ parallel_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 v parallel_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.21 v _082_/Z (MUX2_X1)
   0.03    0.24 ^ _083_/ZN (NOR2_X1)
   0.02    0.25 v _085_/ZN (OAI21_X1)
   0.00    0.25 v parallel_out[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.25   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ parallel_out[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.25   data arrival time
---------------------------------------------------------
           0.77   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.14 v parallel_out[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.16 ^ _060_/ZN (NAND3_X1)
   0.01    0.17 v _070_/ZN (OAI21_X1)
   0.00    0.17 v parallel_out[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0567

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0567

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1797

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6203

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
345.186422

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.40e-05   3.79e-06   6.22e-07   5.84e-05  37.7%
Combinational          2.56e-05   2.02e-05   2.47e-06   4.82e-05  31.1%
Clock                  2.95e-05   1.86e-05   9.17e-08   4.82e-05  31.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.09e-04   4.26e-05   3.18e-06   1.55e-04 100.0%
                          70.5%      27.5%       2.1%
