<html><head><meta http-equiv="&#39;Content-Type&#39;" content="&#39;text/html;charset=utf-8&#39;" /><title>ECE-351-001: VERILOG AND FPGA DESIGN  (Spring 2021) - Assignments</title></head><body><table cellpadding=0 cellspacing=0 border=0 width=100%><tr><td colspan=3>&nbsp;</td></tr><tr><td valign="top" width="100%"><font class="title"><strong>ECE-351-001: VERILOG AND FPGA DESIGN  (Spring 2021) - Assignments</strong></font><br><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351s21_hw1_release_R1_0.zip" />1. ece351s21_hw1_release_R1_0</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp1_hw1a_r1.txt" />2. ece351sp1_hw1a_r1</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_hw4_release_r1_0.zip" />3. ece351sp21_hw2_release</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_hw3_release_r1_0.zip" />4. ece351sp21_hw3_release_r1_0</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="hw3_prob3_waveform.PNG" />5. hw3_prob3_waveform</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="hw3_prob3_test_results.txt" />6. hw3_prob3_test_results</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_hw4_release_r1_2.zip" />7. ece351sp21_hw4_release_r1_2</a></p></td></tr></table></body></html>