---
layout: archive
title: "Work Experience"
permalink: /experience/
author_profile: true
---

{% include base_path %}


* **University of Texas at Austin, USA**
  * Research Assistant, ECE department, University of Texas at Austin, Jan 2019 - Present, Austin, TX
  * Designed novel architecture for area-efficient optical neural network based on Fast Fourier Transformation and structured pruning; achieved 3-4x area reduction compared with previous ONN architectures
  * Developed noise-aware quantization scheme to enable robust optical neural networks with low-precision voltage controls; achieved better accuracy and robustness with limited control resolution and device-level variations than previous methods
  * Proposed efficient on-chip learning algorithm for optical neural networks with stochastic zeroth-order optimization algorithms; achieved 3-4x higher ONN forward efficiency and better robustness to thermal variations than previous methods
  * Worked on photonic chip tapeout for novel ONN architectures with AMF PDKs using Synopsys optodesigner and Lumerical toolkits.
  * Collaborated on the design, validation, and tapeout of photonic recurrent neural networks using PyTorch, Lumerical toolkits, and Synopsys optodesigner
  * Collaborated on developing GPU-accelerated concurrent VLSI detailed placement with CUDA; implemented and optimized global swap and parallel auction algorithm for batched-based independent-set-matching; achieved >10x speedup than sequential implementations without quality degradation
  * Collaborated on high-performance VLSI analytical global placement acceleration with CUDA on GPUs; optimized wirelength and density computation operators with CUDA; developed parallel RUDY/RISA congestion map for routability optimization; achieved 40x speedup in global placement
  * Developed multi-electrostatics-based robust VLSI placement framework DREAMPlace 3.0 with PyTorch/C++/CUDA; proposed multi-electrostatic system for optimization under fence region constraints; developed divergence-aware optimizer for robust nonlinear global placement; achieved >13% HPWL improvement and >11% top5 overflow reduction compared with ISPD2015 contest winners

* **University of Texas at Austin, USA**
  * Research Assistant, ECE department, University of Texas at Austin, Sep 2018 - Jan 2019, Austin, TX
  * Projected RISC-V Rocket Core on Zynq FPGA and achieved communication between them
  * Customized FIRRTL transformation and built infrastructure for fault injection and system state snapshot

* **Fudan University, Shanghai, China**
  * Research Assistant, EE department, Fudan University, Aug 2017 - July 2018, Shanghai, China
  * Modified infant brain atlas offered by UNC and created complete tissue probability maps
  * Developed two-stage reconstruction framework for infant thin-section MR image reconstruction by using GANs and CNN
  * Research is developing brand new method to improve reconstruction performance by fusing multi-planar MR images, and improving PSNR, SSIM, and NMI by 26.2%, 93.4%, and 25.3% respectively compared to bicubic interpolation
  * Wrote a research paper on proposed reconstruction method that was published at IEEE Access, May 2019.

<!-- * **Fudan University, Shanghai, China**
  * Research Assistant, Microelectronics department, Fudan University, Sep 2016 - July 2017, Shanghai, China
  * Developed embedded simulation system on Xilinx Zynq-7000 AP SoC with partial reconfiguration techniques; system allows for end-to-end software/hardware co-design project simulation
  * Achieved convenient Wi-Fi connection, flexible development environment, and no network downloading latency
  * Designed embedded server and client PC application that could manage simulation requests from multiple users
  * Designed FPGA circuits using dynamic partial reconfiguration technique to decouple user logic from simulation systemâ€™s static logic
  * Scheduled user access to on-chip FPGA resources by adopting distributed task queue
  * Wrote a research paper that was published at IEEE 12th International Conference on ASIC, 2017 -->

* **Awards and Honors**
  * 7th Place, IWLS Programming Contest: Machine Learning + Logic Synthesis, Aug 2020.
  * DAC Young Fellow, 57th IEEE/ACM Design Automation Conference (DAC), Jul 2020
  * Best Paper Award Finalist (1 out of 6), 57th IEEE/ACM Design Automation Conference (DAC), Jul 2020
  * Best Paper Award, 25th ACM/IEEE Asian and South Pacific Design Automation Conference (ASP-DAC), Jan 2020
  * 4th Place, 2019 DAC System Design Contest on Low Power Object Detection, May 2019
  * First Prize Scholarship, Fudan University, 2017 - 2018
  * Top 5, 2018 FUTURELAB AI Contest (CV Group), 2018
  * Top 11%, 2017 IEEEXtreme Global Programming Competition (out of 3,350 teams worldwide), 2017

