{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661550599755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661550599755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 18:49:59 2022 " "Processing started: Fri Aug 26 18:49:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661550599755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661550599755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661550599755 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661550600187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EthernetMod.v(32) " "Verilog HDL information at EthernetMod.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661550600237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATASIZE dataSize EthernetMod.v(23) " "Verilog HDL Declaration information at EthernetMod.v(23): object \"DATASIZE\" differs only in case from object \"dataSize\" in the same scope" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1661550600237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernetmod.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernetmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 EthernetMod " "Found entity 1: EthernetMod" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdatamem.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdatamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDataMem " "Found entity 1: RamDataMem" {  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RamDataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstmem.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomInstMem " "Found entity 1: RomInstMem" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderula.v 1 1 " "Found 1 design units, including 1 entities, in source file adderula.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderULA " "Found entity 1: adderULA" {  } { { "adderULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/adderULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600255 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/DecoderHexa7.v " "Can't analyze file -- file output_files/DecoderHexa7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1661550600260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderhexa7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderhexa7.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderHexa7 " "Found entity 1: DecoderHexa7" {  } { { "DecoderHexa7.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/DecoderHexa7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequencyDivider.v(5) " "Verilog HDL information at frequencyDivider.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "frequencyDivider.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/frequencyDivider.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661550600265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "frequencyDivider.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/frequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "countM10.v(5) " "Verilog HDL information at countM10.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "countM10.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/countM10.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661550600268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countm10.v 1 1 " "Found 1 design units, including 1 entities, in source file countm10.v" { { "Info" "ISGN_ENTITY_NAME" "1 countM10 " "Found entity 1: countM10" {  } { { "countM10.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/countM10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cycle.v(5) " "Verilog HDL information at Cycle.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "Cycle.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Cycle.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661550600270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cycle " "Found entity 1: Cycle" {  } { { "Cycle.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Register.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_octo.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_octo.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_octo " "Found entity 1: decoder_octo" {  } { { "decoder_octo.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/decoder_octo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux8_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file demux8_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux8_8b " "Found entity 1: demux8_8b" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "instrMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/instrMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_out.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_OUT " "Found entity 1: Parallel_OUT" {  } { { "Parallel_Out.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Parallel_Out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_in.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_IN " "Found entity 1: Parallel_IN" {  } { { "Parallel_IN.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Parallel_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packetgen.v 1 1 " "Found 1 design units, including 1 entities, in source file packetgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PacketGen " "Found entity 1: PacketGen" {  } { { "PacketGen.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/PacketGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661550600368 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_Ethernet Mod_Teste.v(312) " "Verilog HDL warning at Mod_Teste.v(312): object w_Ethernet used but never assigned" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 312 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1661550600370 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Mod_Teste.v(332) " "Verilog HDL assignment warning at Mod_Teste.v(332): truncated value with size 5 to match size of target (4)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661550600370 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_Ethernet 0 Mod_Teste.v(312) " "Net \"w_Ethernet\" at Mod_Teste.v(312) has no driver or initial value, using a default initial value '0'" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 312 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1661550600375 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Mod_Teste.v(9) " "Output port \"HEX0\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Mod_Teste.v(9) " "Output port \"HEX1\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(9) " "Output port \"HEX2\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(9) " "Output port \"HEX3\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(9) " "Output port \"HEX4\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(9) " "Output port \"HEX5\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(9) " "Output port \"HEX6\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(9) " "Output port \"HEX7\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] Mod_Teste.v(10) " "Output port \"LEDG\[7..0\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Mod_Teste.v(11) " "Output port \"LEDR\[17..10\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] Mod_Teste.v(11) " "Output port \"LEDR\[3\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600378 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661550600419 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661550600419 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661550600419 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661550600424 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:fd1 " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:fd1\"" {  } { { "Mod_Teste.v" "fd1" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PC " "Elaborating entity \"register\" for hierarchy \"register:PC\"" {  } { { "Mod_Teste.v" "PC" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomInstMem RomInstMem:InstMem " "Elaborating entity \"RomInstMem\" for hierarchy \"RomInstMem:InstMem\"" {  } { { "Mod_Teste.v" "InstMem" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RomInstMem:InstMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RomInstMem:InstMem\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "altsyncram_component" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RomInstMem:InstMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RomInstMem:InstMem\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RomInstMem:InstMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"RomInstMem:InstMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInstMem_init.mif " "Parameter \"init_file\" = \"RomInstMem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600480 ""}  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661550600480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ctrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ctrlUnit\"" {  } { { "Mod_Teste.v" "ctrlUnit" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600549 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(21) " "Verilog HDL Case Statement warning at ControlUnit.v(21): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULASrc ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"ULASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAControl ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"ULAControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Link ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"Link\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoPC ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"MemtoPC\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoPC ControlUnit.v(33) " "Inferred latch for \"MemtoPC\" at ControlUnit.v(33)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Link ControlUnit.v(33) " "Inferred latch for \"Link\" at ControlUnit.v(33)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[0\] ControlUnit.v(33) " "Inferred latch for \"ULAControl\[0\]\" at ControlUnit.v(33)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[1\] ControlUnit.v(33) " "Inferred latch for \"ULAControl\[1\]\" at ControlUnit.v(33)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[2\] ControlUnit.v(33) " "Inferred latch for \"ULAControl\[2\]\" at ControlUnit.v(33)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc ControlUnit.v(33) " "Inferred latch for \"ULASrc\" at ControlUnit.v(33)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600549 "|Mod_Teste|ControlUnit:ctrlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Mod_Teste.v" "regFile" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_octo RegisterFile:regFile\|decoder_octo:dcd " "Elaborating entity \"decoder_octo\" for hierarchy \"RegisterFile:regFile\|decoder_octo:dcd\"" {  } { { "RegisterFile.v" "dcd" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RegisterFile.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8_8b RegisterFile:regFile\|demux8_8b:demux1 " "Elaborating entity \"demux8_8b\" for hierarchy \"RegisterFile:regFile\|demux8_8b:demux1\"" {  } { { "RegisterFile.v" "demux1" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RegisterFile.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600569 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel demux8_8b.v(4) " "Verilog HDL Always Construct warning at demux8_8b.v(4): variable \"sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 4 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demux8_8b.v(4) " "Verilog HDL Case Statement warning at demux8_8b.v(4): incomplete case statement has no default case item" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out demux8_8b.v(3) " "Verilog HDL Always Construct warning at demux8_8b.v(3): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] demux8_8b.v(3) " "Inferred latch for \"data_out\[0\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] demux8_8b.v(3) " "Inferred latch for \"data_out\[1\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] demux8_8b.v(3) " "Inferred latch for \"data_out\[2\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] demux8_8b.v(3) " "Inferred latch for \"data_out\[3\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] demux8_8b.v(3) " "Inferred latch for \"data_out\[4\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] demux8_8b.v(3) " "Inferred latch for \"data_out\[5\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] demux8_8b.v(3) " "Inferred latch for \"data_out\[6\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] demux8_8b.v(3) " "Inferred latch for \"data_out\[7\]\" at demux8_8b.v(3)" {  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600569 "|Mod_Teste|RegisterFile:regFile|demux8_8b:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EthernetMod EthernetMod:PacketRcv " "Elaborating entity \"EthernetMod\" for hierarchy \"EthernetMod:PacketRcv\"" {  } { { "Mod_Teste.v" "PacketRcv" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cancelMAC EthernetMod.v(30) " "Verilog HDL or VHDL warning at EthernetMod.v(30): object \"cancelMAC\" assigned a value but never read" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode EthernetMod.v(45) " "Verilog HDL Always Construct warning at EthernetMod.v(45): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode EthernetMod.v(47) " "Verilog HDL Always Construct warning at EthernetMod.v(47): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode EthernetMod.v(53) " "Verilog HDL Always Construct warning at EthernetMod.v(53): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRcv EthernetMod.v(54) " "Verilog HDL Always Construct warning at EthernetMod.v(54): variable \"dataRcv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pbleCount EthernetMod.v(55) " "Verilog HDL Always Construct warning at EthernetMod.v(55): variable \"pbleCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRcv EthernetMod.v(72) " "Verilog HDL Always Construct warning at EthernetMod.v(72): variable \"dataRcv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macCount EthernetMod.v(73) " "Verilog HDL Always Construct warning at EthernetMod.v(73): variable \"macCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macAdress EthernetMod.v(75) " "Verilog HDL Always Construct warning at EthernetMod.v(75): variable \"macAdress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macAdress EthernetMod.v(81) " "Verilog HDL Always Construct warning at EthernetMod.v(81): variable \"macAdress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macAdress EthernetMod.v(87) " "Verilog HDL Always Construct warning at EthernetMod.v(87): variable \"macAdress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macAdress EthernetMod.v(93) " "Verilog HDL Always Construct warning at EthernetMod.v(93): variable \"macAdress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macAdress EthernetMod.v(99) " "Verilog HDL Always Construct warning at EthernetMod.v(99): variable \"macAdress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macAdress EthernetMod.v(105) " "Verilog HDL Always Construct warning at EthernetMod.v(105): variable \"macAdress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRcv EthernetMod.v(119) " "Verilog HDL Always Construct warning at EthernetMod.v(119): variable \"dataRcv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buffer EthernetMod.v(126) " "Verilog HDL Always Construct warning at EthernetMod.v(126): variable \"buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buffer EthernetMod.v(127) " "Verilog HDL Always Construct warning at EthernetMod.v(127): variable \"buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRcv EthernetMod.v(128) " "Verilog HDL Always Construct warning at EthernetMod.v(128): variable \"dataRcv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pbleCount EthernetMod.v(143) " "Verilog HDL Always Construct warning at EthernetMod.v(143): variable \"pbleCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "macCount EthernetMod.v(150) " "Verilog HDL Always Construct warning at EthernetMod.v(150): variable \"macCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 EthernetMod.v(156) " "Verilog HDL assignment warning at EthernetMod.v(156): truncated value with size 9 to match size of target (8)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661550600574 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macCount EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"macCount\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pbleCount EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"pbleCount\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cancelPble EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"cancelPble\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataSize EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"dataSize\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataStore EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"dataStore\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataSend EthernetMod.v(32) " "Verilog HDL Always Construct warning at EthernetMod.v(32): inferring latch(es) for variable \"dataSend\", which holds its previous value in one or more paths through the always construct" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dtSize EthernetMod.v(7) " "Output port \"dtSize\" at EthernetMod.v(7) has no driver" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[0\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[0\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[1\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[1\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[2\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[2\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[3\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[3\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[4\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[4\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[5\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[5\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[6\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[6\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSend\[7\] EthernetMod.v(32) " "Inferred latch for \"dataSend\[7\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[0\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[0\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[1\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[1\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[2\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[2\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[3\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[3\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[4\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[4\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[5\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[5\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[6\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[6\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataStore\[7\] EthernetMod.v(32) " "Inferred latch for \"dataStore\[7\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] EthernetMod.v(32) " "Inferred latch for \"buffer\[0\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] EthernetMod.v(32) " "Inferred latch for \"buffer\[1\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] EthernetMod.v(32) " "Inferred latch for \"buffer\[2\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] EthernetMod.v(32) " "Inferred latch for \"buffer\[3\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] EthernetMod.v(32) " "Inferred latch for \"buffer\[4\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] EthernetMod.v(32) " "Inferred latch for \"buffer\[5\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] EthernetMod.v(32) " "Inferred latch for \"buffer\[6\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600579 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] EthernetMod.v(32) " "Inferred latch for \"buffer\[7\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SENDINGDATA EthernetMod.v(32) " "Inferred latch for \"next_state.SENDINGDATA\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SENDINGSIZE EthernetMod.v(32) " "Inferred latch for \"next_state.SENDINGSIZE\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SENDINGMAC EthernetMod.v(32) " "Inferred latch for \"next_state.SENDINGMAC\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SENDING EthernetMod.v(32) " "Inferred latch for \"next_state.SENDING\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.VERIFY EthernetMod.v(32) " "Inferred latch for \"next_state.VERIFY\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READINGDATA EthernetMod.v(32) " "Inferred latch for \"next_state.READINGDATA\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READINGSIZE EthernetMod.v(32) " "Inferred latch for \"next_state.READINGSIZE\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READINGMAC EthernetMod.v(32) " "Inferred latch for \"next_state.READINGMAC\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HEARING EthernetMod.v(32) " "Inferred latch for \"next_state.HEARING\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE EthernetMod.v(32) " "Inferred latch for \"next_state.IDLE\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cancelPble EthernetMod.v(32) " "Inferred latch for \"cancelPble\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pbleCount\[0\] EthernetMod.v(32) " "Inferred latch for \"pbleCount\[0\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pbleCount\[1\] EthernetMod.v(32) " "Inferred latch for \"pbleCount\[1\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pbleCount\[2\] EthernetMod.v(32) " "Inferred latch for \"pbleCount\[2\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pbleCount\[3\] EthernetMod.v(32) " "Inferred latch for \"pbleCount\[3\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macCount\[0\] EthernetMod.v(32) " "Inferred latch for \"macCount\[0\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macCount\[1\] EthernetMod.v(32) " "Inferred latch for \"macCount\[1\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macCount\[2\] EthernetMod.v(32) " "Inferred latch for \"macCount\[2\]\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag EthernetMod.v(32) " "Inferred latch for \"flag\" at EthernetMod.v(32)" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600584 "|Mod_Teste|EthernetMod:PacketRcv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unitLogic " "Elaborating entity \"ULA\" for hierarchy \"ULA:unitLogic\"" {  } { { "Mod_Teste.v" "unitLogic" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600599 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(4) " "Verilog HDL Case Statement warning at ULA.v(4): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULArslt ULA.v(4) " "Verilog HDL Always Construct warning at ULA.v(4): inferring latch(es) for variable \"ULArslt\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[0\] ULA.v(4) " "Inferred latch for \"ULArslt\[0\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[1\] ULA.v(4) " "Inferred latch for \"ULArslt\[1\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[2\] ULA.v(4) " "Inferred latch for \"ULArslt\[2\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[3\] ULA.v(4) " "Inferred latch for \"ULArslt\[3\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[4\] ULA.v(4) " "Inferred latch for \"ULArslt\[4\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[5\] ULA.v(4) " "Inferred latch for \"ULArslt\[5\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[6\] ULA.v(4) " "Inferred latch for \"ULArslt\[6\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULArslt\[7\] ULA.v(4) " "Inferred latch for \"ULArslt\[7\]\" at ULA.v(4)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|ULA:comb_87"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_OUT Parallel_OUT:POut " "Elaborating entity \"Parallel_OUT\" for hierarchy \"Parallel_OUT:POut\"" {  } { { "Mod_Teste.v" "POut" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Parallel_Out.v(5) " "Verilog HDL assignment warning at Parallel_Out.v(5): truncated value with size 32 to match size of target (1)" {  } { { "Parallel_Out.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Parallel_Out.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661550600605 "|Mod_Teste|Parallel_OUT:POut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_IN Parallel_IN:PIn " "Elaborating entity \"Parallel_IN\" for hierarchy \"Parallel_IN:PIn\"" {  } { { "Mod_Teste.v" "PIn" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamDataMem RamDataMem:DataMem " "Elaborating entity \"RamDataMem\" for hierarchy \"RamDataMem:DataMem\"" {  } { { "Mod_Teste.v" "DataMem" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamDataMem:DataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RamDataMem:DataMem\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "altsyncram_component" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RamDataMem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamDataMem:DataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RamDataMem:DataMem\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RamDataMem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamDataMem:DataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"RamDataMem:DataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600625 ""}  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RamDataMem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661550600625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661550600685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661550600685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550600685 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[8\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 343 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600800 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[9\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 343 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600800 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[10\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 343 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600800 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[15\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 343 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600800 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 343 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600800 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 343 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550600800 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1661550600800 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1661550600800 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1661550601438 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661550601454 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1661550601454 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EthernetMod:PacketRcv\|cancelPble EthernetMod:PacketRcv\|flag " "Duplicate LATCH primitive \"EthernetMod:PacketRcv\|cancelPble\" merged with LATCH primitive \"EthernetMod:PacketRcv\|flag\"" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661550601469 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1661550601469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ctrlUnit\|ULAControl\[0\] " "Latch ControlUnit:ctrlUnit\|ULAControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|RegDst " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|RegDst" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601469 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ctrlUnit\|ULAControl\[1\] " "Latch ControlUnit:ctrlUnit\|ULAControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|RegDst " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|RegDst" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601469 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ctrlUnit\|ULAControl\[2\] " "Latch ControlUnit:ctrlUnit\|ULAControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|RegDst " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|RegDst" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ctrlUnit\|ULASrc " "Latch ControlUnit:ctrlUnit\|ULASrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[28\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[27\] " "Ports ENA and CLR on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[0\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[0\] " "Latch ULA:unitLogic\|ULArslt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[1\] " "Latch ULA:unitLogic\|ULArslt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[2\] " "Latch ULA:unitLogic\|ULArslt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[3\] " "Latch ULA:unitLogic\|ULArslt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[4\] " "Latch ULA:unitLogic\|ULArslt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[5\] " "Latch ULA:unitLogic\|ULArslt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[6\] " "Latch ULA:unitLogic\|ULArslt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unitLogic\|ULArslt\[7\] " "Latch ULA:unitLogic\|ULArslt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ctrlUnit\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ctrlUnit\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ULA.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[0\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[7\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[7\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[6\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[6\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[5\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[5\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[4\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[4\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[3\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[3\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[2\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[2\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux1\|data_out\[1\] " "Latch RegisterFile:regFile\|demux8_8b:demux1\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:regFile\|demux8_8b:demux2\|data_out\[1\] " "Latch RegisterFile:regFile\|demux8_8b:demux2\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "demux8_8b.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/demux8_8b.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ctrlUnit\|MemtoPC " "Latch ControlUnit:ctrlUnit\|MemtoPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ctrlUnit\|Link " "Latch ControlUnit:ctrlUnit\|Link has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/ControlUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[7\] " "Latch EthernetMod:PacketGen\|dataSend\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDING " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDING" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[0\] " "Latch EthernetMod:PacketRcv\|buffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[2\] " "Latch EthernetMod:PacketRcv\|buffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[3\] " "Latch EthernetMod:PacketRcv\|buffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[4\] " "Latch EthernetMod:PacketRcv\|buffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[5\] " "Latch EthernetMod:PacketRcv\|buffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[6\] " "Latch EthernetMod:PacketRcv\|buffer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[7\] " "Latch EthernetMod:PacketRcv\|buffer\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|buffer\[1\] " "Latch EthernetMod:PacketRcv\|buffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[6\] " "Latch EthernetMod:PacketGen\|dataSend\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[5\] " "Latch EthernetMod:PacketGen\|dataSend\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDING " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDING" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[4\] " "Latch EthernetMod:PacketGen\|dataSend\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|macCount\[2\] " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|macCount\[2\]" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[3\] " "Latch EthernetMod:PacketGen\|dataSend\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[2\] " "Latch EthernetMod:PacketGen\|dataSend\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[1\] " "Latch EthernetMod:PacketGen\|dataSend\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDING " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDING" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|dataSend\[0\] " "Latch EthernetMod:PacketGen\|dataSend\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|macCount\[2\] " "Latch EthernetMod:PacketGen\|macCount\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|macCount\[0\] " "Latch EthernetMod:PacketGen\|macCount\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|macCount\[1\] " "Latch EthernetMod:PacketGen\|macCount\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|flag " "Latch EthernetMod:PacketRcv\|flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.HEARING " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.HEARING" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|next_state.SENDINGMAC_828 " "Latch EthernetMod:PacketGen\|next_state.SENDINGMAC_828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDING " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDING" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|next_state.SENDINGSIZE_807 " "Latch EthernetMod:PacketGen\|next_state.SENDINGSIZE_807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|next_state.READINGMAC_935 " "Latch EthernetMod:PacketRcv\|next_state.READINGMAC_935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.HEARING " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.HEARING" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|next_state.READINGSIZE_914 " "Latch EthernetMod:PacketRcv\|next_state.READINGSIZE_914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|macCount\[1\] " "Latch EthernetMod:PacketRcv\|macCount\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|macCount\[2\] " "Latch EthernetMod:PacketRcv\|macCount\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|pbleCount\[3\] " "Latch EthernetMod:PacketRcv\|pbleCount\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|pbleCount\[2\] " "Latch EthernetMod:PacketRcv\|pbleCount\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|pbleCount\[0\] " "Latch EthernetMod:PacketRcv\|pbleCount\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|pbleCount\[1\] " "Latch EthernetMod:PacketRcv\|pbleCount\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|pbleCount\[3\] " "Latch EthernetMod:PacketGen\|pbleCount\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|pbleCount\[2\] " "Latch EthernetMod:PacketGen\|pbleCount\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|pbleCount\[0\] " "Latch EthernetMod:PacketGen\|pbleCount\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|pbleCount\[1\] " "Latch EthernetMod:PacketGen\|pbleCount\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.IDLE" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketGen\|next_state.IDLE_981 " "Latch EthernetMod:PacketGen\|next_state.IDLE_981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketGen\|current_state.SENDINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketGen\|current_state.SENDINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|macCount\[0\] " "Latch EthernetMod:PacketRcv\|macCount\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|next_state.IDLE_981 " "Latch EthernetMod:PacketRcv\|next_state.IDLE_981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGMAC " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGMAC" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EthernetMod:PacketRcv\|next_state.VERIFY_870 " "Latch EthernetMod:PacketRcv\|next_state.VERIFY_870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EthernetMod:PacketRcv\|current_state.READINGDATA " "Ports D and ENA on the latch are fed by the same signal EthernetMod:PacketRcv\|current_state.READINGDATA" {  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661550601485 ""}  } { { "EthernetMod.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/EthernetMod.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661550601485 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550601782 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1661550601782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661550601782 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1661550601782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1661550603048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1661550603173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1661550603423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603423 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/CaioRodrigues_119110087/Sprint10/Mod_Teste.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661550603548 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1661550603548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1134 " "Implemented 1134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1661550603548 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1661550603548 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1661550603548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "906 " "Implemented 906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1661550603548 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1661550603548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1661550603548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 321 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 321 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661550603595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 18:50:03 2022 " "Processing ended: Fri Aug 26 18:50:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661550603595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661550603595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661550603595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661550603595 ""}
