<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_hdu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_hdu.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_hdu.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">54.3&nbsp;%</td>
            <td class="headerCovTableEntry">219</td>
            <td class="headerCovTableEntry">119</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC © 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_hdu.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      HART Debug Unit (HDU)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  //</span>
<span id="L9"><span class="lineNum">       9</span>              :  // Functionality:</span>
<span id="L10"><span class="lineNum">      10</span>              :  // - Controls HART state (RUN, Debug RUN, Debug HALTED)</span>
<span id="L11"><span class="lineNum">      11</span>              :  // - Setups Debug Mode execution</span>
<span id="L12"><span class="lineNum">      12</span>              :  // - Provides status information about Debug Mode execution</span>
<span id="L13"><span class="lineNum">      13</span>              :  // - Provides Program Buffer functionality (a few instructions execution while</span>
<span id="L14"><span class="lineNum">      14</span>              :  //   in Debug Mode)</span>
<span id="L15"><span class="lineNum">      15</span>              :  // - Provides access to Debug CSRs</span>
<span id="L16"><span class="lineNum">      16</span>              :  //</span>
<span id="L17"><span class="lineNum">      17</span>              :  // Structure:</span>
<span id="L18"><span class="lineNum">      18</span>              :  // - Debug state FSM</span>
<span id="L19"><span class="lineNum">      19</span>              :  // - HART Control logic</span>
<span id="L20"><span class="lineNum">      20</span>              :  // - HART Status logic</span>
<span id="L21"><span class="lineNum">      21</span>              :  // - Program Buffer</span>
<span id="L22"><span class="lineNum">      22</span>              :  // - Debug CSRs</span>
<span id="L23"><span class="lineNum">      23</span>              :  // - HDU &lt;-&gt; DM interface</span>
<span id="L24"><span class="lineNum">      24</span>              :  // - HDU &lt;-&gt; EXU interface</span>
<span id="L25"><span class="lineNum">      25</span>              :  // - HDU &lt;-&gt; IFU interface</span>
<span id="L26"><span class="lineNum">      26</span>              :  // - HDU &lt;-&gt; CSR interface</span>
<span id="L27"><span class="lineNum">      27</span>              :  // - HDU &lt;-&gt; TDU interface</span>
<span id="L28"><span class="lineNum">      28</span>              :  //</span>
<span id="L29"><span class="lineNum">      29</span>              : //------------------------------------------------------------------------------</span>
<span id="L30"><span class="lineNum">      30</span>              : </span>
<span id="L31"><span class="lineNum">      31</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L34"><span class="lineNum">      34</span>              : `include &quot;scr1_arch_types.svh&quot;</span>
<span id="L35"><span class="lineNum">      35</span>              : `include &quot;scr1_riscv_isa_decoding.svh&quot;</span>
<span id="L36"><span class="lineNum">      36</span>              : `include &quot;scr1_hdu.svh&quot;</span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span>              : module scr1_pipe_hdu #(parameter HART_PBUF_INSTR_REGOUT_EN = 1'b1) (</span>
<span id="L39"><span class="lineNum">      39</span>              :     // Common signals</span>
<span id="L40"><span class="lineNum">      40</span>              :     input  logic                                        rst_n,                      // HDU reset</span>
<span id="L41"><span class="lineNum">      41</span>              :     input  logic                                        clk,                        // HDU clock</span>
<span id="L42"><span class="lineNum">      42</span>              :     input  logic                                        clk_en,                     // HDU clock enable</span>
<span id="L43"><span class="lineNum">      43</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L44"><span class="lineNum">      44</span>              :     input   logic                                       clk_pipe_en,                // Pipeline clock enable</span>
<span id="L45"><span class="lineNum">      45</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L46"><span class="lineNum">      46</span>              :     input  logic                                        pipe2hdu_rdc_qlfy_i,        // Pipeline RDC qualifier</span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span>              :     // HDU &lt;-&gt; CSR i/f</span>
<span id="L49"><span class="lineNum">      49</span>              :     input  logic                                        csr2hdu_req_i,              // CSR i/f request</span>
<span id="L50"><span class="lineNum">      50</span>              :     input  type_scr1_csr_cmd_sel_e                      csr2hdu_cmd_i,              // CSR i/f command</span>
<span id="L51"><span class="lineNum">      51</span>              :     input  logic [SCR1_HDU_DEBUGCSR_ADDR_WIDTH-1:0]     csr2hdu_addr_i,             // CSR i/f address</span>
<span id="L52"><span class="lineNum">      52</span>              :     input  logic [`SCR1_XLEN-1:0]                       csr2hdu_wdata_i,            // CSR i/f write data</span>
<span id="L53"><span class="lineNum">      53</span>              :     output type_scr1_csr_resp_e                         hdu2csr_resp_o,             // CSR i/f response</span>
<span id="L54"><span class="lineNum">      54</span>              :     output logic [`SCR1_XLEN-1:0]                       hdu2csr_rdata_o,            // CSR i/f read data</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span>              :     // HDU &lt;-&gt; DM i/f</span>
<span id="L57"><span class="lineNum">      57</span>              :     // HART Run Control i/f</span>
<span id="L58"><span class="lineNum">      58</span>              :     input  logic                                        dm2hdu_cmd_req_i,           // DM-HART Command request</span>
<span id="L59"><span class="lineNum">      59</span>              :     input  type_scr1_hdu_dbgstates_e                    dm2hdu_cmd_i,               // DM-HART Command</span>
<span id="L60"><span class="lineNum">      60</span>              :     output logic                                        hdu2dm_cmd_resp_o,          // DM-HART Command response</span>
<span id="L61"><span class="lineNum">      61</span>              :     output logic                                        hdu2dm_cmd_rcode_o,         // DM-HART Command return code: 0 - Ok; 1 - Error</span>
<span id="L62"><span class="lineNum">      62</span>              :     output logic                                        hdu2dm_hart_event_o,        // DM-HART Event: 1 if HART debug state changed</span>
<span id="L63"><span class="lineNum">      63</span>              :     output type_scr1_hdu_hartstatus_s                   hdu2dm_hart_status_o,       // DM-HART Status</span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              :     // Program Buffer i/f</span>
<span id="L66"><span class="lineNum">      66</span>              :     output logic [SCR1_HDU_PBUF_ADDR_WIDTH-1:0]         hdu2dm_pbuf_addr_o,         // Program Buffer address - so far request only for 1 instruction</span>
<span id="L67"><span class="lineNum">      67</span>              :     input  logic [SCR1_HDU_CORE_INSTR_WIDTH-1:0]        dm2hdu_pbuf_instr_i,        // Program Buffer instruction</span>
<span id="L68"><span class="lineNum">      68</span>              : </span>
<span id="L69"><span class="lineNum">      69</span>              :     // HART Abstract Data regs i/f</span>
<span id="L70"><span class="lineNum">      70</span>              :     output logic                                        hdu2dm_dreg_req_o,          // Abstract Data Register request</span>
<span id="L71"><span class="lineNum">      71</span>              :     output logic                                        hdu2dm_dreg_wr_o,           // Abstract Data Register write</span>
<span id="L72"><span class="lineNum">      72</span>              :     output logic [`SCR1_XLEN-1:0]                       hdu2dm_dreg_wdata_o,        // Abstract Data Register write data</span>
<span id="L73"><span class="lineNum">      73</span>              :     input  logic                                        dm2hdu_dreg_resp_i,         // Abstract Data Register response</span>
<span id="L74"><span class="lineNum">      74</span>              :     input  logic                                        dm2hdu_dreg_fail_i,         // Abstract Data Register fail</span>
<span id="L75"><span class="lineNum">      75</span>              :     input  logic [`SCR1_XLEN-1:0]                       dm2hdu_dreg_rdata_i,        // Abstract Data Register read data</span>
<span id="L76"><span class="lineNum">      76</span>              : </span>
<span id="L77"><span class="lineNum">      77</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L78"><span class="lineNum">      78</span>              :     // HDU &lt;-&gt; TDU interface</span>
<span id="L79"><span class="lineNum">      79</span>              :     output  logic                                       hdu2tdu_hwbrk_dsbl_o,       // Disables BRKM</span>
<span id="L80"><span class="lineNum">      80</span>              :     input   logic                                       tdu2hdu_dmode_req_i,        // Trigger Module requests transition to debug mode</span>
<span id="L81"><span class="lineNum">      81</span>              :     input   logic                                       exu2hdu_ibrkpt_hw_i,        // Hardware breakpoint on current instruction</span>
<span id="L82"><span class="lineNum">      82</span>              : `endif // SCR1_TDU_EN</span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span>              :     // HART Run Status</span>
<span id="L85"><span class="lineNum">      85</span>              :     input   logic                                       pipe2hdu_exu_busy_i,        // EXU busy</span>
<span id="L86"><span class="lineNum">      86</span>              :     input   logic                                       pipe2hdu_instret_i,         // Instruction retired (with or without exception)</span>
<span id="L87"><span class="lineNum">      87</span>              :     input   logic                                       pipe2hdu_init_pc_i,         // Reset exit</span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              :     // HART Halt Status</span>
<span id="L90"><span class="lineNum">      90</span>              :     input   logic                                       pipe2hdu_exu_exc_req_i,     // Exception request</span>
<span id="L91"><span class="lineNum">      91</span>              :     input   logic                                       pipe2hdu_brkpt_i,           // Software Breakpoint (EBREAK)</span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span>              :     // HDU &lt;-&gt; EXU i/f</span>
<span id="L94"><span class="lineNum">      94</span>              :     // HART Run Control</span>
<span id="L95"><span class="lineNum">      95</span>              :     output  logic                                       hdu2exu_pbuf_fetch_o,       // Fetch instruction from Program Buffer</span>
<span id="L96"><span class="lineNum">      96</span>              :     output  logic                                       hdu2exu_no_commit_o,        // Forbid instruction commitment</span>
<span id="L97"><span class="lineNum">      97</span>              :     output  logic                                       hdu2exu_irq_dsbl_o,         // Disable IRQ</span>
<span id="L98"><span class="lineNum">      98</span>              :     output  logic                                       hdu2exu_pc_advmt_dsbl_o,    // Forbid PC advancement</span>
<span id="L99"><span class="lineNum">      99</span>              :     output  logic                                       hdu2exu_dmode_sstep_en_o,   // Enable single-step</span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span>              :     // HART state</span>
<span id="L102"><span class="lineNum">     102</span>              :     output  logic                                       hdu2exu_dbg_halted_o,       // Debug halted state</span>
<span id="L103"><span class="lineNum">     103</span>              :     output  logic                                       hdu2exu_dbg_run2halt_o,     // Transition to debug halted state</span>
<span id="L104"><span class="lineNum">     104</span>              :     output  logic                                       hdu2exu_dbg_halt2run_o,     // Transition to run state</span>
<span id="L105"><span class="lineNum">     105</span>              :     output  logic                                       hdu2exu_dbg_run_start_o,    // First cycle of run state</span>
<span id="L106"><span class="lineNum">     106</span>              : </span>
<span id="L107"><span class="lineNum">     107</span>              :     // PC interface</span>
<span id="L108"><span class="lineNum">     108</span>              :     input  logic [`SCR1_XLEN-1:0]                       pipe2hdu_pc_curr_i,         // Current PC</span>
<span id="L109"><span class="lineNum">     109</span>              :     output logic [`SCR1_XLEN-1:0]                       hdu2exu_dbg_new_pc_o,       // New PC for resume</span>
<span id="L110"><span class="lineNum">     110</span>              : </span>
<span id="L111"><span class="lineNum">     111</span>              :     // HDU &lt;-&gt; IFU i/f</span>
<span id="L112"><span class="lineNum">     112</span>              :     // Program Buffer Instruction interface</span>
<span id="L113"><span class="lineNum">     113</span>              :     input   logic                                       ifu2hdu_pbuf_instr_rdy_i,   // Program Buffer Instruction i/f ready</span>
<span id="L114"><span class="lineNum">     114</span>              :     output  logic                                       hdu2ifu_pbuf_instr_vd_o,    // Program Buffer Instruction valid</span>
<span id="L115"><span class="lineNum">     115</span>              :     output  logic                                       hdu2ifu_pbuf_instr_err_o,   // Program Buffer Instruction i/f error</span>
<span id="L116"><span class="lineNum">     116</span>              :     output  logic [SCR1_HDU_CORE_INSTR_WIDTH-1:0]       hdu2ifu_pbuf_instr_o        // Program Buffer Instruction itself</span>
<span id="L117"><span class="lineNum">     117</span>              : );</span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span>              : //------------------------------------------------------------------------------</span>
<span id="L120"><span class="lineNum">     120</span>              : // Local Parameters</span>
<span id="L121"><span class="lineNum">     121</span>              : //------------------------------------------------------------------------------</span>
<span id="L122"><span class="lineNum">     122</span>              : </span>
<span id="L123"><span class="lineNum">     123</span>              : localparam int unsigned SCR1_HDU_TIMEOUT       = 64;       // must be power of 2</span>
<span id="L124"><span class="lineNum">     124</span>              : localparam int unsigned SCR1_HDU_TIMEOUT_WIDTH = $clog2(SCR1_HDU_TIMEOUT);</span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              : //------------------------------------------------------------------------------</span>
<span id="L127"><span class="lineNum">     127</span>              : // Local Signals</span>
<span id="L128"><span class="lineNum">     128</span>              : //------------------------------------------------------------------------------</span>
<span id="L129"><span class="lineNum">     129</span>              : </span>
<span id="L130"><span class="lineNum">     130</span>              : // Debug FSM</span>
<span id="L131"><span class="lineNum">     131</span>              : //------------------------------------------------------------------------------</span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span>              : // FSM control signals</span>
<span id="L134"><span class="lineNum">     134</span>              : logic                                               dm_dhalt_req;</span>
<span id="L135"><span class="lineNum">     135</span>              : logic                                               dm_run_req;</span>
<span id="L136"><span class="lineNum">     136</span>              : </span>
<span id="L137"><span class="lineNum">     137</span>              : logic                                               dm_cmd_run;</span>
<span id="L138"><span class="lineNum">     138</span>              : logic                                               dm_cmd_dhalted;</span>
<span id="L139"><span class="lineNum">     139</span>              : logic                                               dm_cmd_drun;</span>
<span id="L140"><span class="lineNum">     140</span>              : </span>
<span id="L141"><span class="lineNum">     141</span>              : // Debug state FSM signals</span>
<span id="L142"><span class="lineNum">     142</span>              : type_scr1_hdu_dbgstates_e                           dbg_state;</span>
<span id="L143"><span class="lineNum">     143</span>              : type_scr1_hdu_dbgstates_e                           dbg_state_next;</span>
<span id="L144"><span class="lineNum">     144</span>              : logic                                               dbg_state_dhalted;</span>
<span id="L145"><span class="lineNum">     145</span>              : logic                                               dbg_state_drun;</span>
<span id="L146"><span class="lineNum">     146</span>              : logic                                               dbg_state_run;</span>
<span id="L147"><span class="lineNum">     147</span>              : logic                                               dbg_state_reset;</span>
<span id="L148"><span class="lineNum">     148</span>              : </span>
<span id="L149"><span class="lineNum">     149</span>              : // FSM transition, update and event registers</span>
<span id="L150"><span class="lineNum">     150</span>              : logic                                               dfsm_trans;</span>
<span id="L151"><span class="lineNum">     151</span>              : logic                                               dfsm_trans_next;</span>
<span id="L152"><span class="lineNum">     152</span>              : logic                                               dfsm_update;</span>
<span id="L153"><span class="lineNum">     153</span>              : logic                                               dfsm_update_next;</span>
<span id="L154"><span class="lineNum">     154</span>              : logic                                               dfsm_event;</span>
<span id="L155"><span class="lineNum">     155</span>              : logic                                               dfsm_event_next;</span>
<span id="L156"><span class="lineNum">     156</span>              : </span>
<span id="L157"><span class="lineNum">     157</span>              : // HART Control signals</span>
<span id="L158"><span class="lineNum">     158</span>              : //------------------------------------------------------------------------------</span>
<span id="L159"><span class="lineNum">     159</span>              : </span>
<span id="L160"><span class="lineNum">     160</span>              : logic                                               hart_resume_req;</span>
<span id="L161"><span class="lineNum">     161</span>              : logic                                               hart_halt_req;</span>
<span id="L162"><span class="lineNum">     162</span>              : logic                                               hart_cmd_req;</span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span>              : // HART Run Control register</span>
<span id="L165"><span class="lineNum">     165</span>              : logic                                               hart_runctrl_upd;</span>
<span id="L166"><span class="lineNum">     166</span>              : logic                                               hart_runctrl_clr;</span>
<span id="L167"><span class="lineNum">     167</span>              : type_scr1_hdu_runctrl_s                             hart_runctrl;</span>
<span id="L168"><span class="lineNum">     168</span>              : </span>
<span id="L169"><span class="lineNum">     169</span>              : // HART halt request timeout counter signals</span>
<span id="L170"><span class="lineNum">     170</span>              : logic [SCR1_HDU_TIMEOUT_WIDTH-1:0]                  halt_req_timeout_cnt;</span>
<span id="L171"><span class="lineNum">     171</span>              : logic [SCR1_HDU_TIMEOUT_WIDTH-1:0]                  halt_req_timeout_cnt_next;</span>
<span id="L172"><span class="lineNum">     172</span>              : logic                                               halt_req_timeout_cnt_en;</span>
<span id="L173"><span class="lineNum">     173</span>              : logic                                               halt_req_timeout_flag;</span>
<span id="L174"><span class="lineNum">     174</span>              : </span>
<span id="L175"><span class="lineNum">     175</span>              : // HART Status signals</span>
<span id="L176"><span class="lineNum">     176</span>              : //------------------------------------------------------------------------------</span>
<span id="L177"><span class="lineNum">     177</span>              : </span>
<span id="L178"><span class="lineNum">     178</span>              : type_scr1_hdu_haltstatus_s                          hart_haltstatus;</span>
<span id="L179"><span class="lineNum">     179</span>              : type_scr1_hdu_haltcause_e                           hart_haltcause;</span>
<span id="L180"><span class="lineNum">     180</span>              : </span>
<span id="L181"><span class="lineNum">     181</span>              : logic                                               hart_halt_pnd;</span>
<span id="L182"><span class="lineNum">     182</span>              : logic                                               hart_halt_ack;</span>
<span id="L183"><span class="lineNum">     183</span>              : </span>
<span id="L184"><span class="lineNum">     184</span>              : // Debug mode cause decoder signals</span>
<span id="L185"><span class="lineNum">     185</span>              : logic                                               dmode_cause_sstep;</span>
<span id="L186"><span class="lineNum">     186</span>              : logic                                               dmode_cause_except;</span>
<span id="L187"><span class="lineNum">     187</span>              : logic                                               dmode_cause_ebreak;</span>
<span id="L188"><span class="lineNum">     188</span>              : logic                                               dmode_cause_any;</span>
<span id="L189"><span class="lineNum">     189</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L190"><span class="lineNum">     190</span>              : logic                                               dmode_cause_tmreq;</span>
<span id="L191"><span class="lineNum">     191</span>              : `endif // SCR1_TDU_EN</span>
<span id="L192"><span class="lineNum">     192</span>              : </span>
<span id="L193"><span class="lineNum">     193</span>              : // Program Buffer FSM</span>
<span id="L194"><span class="lineNum">     194</span>              : //------------------------------------------------------------------------------</span>
<span id="L195"><span class="lineNum">     195</span>              : </span>
<span id="L196"><span class="lineNum">     196</span>              : // PBUF FSM control signals</span>
<span id="L197"><span class="lineNum">     197</span>              : logic                                               ifu_handshake_done;</span>
<span id="L198"><span class="lineNum">     198</span>              : logic                                               pbuf_exc_inj_req;</span>
<span id="L199"><span class="lineNum">     199</span>              : logic                                               pbuf_exc_inj_end;</span>
<span id="L200"><span class="lineNum">     200</span>              : logic                                               pbuf_start_fetch;</span>
<span id="L201"><span class="lineNum">     201</span>              : </span>
<span id="L202"><span class="lineNum">     202</span>              : // PBUF FSM signals</span>
<span id="L203"><span class="lineNum">     203</span>              : type_scr1_hdu_pbufstates_e                          pbuf_fsm_curr;</span>
<span id="L204"><span class="lineNum">     204</span>              : type_scr1_hdu_pbufstates_e                          pbuf_fsm_next;</span>
<span id="L205"><span class="lineNum">     205</span>              : logic                                               pbuf_fsm_idle;</span>
<span id="L206"><span class="lineNum">     206</span>              : logic                                               pbuf_fsm_fetch;</span>
<span id="L207"><span class="lineNum">     207</span>              : logic                                               pbuf_fsm_excinj;</span>
<span id="L208"><span class="lineNum">     208</span>              : </span>
<span id="L209"><span class="lineNum">     209</span>              : // PBUF address signals</span>
<span id="L210"><span class="lineNum">     210</span>              : logic [SCR1_HDU_PBUF_ADDR_WIDTH-1:0]                pbuf_addr_ff;</span>
<span id="L211"><span class="lineNum">     211</span>              : logic [SCR1_HDU_PBUF_ADDR_WIDTH-1:0]                pbuf_addr_next;</span>
<span id="L212"><span class="lineNum">     212</span>              : logic                                               pbuf_addr_end;</span>
<span id="L213"><span class="lineNum">     213</span>              : logic                                               pbuf_addr_next_vd;</span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              : logic                                               pbuf_instr_wait_latching;</span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span>              : // Debugs CSRs</span>
<span id="L218"><span class="lineNum">     218</span>              : //------------------------------------------------------------------------------</span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              : // CSRs write/read interface signals</span>
<span id="L221"><span class="lineNum">     221</span>              : logic                                               csr_upd_on_halt;</span>
<span id="L222"><span class="lineNum">     222</span>              : logic                                               csr_wr;</span>
<span id="L223"><span class="lineNum">     223</span>              : logic [`SCR1_XLEN-1:0]                              csr_wr_data;</span>
<span id="L224"><span class="lineNum">     224</span>              : logic [`SCR1_XLEN-1:0]                              csr_rd_data;</span>
<span id="L225"><span class="lineNum">     225</span>              : </span>
<span id="L226"><span class="lineNum">     226</span>              : // Debug Control and Status register (DCSR)</span>
<span id="L227"><span class="lineNum">     227</span>              : logic                                               csr_dcsr_sel;</span>
<span id="L228"><span class="lineNum">     228</span>              : logic                                               csr_dcsr_wr;</span>
<span id="L229"><span class="lineNum">     229</span>              : type_scr1_hdu_dcsr_s                                csr_dcsr_in;</span>
<span id="L230"><span class="lineNum">     230</span>              : type_scr1_hdu_dcsr_s                                csr_dcsr_out;</span>
<span id="L231"><span class="lineNum">     231</span>              : logic                                               csr_dcsr_ebreakm;</span>
<span id="L232"><span class="lineNum">     232</span>              : logic                                               csr_dcsr_stepie;</span>
<span id="L233"><span class="lineNum">     233</span>              : logic                                               csr_dcsr_step;</span>
<span id="L234"><span class="lineNum">     234</span>              : logic [SCR1_HDU_DCSR_CAUSE_BIT_L-</span>
<span id="L235"><span class="lineNum">     235</span>              :        SCR1_HDU_DCSR_CAUSE_BIT_R:0]                 csr_dcsr_cause;</span>
<span id="L236"><span class="lineNum">     236</span>              : </span>
<span id="L237"><span class="lineNum">     237</span>              : // Debug Program Counter register (DPC)</span>
<span id="L238"><span class="lineNum">     238</span>              : logic                                               csr_dpc_sel;</span>
<span id="L239"><span class="lineNum">     239</span>              : logic                                               csr_dpc_wr;</span>
<span id="L240"><span class="lineNum">     240</span>              : logic [`SCR1_XLEN-1:0]                              csr_dpc_ff;</span>
<span id="L241"><span class="lineNum">     241</span>              : logic [`SCR1_XLEN-1:0]                              csr_dpc_next;</span>
<span id="L242"><span class="lineNum">     242</span>              : logic [`SCR1_XLEN-1:0]                              csr_dpc_out;</span>
<span id="L243"><span class="lineNum">     243</span>              : </span>
<span id="L244"><span class="lineNum">     244</span>              : // Debug Scratch register 0 (DSCRATCH0)</span>
<span id="L245"><span class="lineNum">     245</span>              : logic                                               csr_addr_dscratch0;</span>
<span id="L246"><span class="lineNum">     246</span>              : logic                                               csr_dscratch0_sel;</span>
<span id="L247"><span class="lineNum">     247</span>              : logic                                               csr_dscratch0_wr;</span>
<span id="L248"><span class="lineNum">     248</span>              : logic [`SCR1_XLEN-1:0]                              csr_dscratch0_out;</span>
<span id="L249"><span class="lineNum">     249</span>              : type_scr1_csr_resp_e                                csr_dscratch0_resp;</span>
<span id="L250"><span class="lineNum">     250</span>              : </span>
<span id="L251"><span class="lineNum">     251</span>              : //------------------------------------------------------------------------------</span>
<span id="L252"><span class="lineNum">     252</span>              : // Debug state FSM logic</span>
<span id="L253"><span class="lineNum">     253</span>              : //------------------------------------------------------------------------------</span>
<span id="L254"><span class="lineNum">     254</span>              : //</span>
<span id="L255"><span class="lineNum">     255</span>              :  // Debug state FSM logic consists of the following functional units:</span>
<span id="L256"><span class="lineNum">     256</span>              :  // - FSM control logic</span>
<span id="L257"><span class="lineNum">     257</span>              :  // - Debug state FSM</span>
<span id="L258"><span class="lineNum">     258</span>              :  // - FSM transition, update and event registers</span>
<span id="L259"><span class="lineNum">     259</span>              : //</span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span>              : // FSM control logic</span>
<span id="L262"><span class="lineNum">     262</span>              : //------------------------------------------------------------------------------</span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span>              : assign dm_cmd_dhalted = (dm2hdu_cmd_i == SCR1_HDU_DBGSTATE_DHALTED);</span>
<span id="L265"><span class="lineNum">     265</span>              : assign dm_cmd_run     = (dm2hdu_cmd_i == SCR1_HDU_DBGSTATE_RUN);</span>
<span id="L266"><span class="lineNum">     266</span>              : assign dm_cmd_drun    = (dm2hdu_cmd_i == SCR1_HDU_DBGSTATE_DRUN);</span>
<span id="L267"><span class="lineNum">     267</span>              : </span>
<span id="L268"><span class="lineNum">     268</span>              : assign dm_dhalt_req   = dm2hdu_cmd_req_i &amp; dm_cmd_dhalted;</span>
<span id="L269"><span class="lineNum">     269</span>              : assign dm_run_req     = dm2hdu_cmd_req_i &amp; (dm_cmd_run | dm_cmd_drun);</span>
<span id="L270"><span class="lineNum">     270</span>              : </span>
<span id="L271"><span class="lineNum">     271</span>              : // Debug state FSM</span>
<span id="L272"><span class="lineNum">     272</span>              : //------------------------------------------------------------------------------</span>
<span id="L273"><span class="lineNum">     273</span>              : </span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L276"><span class="lineNum">     276</span> <span class="tlaGNC">        1793 :         dbg_state &lt;= SCR1_HDU_DBGSTATE_RESET;</span></span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaGNC">     1282703 :         dbg_state &lt;= dbg_state_next;</span></span>
<span id="L279"><span class="lineNum">     279</span>              :     end</span>
<span id="L280"><span class="lineNum">     280</span>              : end</span>
<span id="L281"><span class="lineNum">     281</span>              : </span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaGNC">        2692 :     if (~pipe2hdu_rdc_qlfy_i) begin</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaGNC">        1346 :         dbg_state_next = SCR1_HDU_DBGSTATE_RESET;</span></span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaGNC">     1283151 :     end else begin</span></span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaGNC">     1283151 :         case (dbg_state)</span></span>
<span id="L287"><span class="lineNum">     287</span> <span class="tlaGNC">        2240 :             SCR1_HDU_DBGSTATE_RESET: begin</span></span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaGNC">        1120 :                 dbg_state_next = ~pipe2hdu_init_pc_i ? SCR1_HDU_DBGSTATE_RESET</span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaGNC">        1120 :                                : dm_dhalt_req        ? SCR1_HDU_DBGSTATE_DHALTED</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaGNC">        1120 :                                                      : SCR1_HDU_DBGSTATE_RUN;</span></span>
<span id="L291"><span class="lineNum">     291</span>              :             end</span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">     2564062 :             SCR1_HDU_DBGSTATE_RUN: begin</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaGNC">     1282031 :                 dbg_state_next = dfsm_update         ? SCR1_HDU_DBGSTATE_DHALTED</span></span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaGNC">     1282031 :                                                      : SCR1_HDU_DBGSTATE_RUN;</span></span>
<span id="L295"><span class="lineNum">     295</span>              :             end</span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaUNC tlaBgUNC">           0 :             SCR1_HDU_DBGSTATE_DHALTED: begin</span></span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC">           0 :                 dbg_state_next = ~dfsm_update        ? SCR1_HDU_DBGSTATE_DHALTED</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaUNC">           0 :                                : dm_cmd_drun         ? SCR1_HDU_DBGSTATE_DRUN</span></span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaUNC">           0 :                                                      : SCR1_HDU_DBGSTATE_RUN;</span></span>
<span id="L300"><span class="lineNum">     300</span>              :             end</span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaUNC">           0 :             SCR1_HDU_DBGSTATE_DRUN: begin</span></span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaUNC">           0 :                 dbg_state_next = dfsm_update         ? SCR1_HDU_DBGSTATE_DHALTED</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaUNC">           0 :                                                      : SCR1_HDU_DBGSTATE_DRUN;</span></span>
<span id="L304"><span class="lineNum">     304</span>              :             end</span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaUNC">           0 :             default: begin</span></span>
<span id="L306"><span class="lineNum">     306</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L307"><span class="lineNum">     307</span>              :                 dbg_state_next = SCR1_HDU_DBGSTATE_XXX;</span>
<span id="L308"><span class="lineNum">     308</span>              : `else // SCR1_XPROP_EN</span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaUNC">           0 :                 dbg_state_next = dbg_state;</span></span>
<span id="L310"><span class="lineNum">     310</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L311"><span class="lineNum">     311</span>              :             end</span>
<span id="L312"><span class="lineNum">     312</span>              :         endcase</span>
<span id="L313"><span class="lineNum">     313</span>              :     end</span>
<span id="L314"><span class="lineNum">     314</span>              : end</span>
<span id="L315"><span class="lineNum">     315</span>              : </span>
<span id="L316"><span class="lineNum">     316</span>              : assign dbg_state_dhalted = (dbg_state == SCR1_HDU_DBGSTATE_DHALTED);</span>
<span id="L317"><span class="lineNum">     317</span>              : assign dbg_state_drun    = (dbg_state == SCR1_HDU_DBGSTATE_DRUN);</span>
<span id="L318"><span class="lineNum">     318</span>              : assign dbg_state_run     = (dbg_state == SCR1_HDU_DBGSTATE_RUN);</span>
<span id="L319"><span class="lineNum">     319</span>              : assign dbg_state_reset   = (dbg_state == SCR1_HDU_DBGSTATE_RESET);</span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span>              : // FSM transition, update and event registers</span>
<span id="L322"><span class="lineNum">     322</span>              : //------------------------------------------------------------------------------</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaGNC">        1793 :         dfsm_trans  &lt;= 1'b0;</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaGNC">        1793 :         dfsm_update &lt;= 1'b0;</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">        1793 :         dfsm_event  &lt;= 1'b0;</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaGNC">     1282703 :         dfsm_trans  &lt;= dfsm_trans_next;</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaGNC">     1282703 :         dfsm_update &lt;= dfsm_update_next;</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaGNC">     1282703 :         dfsm_event  &lt;= dfsm_event_next;</span></span>
<span id="L333"><span class="lineNum">     333</span>              :     end</span>
<span id="L334"><span class="lineNum">     334</span>              : end</span>
<span id="L335"><span class="lineNum">     335</span>              : </span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC">           1 :     dfsm_trans_next  = 1'b0;</span></span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaGNC">           1 :     dfsm_update_next = 1'b0;</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC">           1 :     dfsm_event_next  = 1'b0;</span></span>
<span id="L340"><span class="lineNum">     340</span>              : </span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">        2692 :     if (~pipe2hdu_rdc_qlfy_i) begin</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">        1346 :         dfsm_trans_next  = 1'b0;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">        1346 :         dfsm_update_next = 1'b0;</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaGNC">        1346 :         dfsm_event_next  = 1'b1;</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">     1283151 :     end else begin</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">     1283151 :         case (dbg_state)</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC">        2240 :             SCR1_HDU_DBGSTATE_RESET: begin</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">        1120 :                 dfsm_trans_next  = 1'b0;</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">        1120 :                 dfsm_update_next = 1'b0;</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaGNC">        1120 :                 dfsm_event_next  = pipe2hdu_init_pc_i &amp; ~dm2hdu_cmd_req_i;</span></span>
<span id="L351"><span class="lineNum">     351</span>              :             end</span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span>              :             SCR1_HDU_DBGSTATE_RUN,</span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">     2564062 :             SCR1_HDU_DBGSTATE_DRUN: begin</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaGNC">     1282031 :                 dfsm_trans_next  = ~dfsm_update ? hart_halt_pnd : dfsm_trans;</span></span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaGNC">     1282031 :                 dfsm_update_next = ~dfsm_update &amp; hart_halt_ack;</span></span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC">     1282031 :                 dfsm_event_next  = dfsm_update;</span></span>
<span id="L358"><span class="lineNum">     358</span>              :             end</span>
<span id="L359"><span class="lineNum">     359</span>              : </span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaUNC tlaBgUNC">           0 :             SCR1_HDU_DBGSTATE_DHALTED: begin</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaUNC">           0 :                 dfsm_trans_next  = ~dfsm_update ? ~dfsm_trans &amp; dm_run_req</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC">           0 :                                                 : dfsm_trans;</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC">           0 :                 dfsm_update_next = ~dfsm_update &amp; dfsm_trans;</span></span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaUNC">           0 :                 dfsm_event_next  = dfsm_update;</span></span>
<span id="L365"><span class="lineNum">     365</span>              :             end</span>
<span id="L366"><span class="lineNum">     366</span>              : </span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaUNC">           0 :             default : begin</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaUNC">           0 :                 dfsm_trans_next  = 'X;</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaUNC">           0 :                 dfsm_update_next = 'X;</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaUNC">           0 :                 dfsm_event_next  = 'X;</span></span>
<span id="L371"><span class="lineNum">     371</span>              :             end</span>
<span id="L372"><span class="lineNum">     372</span>              :         endcase</span>
<span id="L373"><span class="lineNum">     373</span>              :     end</span>
<span id="L374"><span class="lineNum">     374</span>              : end</span>
<span id="L375"><span class="lineNum">     375</span>              : </span>
<span id="L376"><span class="lineNum">     376</span>              : //------------------------------------------------------------------------------</span>
<span id="L377"><span class="lineNum">     377</span>              : // HART Control logic</span>
<span id="L378"><span class="lineNum">     378</span>              : //------------------------------------------------------------------------------</span>
<span id="L379"><span class="lineNum">     379</span>              : //</span>
<span id="L380"><span class="lineNum">     380</span>              :  // HART Control logic consists of the following functional units:</span>
<span id="L381"><span class="lineNum">     381</span>              :  // - Control signals</span>
<span id="L382"><span class="lineNum">     382</span>              :  // - HART Run Control register</span>
<span id="L383"><span class="lineNum">     383</span>              :  // - HART Halt Request Time-Out counter</span>
<span id="L384"><span class="lineNum">     384</span>              : //</span>
<span id="L385"><span class="lineNum">     385</span>              : </span>
<span id="L386"><span class="lineNum">     386</span>              : // Control logic</span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaGNC">           1 :     hart_cmd_req = 1'b0;</span></span>
<span id="L389"><span class="lineNum">     389</span>              : </span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC">        2692 :     if (~pipe2hdu_rdc_qlfy_i) begin</span></span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaGNC">        1346 :         hart_cmd_req = 1'b0;</span></span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaGNC">     1283151 :     end else begin</span></span>
<span id="L393"><span class="lineNum">     393</span> <span class="tlaGNC">     1283151 :         case (dbg_state)</span></span>
<span id="L394"><span class="lineNum">     394</span> <span class="tlaGNC">        2240 :             SCR1_HDU_DBGSTATE_RESET  : hart_cmd_req = dm2hdu_cmd_req_i;</span></span>
<span id="L395"><span class="lineNum">     395</span> <span class="tlaUNC tlaBgUNC">           0 :             SCR1_HDU_DBGSTATE_DHALTED: hart_cmd_req = (dfsm_update | dfsm_trans);</span></span>
<span id="L396"><span class="lineNum">     396</span>              :             SCR1_HDU_DBGSTATE_RUN,</span>
<span id="L397"><span class="lineNum">     397</span> <span class="tlaGNC tlaBgGNC">     2564062 :             SCR1_HDU_DBGSTATE_DRUN   : hart_cmd_req = ~dfsm_update &amp; dfsm_trans;</span></span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaUNC tlaBgUNC">           0 :             default                  : hart_cmd_req = 'X;</span></span>
<span id="L399"><span class="lineNum">     399</span>              :         endcase</span>
<span id="L400"><span class="lineNum">     400</span>              :     end</span>
<span id="L401"><span class="lineNum">     401</span>              : end</span>
<span id="L402"><span class="lineNum">     402</span>              : </span>
<span id="L403"><span class="lineNum">     403</span>              : assign hart_halt_req   = dm_cmd_dhalted &amp; hart_cmd_req;</span>
<span id="L404"><span class="lineNum">     404</span>              : assign hart_resume_req = (dm_cmd_run | dm_cmd_drun) &amp; hart_cmd_req;</span>
<span id="L405"><span class="lineNum">     405</span>              : </span>
<span id="L406"><span class="lineNum">     406</span>              : // HART Run Control register</span>
<span id="L407"><span class="lineNum">     407</span>              : //------------------------------------------------------------------------------</span>
<span id="L408"><span class="lineNum">     408</span>              : </span>
<span id="L409"><span class="lineNum">     409</span>              : assign hart_runctrl_clr = (dbg_state_run | dbg_state_drun)</span>
<span id="L410"><span class="lineNum">     410</span>              :                         &amp; (dbg_state_next == SCR1_HDU_DBGSTATE_DHALTED);</span>
<span id="L411"><span class="lineNum">     411</span>              : assign hart_runctrl_upd = dbg_state_dhalted &amp; dfsm_trans_next;</span>
<span id="L412"><span class="lineNum">     412</span>              : </span>
<span id="L413"><span class="lineNum">     413</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L414"><span class="lineNum">     414</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaGNC">        1793 :         hart_runctrl.irq_dsbl      &lt;= 1'b0;</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaGNC">        1793 :         hart_runctrl.fetch_src     &lt;= SCR1_HDU_FETCH_SRC_NORMAL;</span></span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaGNC">        1793 :         hart_runctrl.pc_advmt_dsbl &lt;= 1'b0;</span></span>
<span id="L418"><span class="lineNum">     418</span> <span class="tlaGNC">        1793 :         hart_runctrl.hwbrkpt_dsbl  &lt;= 1'b0;</span></span>
<span id="L419"><span class="lineNum">     419</span> <span class="tlaGNC">        1793 :         hart_runctrl.redirect      &lt;= '0;</span></span>
<span id="L420"><span class="lineNum">     420</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if(clk_en) begin</span></span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaUNC">           0 :         if (hart_runctrl_clr) begin</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaUNC">           0 :             hart_runctrl           &lt;= '0;</span></span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaUNC">           0 :         end else begin</span></span>
<span id="L424"><span class="lineNum">     424</span> <span class="tlaUNC">           0 :             if (hart_runctrl_upd) begin</span></span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaUNC">           0 :                 if (~dm_cmd_drun) begin</span></span>
<span id="L426"><span class="lineNum">     426</span>              :                     // Case : resume to RUN state</span>
<span id="L427"><span class="lineNum">     427</span> <span class="tlaUNC">           0 :                     hart_runctrl.irq_dsbl        &lt;= csr_dcsr_step ? ~csr_dcsr_stepie : 1'b0;</span></span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaUNC">           0 :                     hart_runctrl.fetch_src       &lt;= SCR1_HDU_FETCH_SRC_NORMAL;</span></span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaUNC">           0 :                     hart_runctrl.pc_advmt_dsbl   &lt;= 1'b0;</span></span>
<span id="L430"><span class="lineNum">     430</span> <span class="tlaUNC">           0 :                     hart_runctrl.hwbrkpt_dsbl    &lt;= 1'b0;</span></span>
<span id="L431"><span class="lineNum">     431</span> <span class="tlaUNC">           0 :                     hart_runctrl.redirect.sstep  &lt;= csr_dcsr_step;</span></span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaUNC">           0 :                     hart_runctrl.redirect.ebreak &lt;= csr_dcsr_ebreakm;</span></span>
<span id="L433"><span class="lineNum">     433</span> <span class="tlaUNC">           0 :                 end else begin</span></span>
<span id="L434"><span class="lineNum">     434</span>              :                     // Case : resume to DRUN state</span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaUNC">           0 :                     hart_runctrl.irq_dsbl        &lt;= 1'b1;</span></span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaUNC">           0 :                     hart_runctrl.fetch_src       &lt;= SCR1_HDU_FETCH_SRC_PBUF;</span></span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaUNC">           0 :                     hart_runctrl.pc_advmt_dsbl   &lt;= 1'b1;</span></span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaUNC">           0 :                     hart_runctrl.hwbrkpt_dsbl    &lt;= 1'b1;</span></span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaUNC">           0 :                     hart_runctrl.redirect.sstep  &lt;= 1'b0;</span></span>
<span id="L440"><span class="lineNum">     440</span> <span class="tlaUNC">           0 :                     hart_runctrl.redirect.ebreak &lt;= 1'b1;</span></span>
<span id="L441"><span class="lineNum">     441</span>              :                 end</span>
<span id="L442"><span class="lineNum">     442</span>              :             end</span>
<span id="L443"><span class="lineNum">     443</span>              :         end</span>
<span id="L444"><span class="lineNum">     444</span>              :     end</span>
<span id="L445"><span class="lineNum">     445</span>              : end</span>
<span id="L446"><span class="lineNum">     446</span>              : </span>
<span id="L447"><span class="lineNum">     447</span>              : // HART Halt Request Time-Out counter</span>
<span id="L448"><span class="lineNum">     448</span>              : //------------------------------------------------------------------------------</span>
<span id="L449"><span class="lineNum">     449</span>              : // HART goes into halt state only if the halt request is present for timeout period</span>
<span id="L450"><span class="lineNum">     450</span>              : // of time</span>
<span id="L451"><span class="lineNum">     451</span>              : </span>
<span id="L452"><span class="lineNum">     452</span>              : assign halt_req_timeout_cnt_en = hdu2exu_dbg_halt2run_o</span>
<span id="L453"><span class="lineNum">     453</span>              :                                | (hart_halt_req &amp; ~hdu2exu_dbg_run2halt_o);</span>
<span id="L454"><span class="lineNum">     454</span>              : </span>
<span id="L455"><span class="lineNum">     455</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L456"><span class="lineNum">     456</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L457"><span class="lineNum">     457</span> <span class="tlaGNC">        1793 :         halt_req_timeout_cnt &lt;= '1;</span></span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (halt_req_timeout_cnt_en) begin</span></span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaUNC">           0 :         halt_req_timeout_cnt &lt;= halt_req_timeout_cnt_next;</span></span>
<span id="L460"><span class="lineNum">     460</span>              :     end</span>
<span id="L461"><span class="lineNum">     461</span>              : end</span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span>              : assign halt_req_timeout_cnt_next = hdu2exu_dbg_halt2run_o                    ? '1</span>
<span id="L464"><span class="lineNum">     464</span>              :                                  : (hart_halt_req &amp; ~hdu2exu_dbg_run2halt_o) ? halt_req_timeout_cnt - 1'b1</span>
<span id="L465"><span class="lineNum">     465</span>              :                                                                              : halt_req_timeout_cnt;</span>
<span id="L466"><span class="lineNum">     466</span>              : </span>
<span id="L467"><span class="lineNum">     467</span>              : assign halt_req_timeout_flag = ~|halt_req_timeout_cnt;</span>
<span id="L468"><span class="lineNum">     468</span>              : </span>
<span id="L469"><span class="lineNum">     469</span>              : //------------------------------------------------------------------------------</span>
<span id="L470"><span class="lineNum">     470</span>              : // HART Status logic</span>
<span id="L471"><span class="lineNum">     471</span>              : //------------------------------------------------------------------------------</span>
<span id="L472"><span class="lineNum">     472</span>              : //</span>
<span id="L473"><span class="lineNum">     473</span>              :  // HART Status logic consists of the following functional units:</span>
<span id="L474"><span class="lineNum">     474</span>              :  // - Debug mode cause decoder</span>
<span id="L475"><span class="lineNum">     475</span>              :  // - Hart halt status cause encoder</span>
<span id="L476"><span class="lineNum">     476</span>              :  // - Hart halt status register</span>
<span id="L477"><span class="lineNum">     477</span>              : //</span>
<span id="L478"><span class="lineNum">     478</span>              : </span>
<span id="L479"><span class="lineNum">     479</span>              : // Debug mode cause decoder</span>
<span id="L480"><span class="lineNum">     480</span>              : //------------------------------------------------------------------------------</span>
<span id="L481"><span class="lineNum">     481</span>              : </span>
<span id="L482"><span class="lineNum">     482</span>              : assign dmode_cause_sstep  = hart_runctrl.redirect.sstep &amp; pipe2hdu_instret_i;</span>
<span id="L483"><span class="lineNum">     483</span>              : assign dmode_cause_except = dbg_state_drun &amp; pipe2hdu_exu_exc_req_i</span>
<span id="L484"><span class="lineNum">     484</span>              :                           &amp; ~pipe2hdu_brkpt_i</span>
<span id="L485"><span class="lineNum">     485</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L486"><span class="lineNum">     486</span>              :                           &amp; ~exu2hdu_ibrkpt_hw_i</span>
<span id="L487"><span class="lineNum">     487</span>              : `endif // SCR1_TDU_EN</span>
<span id="L488"><span class="lineNum">     488</span>              :                           ;</span>
<span id="L489"><span class="lineNum">     489</span>              : assign dmode_cause_ebreak = hart_runctrl.redirect.ebreak &amp; pipe2hdu_brkpt_i;</span>
<span id="L490"><span class="lineNum">     490</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L491"><span class="lineNum">     491</span>              : assign dmode_cause_tmreq  = tdu2hdu_dmode_req_i &amp; exu2hdu_ibrkpt_hw_i;</span>
<span id="L492"><span class="lineNum">     492</span>              : `endif // SCR1_TDU_EN</span>
<span id="L493"><span class="lineNum">     493</span>              : </span>
<span id="L494"><span class="lineNum">     494</span>              : assign dmode_cause_any = dmode_cause_sstep | dmode_cause_ebreak | dmode_cause_except</span>
<span id="L495"><span class="lineNum">     495</span>              :                        | hart_halt_req</span>
<span id="L496"><span class="lineNum">     496</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L497"><span class="lineNum">     497</span>              :                        | dmode_cause_tmreq</span>
<span id="L498"><span class="lineNum">     498</span>              : `endif // SCR1_TDU_EN</span>
<span id="L499"><span class="lineNum">     499</span>              :                        ;</span>
<span id="L500"><span class="lineNum">     500</span>              : </span>
<span id="L501"><span class="lineNum">     501</span>              : // HART halt cause encoder</span>
<span id="L502"><span class="lineNum">     502</span>              : //------------------------------------------------------------------------------</span>
<span id="L503"><span class="lineNum">     503</span>              : </span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L506"><span class="lineNum">     506</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaUNC tlaBgUNC">           0 :         dmode_cause_tmreq   : hart_haltcause = SCR1_HDU_HALTCAUSE_TMREQ;</span></span>
<span id="L508"><span class="lineNum">     508</span>              : `endif // SCR1_TDU_EN</span>
<span id="L509"><span class="lineNum">     509</span> <span class="tlaUNC">           0 :         dmode_cause_ebreak  : hart_haltcause = SCR1_HDU_HALTCAUSE_EBREAK;</span></span>
<span id="L510"><span class="lineNum">     510</span> <span class="tlaUNC">           0 :         hart_halt_req       : hart_haltcause = SCR1_HDU_HALTCAUSE_DMREQ;</span></span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaUNC">           0 :         dmode_cause_sstep   : hart_haltcause = SCR1_HDU_HALTCAUSE_SSTEP;</span></span>
<span id="L512"><span class="lineNum">     512</span> <span class="tlaGNC tlaBgGNC">     2569886 :         default             : hart_haltcause = SCR1_HDU_HALTCAUSE_NONE;</span></span>
<span id="L513"><span class="lineNum">     513</span>              :     endcase</span>
<span id="L514"><span class="lineNum">     514</span>              : end</span>
<span id="L515"><span class="lineNum">     515</span>              : </span>
<span id="L516"><span class="lineNum">     516</span>              : // HART halt status register</span>
<span id="L517"><span class="lineNum">     517</span>              : //------------------------------------------------------------------------------</span>
<span id="L518"><span class="lineNum">     518</span>              : </span>
<span id="L519"><span class="lineNum">     519</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L520"><span class="lineNum">     520</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaGNC">        1793 :         hart_haltstatus        &lt;= '0;</span></span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (hart_halt_ack) begin</span></span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaUNC">           0 :         hart_haltstatus.except &lt;= dmode_cause_except;</span></span>
<span id="L524"><span class="lineNum">     524</span> <span class="tlaUNC">           0 :         hart_haltstatus.cause  &lt;= hart_haltcause;</span></span>
<span id="L525"><span class="lineNum">     525</span>              :     end</span>
<span id="L526"><span class="lineNum">     526</span>              : end</span>
<span id="L527"><span class="lineNum">     527</span>              : </span>
<span id="L528"><span class="lineNum">     528</span>              : assign hart_halt_pnd = (dfsm_trans | dm_dhalt_req) &amp; ~hart_halt_ack;</span>
<span id="L529"><span class="lineNum">     529</span>              : assign hart_halt_ack = ~hdu2exu_dbg_halted_o</span>
<span id="L530"><span class="lineNum">     530</span>              :                      &amp; (halt_req_timeout_flag | (~pipe2hdu_exu_busy_i &amp; dmode_cause_any));</span>
<span id="L531"><span class="lineNum">     531</span>              : </span>
<span id="L532"><span class="lineNum">     532</span>              : //------------------------------------------------------------------------------</span>
<span id="L533"><span class="lineNum">     533</span>              : // Program Buffer (PBUF) logic</span>
<span id="L534"><span class="lineNum">     534</span>              : //------------------------------------------------------------------------------</span>
<span id="L535"><span class="lineNum">     535</span>              : //</span>
<span id="L536"><span class="lineNum">     536</span>              :  // Program Buffer allows to execute small programs in debug mode</span>
<span id="L537"><span class="lineNum">     537</span>              : //</span>
<span id="L538"><span class="lineNum">     538</span>              : </span>
<span id="L539"><span class="lineNum">     539</span>              : // To terminate Program Buffer execution exception should be raised. There are 2</span>
<span id="L540"><span class="lineNum">     540</span>              : // cases:</span>
<span id="L541"><span class="lineNum">     541</span>              : // - One of PBUF instructions raise an exception</span>
<span id="L542"><span class="lineNum">     542</span>              : // - No PBUF instruction raise an exception before the last PBUF instruction has</span>
<span id="L543"><span class="lineNum">     543</span>              : // been issued. In this case FSM goes into EXCINJECT state and an &quot;Instruction</span>
<span id="L544"><span class="lineNum">     544</span>              : // fetch access fault&quot; exception is injected</span>
<span id="L545"><span class="lineNum">     545</span>              : </span>
<span id="L546"><span class="lineNum">     546</span>              : // PBUF FSM</span>
<span id="L547"><span class="lineNum">     547</span>              : //------------------------------------------------------------------------------</span>
<span id="L548"><span class="lineNum">     548</span>              : </span>
<span id="L549"><span class="lineNum">     549</span>              : assign ifu_handshake_done = hdu2ifu_pbuf_instr_vd_o &amp; ifu2hdu_pbuf_instr_rdy_i;</span>
<span id="L550"><span class="lineNum">     550</span>              : assign pbuf_addr_end      = (pbuf_addr_ff == (SCR1_HDU_PBUF_ADDR_SPAN-1));</span>
<span id="L551"><span class="lineNum">     551</span>              : </span>
<span id="L552"><span class="lineNum">     552</span>              : assign pbuf_start_fetch = dbg_state_dhalted      &amp; (dbg_state_next == SCR1_HDU_DBGSTATE_DRUN);</span>
<span id="L553"><span class="lineNum">     553</span>              : assign pbuf_exc_inj_req = ifu_handshake_done     &amp; pbuf_addr_end;</span>
<span id="L554"><span class="lineNum">     554</span>              : assign pbuf_exc_inj_end = pipe2hdu_exu_exc_req_i | ifu_handshake_done;</span>
<span id="L555"><span class="lineNum">     555</span>              : </span>
<span id="L556"><span class="lineNum">     556</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L557"><span class="lineNum">     557</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L558"><span class="lineNum">     558</span> <span class="tlaGNC">        1793 :         pbuf_fsm_curr &lt;= SCR1_HDU_PBUFSTATE_IDLE;</span></span>
<span id="L559"><span class="lineNum">     559</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if(clk_en) begin</span></span>
<span id="L560"><span class="lineNum">     560</span> <span class="tlaUNC">           0 :         pbuf_fsm_curr &lt;= pbuf_fsm_next;</span></span>
<span id="L561"><span class="lineNum">     561</span>              :     end</span>
<span id="L562"><span class="lineNum">     562</span>              : end</span>
<span id="L563"><span class="lineNum">     563</span>              : </span>
<span id="L564"><span class="lineNum">     564</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L565"><span class="lineNum">     565</span> <span class="tlaGNC">           1 :     case (pbuf_fsm_curr)</span></span>
<span id="L566"><span class="lineNum">     566</span> <span class="tlaGNC">     2568994 :         SCR1_HDU_PBUFSTATE_IDLE: begin</span></span>
<span id="L567"><span class="lineNum">     567</span> <span class="tlaGNC">     1284497 :             pbuf_fsm_next = pbuf_start_fetch       ? SCR1_HDU_PBUFSTATE_FETCH</span></span>
<span id="L568"><span class="lineNum">     568</span> <span class="tlaGNC">     1284497 :                                                    : SCR1_HDU_PBUFSTATE_IDLE;</span></span>
<span id="L569"><span class="lineNum">     569</span>              :         end</span>
<span id="L570"><span class="lineNum">     570</span> <span class="tlaUNC tlaBgUNC">           0 :         SCR1_HDU_PBUFSTATE_FETCH: begin</span></span>
<span id="L571"><span class="lineNum">     571</span> <span class="tlaUNC">           0 :             pbuf_fsm_next = pipe2hdu_exu_exc_req_i ? SCR1_HDU_PBUFSTATE_WAIT4END</span></span>
<span id="L572"><span class="lineNum">     572</span> <span class="tlaUNC">           0 :                           : pbuf_exc_inj_req       ? SCR1_HDU_PBUFSTATE_EXCINJECT</span></span>
<span id="L573"><span class="lineNum">     573</span> <span class="tlaUNC">           0 :                                                    : SCR1_HDU_PBUFSTATE_FETCH;</span></span>
<span id="L574"><span class="lineNum">     574</span>              :         end</span>
<span id="L575"><span class="lineNum">     575</span> <span class="tlaUNC">           0 :         SCR1_HDU_PBUFSTATE_EXCINJECT: begin</span></span>
<span id="L576"><span class="lineNum">     576</span> <span class="tlaUNC">           0 :             pbuf_fsm_next = pbuf_exc_inj_end       ? SCR1_HDU_PBUFSTATE_WAIT4END</span></span>
<span id="L577"><span class="lineNum">     577</span> <span class="tlaUNC">           0 :                                                    : SCR1_HDU_PBUFSTATE_EXCINJECT;</span></span>
<span id="L578"><span class="lineNum">     578</span>              :         end</span>
<span id="L579"><span class="lineNum">     579</span> <span class="tlaUNC">           0 :         SCR1_HDU_PBUFSTATE_WAIT4END: begin</span></span>
<span id="L580"><span class="lineNum">     580</span> <span class="tlaUNC">           0 :             pbuf_fsm_next = hdu2exu_dbg_halted_o   ? SCR1_HDU_PBUFSTATE_IDLE</span></span>
<span id="L581"><span class="lineNum">     581</span> <span class="tlaUNC">           0 :                                                    : SCR1_HDU_PBUFSTATE_WAIT4END;</span></span>
<span id="L582"><span class="lineNum">     582</span>              :         end</span>
<span id="L583"><span class="lineNum">     583</span>              :     endcase</span>
<span id="L584"><span class="lineNum">     584</span>              : end</span>
<span id="L585"><span class="lineNum">     585</span>              : </span>
<span id="L586"><span class="lineNum">     586</span>              : assign pbuf_fsm_idle   = (pbuf_fsm_curr == SCR1_HDU_PBUFSTATE_IDLE);</span>
<span id="L587"><span class="lineNum">     587</span>              : assign pbuf_fsm_fetch  = (pbuf_fsm_curr == SCR1_HDU_PBUFSTATE_FETCH);</span>
<span id="L588"><span class="lineNum">     588</span>              : assign pbuf_fsm_excinj = (pbuf_fsm_curr == SCR1_HDU_PBUFSTATE_EXCINJECT);</span>
<span id="L589"><span class="lineNum">     589</span>              : </span>
<span id="L590"><span class="lineNum">     590</span>              : // Program Buffer address register</span>
<span id="L591"><span class="lineNum">     591</span>              : //------------------------------------------------------------------------------</span>
<span id="L592"><span class="lineNum">     592</span>              : </span>
<span id="L593"><span class="lineNum">     593</span>              : assign pbuf_addr_next_vd = pbuf_fsm_fetch          &amp; ifu_handshake_done</span>
<span id="L594"><span class="lineNum">     594</span>              :                          &amp; ~pipe2hdu_exu_exc_req_i &amp; ~pbuf_addr_end;</span>
<span id="L595"><span class="lineNum">     595</span>              : </span>
<span id="L596"><span class="lineNum">     596</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L597"><span class="lineNum">     597</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L598"><span class="lineNum">     598</span> <span class="tlaGNC">        1793 :         pbuf_addr_ff &lt;= '0;</span></span>
<span id="L599"><span class="lineNum">     599</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if(clk_en) begin</span></span>
<span id="L600"><span class="lineNum">     600</span> <span class="tlaUNC">           0 :         pbuf_addr_ff &lt;= pbuf_addr_next;</span></span>
<span id="L601"><span class="lineNum">     601</span>              :     end</span>
<span id="L602"><span class="lineNum">     602</span>              : end</span>
<span id="L603"><span class="lineNum">     603</span>              : </span>
<span id="L604"><span class="lineNum">     604</span>              : assign pbuf_addr_next = pbuf_fsm_idle     ? '0</span>
<span id="L605"><span class="lineNum">     605</span>              :                       : pbuf_addr_next_vd ? pbuf_addr_ff + 1'b1</span>
<span id="L606"><span class="lineNum">     606</span>              :                                           : pbuf_addr_ff;</span>
<span id="L607"><span class="lineNum">     607</span>              : </span>
<span id="L608"><span class="lineNum">     608</span>              : // Pass instruction from debug program buffer to cpu pipeline with two options:</span>
<span id="L609"><span class="lineNum">     609</span>              : // - through register, better for frequency</span>
<span id="L610"><span class="lineNum">     610</span>              : // - through wires, better for area</span>
<span id="L611"><span class="lineNum">     611</span>              : generate if (HART_PBUF_INSTR_REGOUT_EN) begin</span>
<span id="L612"><span class="lineNum">     612</span> <span class="tlaGNC tlaBgGNC">     2568992 :     always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L613"><span class="lineNum">     613</span> <span class="tlaGNC">        3586 :         if (~rst_n) begin</span></span>
<span id="L614"><span class="lineNum">     614</span> <span class="tlaGNC">        1793 :             pbuf_instr_wait_latching &lt;= 1'b0;</span></span>
<span id="L615"><span class="lineNum">     615</span> <span class="tlaGNC">     1282703 :         end else begin</span></span>
<span id="L616"><span class="lineNum">     616</span> <span class="tlaGNC">     1282703 :             pbuf_instr_wait_latching &lt;= ifu_handshake_done;</span></span>
<span id="L617"><span class="lineNum">     617</span>              :         end</span>
<span id="L618"><span class="lineNum">     618</span>              :     end</span>
<span id="L619"><span class="lineNum">     619</span>              : end else begin</span>
<span id="L620"><span class="lineNum">     620</span>              :     assign pbuf_instr_wait_latching = 1'b0;</span>
<span id="L621"><span class="lineNum">     621</span>              : end endgenerate</span>
<span id="L622"><span class="lineNum">     622</span>              : </span>
<span id="L623"><span class="lineNum">     623</span>              : //------------------------------------------------------------------------------</span>
<span id="L624"><span class="lineNum">     624</span>              : // Debug CSRs</span>
<span id="L625"><span class="lineNum">     625</span>              : //------------------------------------------------------------------------------</span>
<span id="L626"><span class="lineNum">     626</span>              : </span>
<span id="L627"><span class="lineNum">     627</span>              : assign csr_upd_on_halt = (dbg_state_reset | dbg_state_run)</span>
<span id="L628"><span class="lineNum">     628</span>              :                        &amp; (dbg_state_next == SCR1_HDU_DBGSTATE_DHALTED);</span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span>              : // CSRs select logic</span>
<span id="L631"><span class="lineNum">     631</span>              : //------------------------------------------------------------------------------</span>
<span id="L632"><span class="lineNum">     632</span>              : </span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">           2 : always_comb begin : csr_if_regsel</span></span>
<span id="L634"><span class="lineNum">     634</span> <span class="tlaGNC">           1 :     csr_dcsr_sel        = 1'b0;</span></span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaGNC">           1 :     csr_dpc_sel         = 1'b0;</span></span>
<span id="L636"><span class="lineNum">     636</span> <span class="tlaGNC">           1 :     csr_dscratch0_sel   = 1'b0;</span></span>
<span id="L637"><span class="lineNum">     637</span>              :     //csr_dscratch1_sel   = 1'b0;</span>
<span id="L638"><span class="lineNum">     638</span>              : </span>
<span id="L639"><span class="lineNum">     639</span> <span class="tlaUNC tlaBgUNC">           0 :     if (csr2hdu_req_i) begin</span></span>
<span id="L640"><span class="lineNum">     640</span> <span class="tlaUNC">           0 :         case (csr2hdu_addr_i)</span></span>
<span id="L641"><span class="lineNum">     641</span> <span class="tlaUNC">           0 :             SCR1_HDU_DBGCSR_OFFS_DCSR     : csr_dcsr_sel      = 1'b1;</span></span>
<span id="L642"><span class="lineNum">     642</span> <span class="tlaUNC">           0 :             SCR1_HDU_DBGCSR_OFFS_DPC      : csr_dpc_sel       = 1'b1;</span></span>
<span id="L643"><span class="lineNum">     643</span> <span class="tlaUNC">           0 :             SCR1_HDU_DBGCSR_OFFS_DSCRATCH0: csr_dscratch0_sel = 1'b1;</span></span>
<span id="L644"><span class="lineNum">     644</span> <span class="tlaUNC">           0 :             default : begin</span></span>
<span id="L645"><span class="lineNum">     645</span> <span class="tlaUNC">           0 :                                             csr_dcsr_sel      = 1'bX;</span></span>
<span id="L646"><span class="lineNum">     646</span> <span class="tlaUNC">           0 :                                             csr_dpc_sel       = 1'bX;</span></span>
<span id="L647"><span class="lineNum">     647</span> <span class="tlaUNC">           0 :                                             csr_dscratch0_sel = 1'bX;</span></span>
<span id="L648"><span class="lineNum">     648</span>              :             end</span>
<span id="L649"><span class="lineNum">     649</span>              :         endcase</span>
<span id="L650"><span class="lineNum">     650</span>              :     end</span>
<span id="L651"><span class="lineNum">     651</span>              : end : csr_if_regsel</span>
<span id="L652"><span class="lineNum">     652</span>              : </span>
<span id="L653"><span class="lineNum">     653</span>              : // CSRs read interface</span>
<span id="L654"><span class="lineNum">     654</span>              : //------------------------------------------------------------------------------</span>
<span id="L655"><span class="lineNum">     655</span>              : </span>
<span id="L656"><span class="lineNum">     656</span>              : assign csr_rd_data = csr_dcsr_out | csr_dpc_out | csr_dscratch0_out;</span>
<span id="L657"><span class="lineNum">     657</span>              : </span>
<span id="L658"><span class="lineNum">     658</span>              : // CSRs write interface</span>
<span id="L659"><span class="lineNum">     659</span>              : //------------------------------------------------------------------------------</span>
<span id="L660"><span class="lineNum">     660</span>              : </span>
<span id="L661"><span class="lineNum">     661</span>              : assign csr_wr = csr2hdu_req_i;</span>
<span id="L662"><span class="lineNum">     662</span>              : </span>
<span id="L663"><span class="lineNum">     663</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin : csr_if_write</span></span>
<span id="L664"><span class="lineNum">     664</span> <span class="tlaGNC">           1 :     csr_wr_data     = '0;</span></span>
<span id="L665"><span class="lineNum">     665</span>              : </span>
<span id="L666"><span class="lineNum">     666</span> <span class="tlaUNC tlaBgUNC">           0 :     if (csr2hdu_req_i) begin</span></span>
<span id="L667"><span class="lineNum">     667</span> <span class="tlaUNC">           0 :         case (csr2hdu_cmd_i)</span></span>
<span id="L668"><span class="lineNum">     668</span> <span class="tlaUNC">           0 :             SCR1_CSR_CMD_WRITE : csr_wr_data = csr2hdu_wdata_i;</span></span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaUNC">           0 :             SCR1_CSR_CMD_SET   : csr_wr_data = csr_rd_data | csr2hdu_wdata_i;</span></span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaUNC">           0 :             SCR1_CSR_CMD_CLEAR : csr_wr_data = csr_rd_data &amp; (~csr2hdu_wdata_i);</span></span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaUNC">           0 :             default            : csr_wr_data = 'X;</span></span>
<span id="L672"><span class="lineNum">     672</span>              :         endcase</span>
<span id="L673"><span class="lineNum">     673</span>              :     end</span>
<span id="L674"><span class="lineNum">     674</span>              : end : csr_if_write</span>
<span id="L675"><span class="lineNum">     675</span>              : </span>
<span id="L676"><span class="lineNum">     676</span>              : // Debug Control and Status register</span>
<span id="L677"><span class="lineNum">     677</span>              : //------------------------------------------------------------------------------</span>
<span id="L678"><span class="lineNum">     678</span>              : // Setups the HART behaviour in Debug Mode and holds Debug status information</span>
<span id="L679"><span class="lineNum">     679</span>              : </span>
<span id="L680"><span class="lineNum">     680</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L681"><span class="lineNum">     681</span> <span class="tlaGNC">           1 :     csr_dcsr_in                 = csr_wr_data;</span></span>
<span id="L682"><span class="lineNum">     682</span> <span class="tlaGNC">           1 :     csr_dcsr_wr                 = csr_wr &amp; csr_dcsr_sel;</span></span>
<span id="L683"><span class="lineNum">     683</span>              : </span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaGNC">           1 :     csr_dcsr_out                = '0;</span></span>
<span id="L685"><span class="lineNum">     685</span> <span class="tlaUNC tlaBgUNC">           0 :     if (csr_dcsr_sel) begin</span></span>
<span id="L686"><span class="lineNum">     686</span> <span class="tlaUNC">           0 :         csr_dcsr_out.xdebugver  = SCR1_HDU_DEBUGCSR_DCSR_XDEBUGVER;</span></span>
<span id="L687"><span class="lineNum">     687</span> <span class="tlaUNC">           0 :         csr_dcsr_out.ebreakm    = csr_dcsr_ebreakm;</span></span>
<span id="L688"><span class="lineNum">     688</span> <span class="tlaUNC">           0 :         csr_dcsr_out.stepie     = csr_dcsr_stepie;</span></span>
<span id="L689"><span class="lineNum">     689</span> <span class="tlaUNC">           0 :         csr_dcsr_out.step       = csr_dcsr_step;</span></span>
<span id="L690"><span class="lineNum">     690</span> <span class="tlaUNC">           0 :         csr_dcsr_out.prv        = 2'b11;</span></span>
<span id="L691"><span class="lineNum">     691</span> <span class="tlaUNC">           0 :         csr_dcsr_out.cause      = csr_dcsr_cause;</span></span>
<span id="L692"><span class="lineNum">     692</span>              :     end</span>
<span id="L693"><span class="lineNum">     693</span>              : end</span>
<span id="L694"><span class="lineNum">     694</span>              : </span>
<span id="L695"><span class="lineNum">     695</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L696"><span class="lineNum">     696</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L697"><span class="lineNum">     697</span> <span class="tlaGNC">        1793 :         csr_dcsr_ebreakm        &lt;= 1'b0;</span></span>
<span id="L698"><span class="lineNum">     698</span> <span class="tlaGNC">        1793 :         csr_dcsr_stepie         &lt;= 1'b0;</span></span>
<span id="L699"><span class="lineNum">     699</span> <span class="tlaGNC">        1793 :         csr_dcsr_step           &lt;= 1'b0;</span></span>
<span id="L700"><span class="lineNum">     700</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if(clk_en) begin</span></span>
<span id="L701"><span class="lineNum">     701</span> <span class="tlaUNC">           0 :         if (csr_dcsr_wr) begin</span></span>
<span id="L702"><span class="lineNum">     702</span> <span class="tlaUNC">           0 :             csr_dcsr_ebreakm    &lt;= csr_dcsr_in.ebreakm;</span></span>
<span id="L703"><span class="lineNum">     703</span> <span class="tlaUNC">           0 :             csr_dcsr_stepie     &lt;= csr_dcsr_in.stepie;</span></span>
<span id="L704"><span class="lineNum">     704</span> <span class="tlaUNC">           0 :             csr_dcsr_step       &lt;= csr_dcsr_in.step;</span></span>
<span id="L705"><span class="lineNum">     705</span>              :         end</span>
<span id="L706"><span class="lineNum">     706</span>              :     end</span>
<span id="L707"><span class="lineNum">     707</span>              : end</span>
<span id="L708"><span class="lineNum">     708</span>              : </span>
<span id="L709"><span class="lineNum">     709</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L710"><span class="lineNum">     710</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L711"><span class="lineNum">     711</span> <span class="tlaGNC">        1793 :         csr_dcsr_cause &lt;= 1'b0;</span></span>
<span id="L712"><span class="lineNum">     712</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if(clk_en) begin</span></span>
<span id="L713"><span class="lineNum">     713</span> <span class="tlaUNC">           0 :         if(csr_upd_on_halt) begin</span></span>
<span id="L714"><span class="lineNum">     714</span> <span class="tlaUNC">           0 :             csr_dcsr_cause &lt;= hart_haltstatus.cause;</span></span>
<span id="L715"><span class="lineNum">     715</span>              :         end</span>
<span id="L716"><span class="lineNum">     716</span>              :     end</span>
<span id="L717"><span class="lineNum">     717</span>              : end</span>
<span id="L718"><span class="lineNum">     718</span>              : </span>
<span id="L719"><span class="lineNum">     719</span>              : // Debug PC register</span>
<span id="L720"><span class="lineNum">     720</span>              : //------------------------------------------------------------------------------</span>
<span id="L721"><span class="lineNum">     721</span>              : // Saves the virtual address of the next instruction to be executed when Debug</span>
<span id="L722"><span class="lineNum">     722</span>              : // Mode is entered. Could be changed by debugger</span>
<span id="L723"><span class="lineNum">     723</span>              : </span>
<span id="L724"><span class="lineNum">     724</span>              : assign csr_dpc_wr   = csr_wr &amp; csr_dpc_sel;</span>
<span id="L725"><span class="lineNum">     725</span>              : </span>
<span id="L726"><span class="lineNum">     726</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L728"><span class="lineNum">     728</span> <span class="tlaGNC">        1793 :         csr_dpc_ff &lt;= '0;</span></span>
<span id="L729"><span class="lineNum">     729</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if(clk_en) begin</span></span>
<span id="L730"><span class="lineNum">     730</span> <span class="tlaUNC">           0 :         csr_dpc_ff &lt;= csr_dpc_next;</span></span>
<span id="L731"><span class="lineNum">     731</span>              :     end</span>
<span id="L732"><span class="lineNum">     732</span>              : end</span>
<span id="L733"><span class="lineNum">     733</span>              : </span>
<span id="L734"><span class="lineNum">     734</span>              : assign csr_dpc_next = csr_upd_on_halt ? pipe2hdu_pc_curr_i</span>
<span id="L735"><span class="lineNum">     735</span>              :                     : csr_dpc_wr      ? csr_wr_data</span>
<span id="L736"><span class="lineNum">     736</span>              :                                       : csr_dpc_ff;</span>
<span id="L737"><span class="lineNum">     737</span>              : assign csr_dpc_out  = csr_dpc_sel     ? csr_dpc_ff : '0;</span>
<span id="L738"><span class="lineNum">     738</span>              : </span>
<span id="L739"><span class="lineNum">     739</span>              : // Debug Scratch 0 register</span>
<span id="L740"><span class="lineNum">     740</span>              : //------------------------------------------------------------------------------</span>
<span id="L741"><span class="lineNum">     741</span>              : </span>
<span id="L742"><span class="lineNum">     742</span>              : assign csr_dscratch0_resp = (~dm2hdu_dreg_resp_i | dm2hdu_dreg_fail_i)</span>
<span id="L743"><span class="lineNum">     743</span>              :                           ? SCR1_CSR_RESP_ER</span>
<span id="L744"><span class="lineNum">     744</span>              :                           : SCR1_CSR_RESP_OK;</span>
<span id="L745"><span class="lineNum">     745</span>              : assign csr_dscratch0_out  = csr_dscratch0_sel ? dm2hdu_dreg_rdata_i : '0;</span>
<span id="L746"><span class="lineNum">     746</span>              : </span>
<span id="L747"><span class="lineNum">     747</span>              : //------------------------------------------------------------------------------</span>
<span id="L748"><span class="lineNum">     748</span>              : // HDU &lt;-&gt; DM interface</span>
<span id="L749"><span class="lineNum">     749</span>              : //------------------------------------------------------------------------------</span>
<span id="L750"><span class="lineNum">     750</span>              : </span>
<span id="L751"><span class="lineNum">     751</span>              : assign hdu2dm_hart_event_o = dfsm_event;</span>
<span id="L752"><span class="lineNum">     752</span>              : </span>
<span id="L753"><span class="lineNum">     753</span>              : // HART status</span>
<span id="L754"><span class="lineNum">     754</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L755"><span class="lineNum">     755</span> <span class="tlaGNC">           1 :     hdu2dm_hart_status_o           = '0;</span></span>
<span id="L756"><span class="lineNum">     756</span> <span class="tlaGNC">           1 :     hdu2dm_hart_status_o.dbg_state = dbg_state;</span></span>
<span id="L757"><span class="lineNum">     757</span> <span class="tlaGNC">           1 :     hdu2dm_hart_status_o.except    = dbg_state_dhalted &amp; hart_haltstatus.except;</span></span>
<span id="L758"><span class="lineNum">     758</span> <span class="tlaGNC">           1 :     hdu2dm_hart_status_o.ebreak    = dbg_state_dhalted &amp; (hart_haltstatus.cause == SCR1_HDU_HALTCAUSE_EBREAK);</span></span>
<span id="L759"><span class="lineNum">     759</span>              : end</span>
<span id="L760"><span class="lineNum">     760</span>              : </span>
<span id="L761"><span class="lineNum">     761</span>              : assign hdu2dm_cmd_rcode_o = dbg_state_reset</span>
<span id="L762"><span class="lineNum">     762</span>              :                           ? ~pipe2hdu_rdc_qlfy_i | ~pipe2hdu_init_pc_i | ~dm2hdu_cmd_req_i</span>
<span id="L763"><span class="lineNum">     763</span>              :                           : ~pipe2hdu_rdc_qlfy_i | ~dfsm_update;</span>
<span id="L764"><span class="lineNum">     764</span>              : </span>
<span id="L765"><span class="lineNum">     765</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L766"><span class="lineNum">     766</span> <span class="tlaGNC">           1 :     hdu2dm_cmd_resp_o   = 1'b0;</span></span>
<span id="L767"><span class="lineNum">     767</span>              : </span>
<span id="L768"><span class="lineNum">     768</span> <span class="tlaGNC">           1 :     case (dbg_state)</span></span>
<span id="L769"><span class="lineNum">     769</span> <span class="tlaGNC">        4932 :         SCR1_HDU_DBGSTATE_RESET: begin</span></span>
<span id="L770"><span class="lineNum">     770</span> <span class="tlaGNC">        2466 :             hdu2dm_cmd_resp_o  = pipe2hdu_rdc_qlfy_i &amp; pipe2hdu_init_pc_i &amp; dm2hdu_cmd_req_i;</span></span>
<span id="L771"><span class="lineNum">     771</span>              :         end</span>
<span id="L772"><span class="lineNum">     772</span>              : </span>
<span id="L773"><span class="lineNum">     773</span> <span class="tlaGNC">     2564062 :         SCR1_HDU_DBGSTATE_RUN: begin</span></span>
<span id="L774"><span class="lineNum">     774</span> <span class="tlaGNC">     1282031 :             hdu2dm_cmd_resp_o  = pipe2hdu_rdc_qlfy_i &amp; dfsm_update &amp; dm2hdu_cmd_req_i;</span></span>
<span id="L775"><span class="lineNum">     775</span>              :         end</span>
<span id="L776"><span class="lineNum">     776</span>              : </span>
<span id="L777"><span class="lineNum">     777</span> <span class="tlaUNC tlaBgUNC">           0 :         SCR1_HDU_DBGSTATE_DHALTED: begin</span></span>
<span id="L778"><span class="lineNum">     778</span> <span class="tlaUNC">           0 :             hdu2dm_cmd_resp_o  = pipe2hdu_rdc_qlfy_i ? dfsm_update : dm2hdu_cmd_req_i;</span></span>
<span id="L779"><span class="lineNum">     779</span>              :         end</span>
<span id="L780"><span class="lineNum">     780</span>              : </span>
<span id="L781"><span class="lineNum">     781</span> <span class="tlaUNC">           0 :         SCR1_HDU_DBGSTATE_DRUN: begin</span></span>
<span id="L782"><span class="lineNum">     782</span> <span class="tlaUNC">           0 :             hdu2dm_cmd_resp_o  = (~pipe2hdu_rdc_qlfy_i | dfsm_update) &amp; dm2hdu_cmd_req_i;</span></span>
<span id="L783"><span class="lineNum">     783</span>              :         end</span>
<span id="L784"><span class="lineNum">     784</span>              : </span>
<span id="L785"><span class="lineNum">     785</span> <span class="tlaUNC">           0 :         default: begin</span></span>
<span id="L786"><span class="lineNum">     786</span> <span class="tlaUNC">           0 :             hdu2dm_cmd_resp_o  = 'X;</span></span>
<span id="L787"><span class="lineNum">     787</span>              :         end</span>
<span id="L788"><span class="lineNum">     788</span>              :     endcase</span>
<span id="L789"><span class="lineNum">     789</span>              : end</span>
<span id="L790"><span class="lineNum">     790</span>              : </span>
<span id="L791"><span class="lineNum">     791</span>              : assign hdu2dm_pbuf_addr_o  = pbuf_addr_ff;</span>
<span id="L792"><span class="lineNum">     792</span>              : assign hdu2dm_dreg_req_o   = csr_dscratch0_sel;</span>
<span id="L793"><span class="lineNum">     793</span>              : assign hdu2dm_dreg_wr_o    = csr_wr &amp; csr_dscratch0_sel;</span>
<span id="L794"><span class="lineNum">     794</span>              : assign hdu2dm_dreg_wdata_o = csr_wr_data;</span>
<span id="L795"><span class="lineNum">     795</span>              : </span>
<span id="L796"><span class="lineNum">     796</span>              : //------------------------------------------------------------------------------</span>
<span id="L797"><span class="lineNum">     797</span>              : // HDU &lt;-&gt; EXU interface</span>
<span id="L798"><span class="lineNum">     798</span>              : //------------------------------------------------------------------------------</span>
<span id="L799"><span class="lineNum">     799</span>              : </span>
<span id="L800"><span class="lineNum">     800</span>              : assign hdu2exu_dbg_halted_o    = (dbg_state_next == SCR1_HDU_DBGSTATE_DHALTED)</span>
<span id="L801"><span class="lineNum">     801</span>              :                                | (~pipe2hdu_rdc_qlfy_i &amp; ~dbg_state_run);</span>
<span id="L802"><span class="lineNum">     802</span>              : assign hdu2exu_dbg_run_start_o = dbg_state_dhalted &amp; pipe2hdu_rdc_qlfy_i &amp; dfsm_update;</span>
<span id="L803"><span class="lineNum">     803</span>              : assign hdu2exu_dbg_halt2run_o  = hdu2exu_dbg_halted_o &amp; hart_resume_req</span>
<span id="L804"><span class="lineNum">     804</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L805"><span class="lineNum">     805</span>              :                                &amp; clk_pipe_en</span>
<span id="L806"><span class="lineNum">     806</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L807"><span class="lineNum">     807</span>              :                                ;</span>
<span id="L808"><span class="lineNum">     808</span>              : assign hdu2exu_dbg_run2halt_o  = hart_halt_ack;</span>
<span id="L809"><span class="lineNum">     809</span>              : </span>
<span id="L810"><span class="lineNum">     810</span>              : assign hdu2exu_pbuf_fetch_o    = hart_runctrl.fetch_src;</span>
<span id="L811"><span class="lineNum">     811</span>              : assign hdu2exu_irq_dsbl_o      = hart_runctrl.irq_dsbl;</span>
<span id="L812"><span class="lineNum">     812</span>              : assign hdu2exu_pc_advmt_dsbl_o = hart_runctrl.pc_advmt_dsbl;</span>
<span id="L813"><span class="lineNum">     813</span>              : // No change in arch. state if dmode caused by breakpoint</span>
<span id="L814"><span class="lineNum">     814</span>              : assign hdu2exu_no_commit_o     = dmode_cause_ebreak</span>
<span id="L815"><span class="lineNum">     815</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L816"><span class="lineNum">     816</span>              :                                | dmode_cause_tmreq</span>
<span id="L817"><span class="lineNum">     817</span>              : `endif // SCR1_TDU_EN</span>
<span id="L818"><span class="lineNum">     818</span>              :                                ;</span>
<span id="L819"><span class="lineNum">     819</span>              : assign hdu2exu_dmode_sstep_en_o = hart_runctrl.redirect.sstep;</span>
<span id="L820"><span class="lineNum">     820</span>              : assign hdu2exu_dbg_new_pc_o     = csr_dpc_ff;</span>
<span id="L821"><span class="lineNum">     821</span>              : </span>
<span id="L822"><span class="lineNum">     822</span>              : //------------------------------------------------------------------------------</span>
<span id="L823"><span class="lineNum">     823</span>              : // HDU &lt;-&gt; IFU interface</span>
<span id="L824"><span class="lineNum">     824</span>              : //------------------------------------------------------------------------------</span>
<span id="L825"><span class="lineNum">     825</span>              : </span>
<span id="L826"><span class="lineNum">     826</span>              : assign hdu2ifu_pbuf_instr_vd_o  = (pbuf_fsm_fetch | pbuf_fsm_excinj)</span>
<span id="L827"><span class="lineNum">     827</span>              :                                 &amp; ~pbuf_instr_wait_latching;</span>
<span id="L828"><span class="lineNum">     828</span>              : assign hdu2ifu_pbuf_instr_err_o = pbuf_fsm_excinj;</span>
<span id="L829"><span class="lineNum">     829</span>              : </span>
<span id="L830"><span class="lineNum">     830</span>              : generate if (HART_PBUF_INSTR_REGOUT_EN) begin</span>
<span id="L831"><span class="lineNum">     831</span> <span class="tlaGNC tlaBgGNC">     2568546 :     always_ff @(posedge clk) begin</span></span>
<span id="L832"><span class="lineNum">     832</span> <span class="tlaGNC">     1284273 :         hdu2ifu_pbuf_instr_o &lt;= dm2hdu_pbuf_instr_i;</span></span>
<span id="L833"><span class="lineNum">     833</span>              :     end</span>
<span id="L834"><span class="lineNum">     834</span>              : end else begin</span>
<span id="L835"><span class="lineNum">     835</span>              :     assign hdu2ifu_pbuf_instr_o = dm2hdu_pbuf_instr_i;</span>
<span id="L836"><span class="lineNum">     836</span>              : end endgenerate</span>
<span id="L837"><span class="lineNum">     837</span>              : </span>
<span id="L838"><span class="lineNum">     838</span>              : //------------------------------------------------------------------------------</span>
<span id="L839"><span class="lineNum">     839</span>              : // HDU &lt;-&gt; CSR interface</span>
<span id="L840"><span class="lineNum">     840</span>              : //------------------------------------------------------------------------------</span>
<span id="L841"><span class="lineNum">     841</span>              : </span>
<span id="L842"><span class="lineNum">     842</span>              : assign csr_addr_dscratch0 = (csr2hdu_addr_i == SCR1_HDU_DBGCSR_OFFS_DSCRATCH0);</span>
<span id="L843"><span class="lineNum">     843</span>              : </span>
<span id="L844"><span class="lineNum">     844</span>              : assign hdu2csr_resp_o  = ~dbg_state_drun    ? SCR1_CSR_RESP_ER</span>
<span id="L845"><span class="lineNum">     845</span>              :                        : csr_addr_dscratch0 ? csr_dscratch0_resp</span>
<span id="L846"><span class="lineNum">     846</span>              :                        : csr2hdu_req_i      ? SCR1_CSR_RESP_OK</span>
<span id="L847"><span class="lineNum">     847</span>              :                                             : SCR1_CSR_RESP_ER;</span>
<span id="L848"><span class="lineNum">     848</span>              : assign hdu2csr_rdata_o = csr_rd_data;</span>
<span id="L849"><span class="lineNum">     849</span>              : </span>
<span id="L850"><span class="lineNum">     850</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L851"><span class="lineNum">     851</span>              : //------------------------------------------------------------------------------</span>
<span id="L852"><span class="lineNum">     852</span>              : // HDU &lt;-&gt; TDU interface</span>
<span id="L853"><span class="lineNum">     853</span>              : //------------------------------------------------------------------------------</span>
<span id="L854"><span class="lineNum">     854</span>              : </span>
<span id="L855"><span class="lineNum">     855</span>              : assign hdu2tdu_hwbrk_dsbl_o = hart_runctrl.hwbrkpt_dsbl;</span>
<span id="L856"><span class="lineNum">     856</span>              : `endif // SCR1_TDU_EN</span>
<span id="L857"><span class="lineNum">     857</span>              : </span>
<span id="L858"><span class="lineNum">     858</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L859"><span class="lineNum">     859</span>              : //-------------------------------------------------------------------------------</span>
<span id="L860"><span class="lineNum">     860</span>              : // Assertion</span>
<span id="L861"><span class="lineNum">     861</span>              : //-------------------------------------------------------------------------------</span>
<span id="L862"><span class="lineNum">     862</span>              : </span>
<span id="L863"><span class="lineNum">     863</span>              : SVA_HDU_XCHECK_COMMON :</span>
<span id="L864"><span class="lineNum">     864</span>              :     assert property (</span>
<span id="L865"><span class="lineNum">     865</span>              :         @(negedge clk) disable iff (~rst_n)</span>
<span id="L866"><span class="lineNum">     866</span>              :         !$isunknown( {rst_n,clk,clk_en,csr2hdu_req_i,pipe2hdu_rdc_qlfy_i} )</span>
<span id="L867"><span class="lineNum">     867</span>              :     )</span>
<span id="L868"><span class="lineNum">     868</span>              :     else $error(&quot;HDU Error: common signals are in X state&quot;);</span>
<span id="L869"><span class="lineNum">     869</span>              : </span>
<span id="L870"><span class="lineNum">     870</span>              : SVA_HDU_XCHECK_CSR_INTF :</span>
<span id="L871"><span class="lineNum">     871</span>              :     assert property (</span>
<span id="L872"><span class="lineNum">     872</span>              :         @(negedge clk) disable iff (~rst_n)</span>
<span id="L873"><span class="lineNum">     873</span>              :         csr2hdu_req_i |-&gt; !$isunknown( {csr2hdu_cmd_i,csr2hdu_addr_i,csr2hdu_wdata_i} )</span>
<span id="L874"><span class="lineNum">     874</span>              :     )</span>
<span id="L875"><span class="lineNum">     875</span>              :     else $error(&quot;HDU Error: CSR i/f is in X state&quot;);</span>
<span id="L876"><span class="lineNum">     876</span>              : </span>
<span id="L877"><span class="lineNum">     877</span>              : SVA_HDU_XCHECK_DM_INTF :</span>
<span id="L878"><span class="lineNum">     878</span>              :     assert property (</span>
<span id="L879"><span class="lineNum">     879</span>              :         @(negedge clk) disable iff (~rst_n)</span>
<span id="L880"><span class="lineNum">     880</span>              :         !$isunknown( {dm2hdu_cmd_req_i,dm2hdu_cmd_i,dm2hdu_dreg_resp_i,</span>
<span id="L881"><span class="lineNum">     881</span>              :         dm2hdu_dreg_fail_i} )</span>
<span id="L882"><span class="lineNum">     882</span>              :     )</span>
<span id="L883"><span class="lineNum">     883</span>              :     else $error(&quot;HDU Error: DM i/f is in X state&quot;);</span>
<span id="L884"><span class="lineNum">     884</span>              : </span>
<span id="L885"><span class="lineNum">     885</span>              : SVA_HDU_XCHECK_TDU_INTF :</span>
<span id="L886"><span class="lineNum">     886</span>              :     assert property (</span>
<span id="L887"><span class="lineNum">     887</span>              :         @(negedge clk) disable iff (~rst_n)</span>
<span id="L888"><span class="lineNum">     888</span>              :         !$isunknown( {tdu2hdu_dmode_req_i,exu2hdu_ibrkpt_hw_i} )</span>
<span id="L889"><span class="lineNum">     889</span>              :     )</span>
<span id="L890"><span class="lineNum">     890</span>              :     else $error(&quot;HDU Error: TDU i/f is in X state&quot;);</span>
<span id="L891"><span class="lineNum">     891</span>              : </span>
<span id="L892"><span class="lineNum">     892</span>              : SVA_HDU_XCHECK_HART_INTF :</span>
<span id="L893"><span class="lineNum">     893</span>              :     assert property (</span>
<span id="L894"><span class="lineNum">     894</span>              :         @(negedge clk) disable iff (~rst_n)</span>
<span id="L895"><span class="lineNum">     895</span>              :         !$isunknown( {pipe2hdu_exu_busy_i,pipe2hdu_instret_i,pipe2hdu_init_pc_i,pipe2hdu_exu_exc_req_i,pipe2hdu_brkpt_i,</span>
<span id="L896"><span class="lineNum">     896</span>              :         pipe2hdu_pc_curr_i,ifu2hdu_pbuf_instr_rdy_i} )</span>
<span id="L897"><span class="lineNum">     897</span>              :     )</span>
<span id="L898"><span class="lineNum">     898</span>              :     else $error(&quot;HDU Error: HART i/f is in X state&quot;);</span>
<span id="L899"><span class="lineNum">     899</span>              : </span>
<span id="L900"><span class="lineNum">     900</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L901"><span class="lineNum">     901</span>              : </span>
<span id="L902"><span class="lineNum">     902</span>              : endmodule : scr1_pipe_hdu</span>
<span id="L903"><span class="lineNum">     903</span>              : </span>
<span id="L904"><span class="lineNum">     904</span>              : `endif // SCR1_DBG_EN</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
