Flow report for po_fpga
Thu Feb 13 18:41:00 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+---------------------------------+------------------------------------------------+
; Flow Status                     ; Successful - Thu Feb 13 18:41:00 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; po_fpga                                        ;
; Top-level Entity Name           ; po_fpga                                        ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSEMA5F31C6                                   ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 20,049 / 32,070 ( 63 % )                       ;
; Total registers                 ; 25080                                          ;
; Total pins                      ; 106 / 457 ( 23 % )                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 592,348 / 4,065,280 ( 15 % )                   ;
; Total DSP Blocks                ; 70 / 87 ( 80 % )                               ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                 ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                 ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/13/2025 18:18:28 ;
; Main task         ; Compilation         ;
; Revision Name     ; po_fpga             ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------+---------------+---------------------------------------------+----------------+
; Assignment Name                       ; Value                                                                                 ; Default Value ; Entity Name                                 ; Section Id     ;
+---------------------------------------+---------------------------------------------------------------------------------------+---------------+---------------------------------------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 26601941904077.173945990409548                                                        ; --            ; --                                          ; --             ;
; ECO_REGENERATE_REPORT                 ; On                                                                                    ; Off           ; --                                          ; --             ;
; EDA_DESIGN_INSTANCE_NAME              ; NA                                                                                    ; --            ; --                                          ; tb_po_fpga     ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH  ; tb_po_fpga                                                                            ; --            ; --                                          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog Hdl                                                                           ; --            ; --                                          ; eda_simulation ;
; EDA_SIMULATION_TOOL                   ; Questa Intel FPGA (Verilog)                                                           ; <None>        ; --                                          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS          ; TEST_BENCH_MODE                                                                       ; --            ; --                                          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                   ; tb_po_fpga.v                                                                          ; --            ; --                                          ; tb_po_fpga     ;
; EDA_TEST_BENCH_MODULE_NAME            ; tb_po_fpga                                                                            ; --            ; --                                          ; tb_po_fpga     ;
; EDA_TEST_BENCH_NAME                   ; tb_po_fpga                                                                            ; --            ; --                                          ; eda_simulation ;
; EDA_TIME_SCALE                        ; 1 ps                                                                                  ; --            ; --                                          ; eda_simulation ;
; FITTER_EFFORT                         ; Standard Fit                                                                          ; Auto Fit      ; --                                          ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/system.pre.h                   ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; parallel_hps_single_pio/synthesis/submodules/hps.pre.xml                              ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; HPS_PARTITION                         ; On                                                                                    ; --            ; parallel_hps_single_pio_hps_0_hps_io_border ; --             ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                                    ; --            ; --                                          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                                     ; --            ; --                                          ; --             ;
; MISC_FILE                             ; alt_clk/synthesis/../alt_clk.cmp                                                      ; --            ; --                                          ; --             ;
; MISC_FILE                             ; alt_clk/synthesis/../../alt_clk.qsys                                                  ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/../parallel_hps_single_pio.cmp                      ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/../../D                                             ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/parallel_hps_single_pio_hps_0_hps.svd               ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/../../parallel_hps_single_pio.qsys                  ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/system.pre.h                   ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; --                                          ; --             ;
; MISC_FILE                             ; parallel_hps_single_pio/synthesis/submodules/hps.pre.xml                              ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_comparator_inst.v                                                             ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_comparator_bb.v                                                               ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_divider_inst.v                                                                ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_divider_bb.v                                                                  ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_multiplier_inst.v                                                             ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_multiplier_bb.v                                                               ; --            ; --                                          ; --             ;
; MISC_FILE                             ; my_clock.cmp                                                                          ; --            ; --                                          ; --             ;
; MISC_FILE                             ; my_clock_sim/my_clock.vo                                                              ; --            ; --                                          ; --             ;
; MISC_FILE                             ; single_port_ram_inst.v                                                                ; --            ; --                                          ; --             ;
; MISC_FILE                             ; single_port_ram_bb.v                                                                  ; --            ; --                                          ; --             ;
; MISC_FILE                             ; index_comparator_inst.v                                                               ; --            ; --                                          ; --             ;
; MISC_FILE                             ; index_comparator_bb.v                                                                 ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_parallel_adder_inst.v                                                         ; --            ; --                                          ; --             ;
; MISC_FILE                             ; integer_parallel_adder_bb.v                                                           ; --            ; --                                          ; --             ;
; MISC_FILE                             ; unsigned_6bit_comparator_inst.v                                                       ; --            ; --                                          ; --             ;
; MISC_FILE                             ; unsigned_6bit_comparator_bb.v                                                         ; --            ; --                                          ; --             ;
; MUX_RESTRUCTURE                       ; Off                                                                                   ; Auto          ; --                                          ; --             ;
; OPTIMIZATION_MODE                     ; Aggressive Performance                                                                ; Balanced      ; --                                          ; --             ;
; OPTIMIZATION_TECHNIQUE                ; Speed                                                                                 ; Balanced      ; --                                          ; --             ;
; PARTITION_COLOR                       ; -- (Not supported for targeted family)                                                ; --            ; --                                          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; -- (Not supported for targeted family)                                                ; --            ; --                                          ; Top            ;
; PARTITION_NETLIST_TYPE                ; -- (Not supported for targeted family)                                                ; --            ; --                                          ; Top            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC        ; On                                                                                    ; Off           ; --                                          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING  ; On                                                                                    ; Off           ; --                                          ; --             ;
; PLACEMENT_EFFORT_MULTIPLIER           ; 4.0                                                                                   ; 1.0           ; --                                          ; --             ;
; POWER_BOARD_THERMAL_MODEL             ; None (CONSERVATIVE)                                                                   ; --            ; --                                          ; --             ;
; POWER_PRESET_COOLING_SOLUTION         ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                 ; --            ; --                                          ; --             ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL      ; MAXIMUM                                                                               ; Normal        ; --                                          ; --             ;
; SLD_FILE                              ; alt_clk/synthesis/alt_clk.debuginfo                                                   ; --            ; --                                          ; --             ;
; SLD_FILE                              ; parallel_hps_single_pio/synthesis/parallel_hps_single_pio.regmap                      ; --            ; --                                          ; --             ;
; SLD_FILE                              ; parallel_hps_single_pio/synthesis/parallel_hps_single_pio.debuginfo                   ; --            ; --                                          ; --             ;
; SLD_INFO                              ; QSYS_NAME alt_clk HAS_SOPCINFO 1 GENERATION_ID 1738424974                             ; --            ; alt_clk                                     ; --             ;
; SLD_INFO                              ; QSYS_NAME parallel_hps_single_pio HAS_SOPCINFO 1 GENERATION_ID 1738432529             ; --            ; parallel_hps_single_pio                     ; --             ;
; SOPCINFO_FILE                         ; alt_clk/synthesis/../../alt_clk.sopcinfo                                              ; --            ; --                                          ; --             ;
; SOPCINFO_FILE                         ; parallel_hps_single_pio/synthesis/../../parallel_hps_single_pio.sopcinfo              ; --            ; --                                          ; --             ;
; SPD_FILE                              ; my_clock.spd                                                                          ; --            ; --                                          ; --             ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                                    ; --            ; --                                          ; --             ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                                    ; --            ; --                                          ; --             ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                                    ; --            ; --                                          ; --             ;
; USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ; On                                                                                    ; Off           ; --                                          ; --             ;
+---------------------------------------+---------------------------------------------------------------------------------------+---------------+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:01:40     ; 2.1                     ; 5732 MB             ; 00:03:09                           ;
; Fitter               ; 00:16:06     ; 1.3                     ; 8536 MB             ; 00:52:23                           ;
; Assembler            ; 00:00:26     ; 1.0                     ; 5272 MB             ; 00:00:26                           ;
; Timing Analyzer      ; 00:01:17     ; 3.1                     ; 6443 MB             ; 00:03:27                           ;
; EDA Netlist Writer   ; 00:00:14     ; 1.0                     ; 5280 MB             ; 00:00:14                           ;
; Total                ; 00:19:43     ; --                      ; --                  ; 00:59:39                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-DOFB0R8  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-DOFB0R8  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-DOFB0R8  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-DOFB0R8  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-DOFB0R8  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off po_fpga -c po_fpga
quartus_fit --read_settings_files=off --write_settings_files=off po_fpga -c po_fpga
quartus_asm --read_settings_files=off --write_settings_files=off po_fpga -c po_fpga
quartus_sta po_fpga -c po_fpga
quartus_eda --read_settings_files=off --write_settings_files=off po_fpga -c po_fpga



