// Seed: 708729774
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    output tri id_4
);
  assign id_3 = (-1) < id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    input tri id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_15 = 32'd60,
    parameter id_9  = 32'd50
) (
    output tri id_0,
    input uwire id_1[id_9 : id_15],
    output wand id_2,
    input uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input wor id_8,
    input wire _id_9
    , id_18,
    output wire id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    input tri id_14,
    input supply1 _id_15,
    input tri0 id_16
);
  module_0 modCall_1 (
      id_0,
      id_4,
      id_14,
      id_10,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
