--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28776043 paths analyzed, 964 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.696ns.
--------------------------------------------------------------------------------
Slack:                  5.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.609ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.609ns (6.786ns logic, 12.823ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  5.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.592ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X12Y53.A3      net (fanout=3)        1.249   M_reg_d_q[1]
    SLICE_X12Y53.A       Tilo                  0.254   ctrl/N38
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X15Y53.C1      net (fanout=1)        0.755   ctrl/N38
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.592ns (6.735ns logic, 12.857ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.548ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.548ns (6.762ns logic, 12.786ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  5.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.531ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X12Y53.A3      net (fanout=3)        1.249   M_reg_d_q[1]
    SLICE_X12Y53.A       Tilo                  0.254   ctrl/N38
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X15Y53.C1      net (fanout=1)        0.755   ctrl/N38
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.531ns (6.711ns logic, 12.820ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.532ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.532ns (6.781ns logic, 12.751ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  5.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.515ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X12Y53.A3      net (fanout=3)        1.249   M_reg_d_q[1]
    SLICE_X12Y53.A       Tilo                  0.254   ctrl/N38
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X15Y53.C1      net (fanout=1)        0.755   ctrl/N38
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.515ns (6.730ns logic, 12.785ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  5.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.471ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.471ns (6.757ns logic, 12.714ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  5.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.471ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X15Y53.C4      net (fanout=14)       0.354   n0023
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.471ns (6.786ns logic, 12.685ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.454ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X12Y53.A3      net (fanout=3)        1.249   M_reg_d_q[1]
    SLICE_X12Y53.A       Tilo                  0.254   ctrl/N38
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X15Y53.C1      net (fanout=1)        0.755   ctrl/N38
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.454ns (6.706ns logic, 12.748ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  5.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.410ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X15Y53.C4      net (fanout=14)       0.354   n0023
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.410ns (6.762ns logic, 12.648ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  5.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.394ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X15Y53.C4      net (fanout=14)       0.354   n0023
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.394ns (6.781ns logic, 12.613ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  5.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.387ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X15Y53.B4      net (fanout=3)        1.302   M_reg_d_q[1]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.387ns (6.740ns logic, 12.647ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  5.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.333ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X15Y53.C4      net (fanout=14)       0.354   n0023
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.333ns (6.757ns logic, 12.576ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  5.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.326ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X15Y53.B4      net (fanout=3)        1.302   M_reg_d_q[1]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.326ns (6.716ns logic, 12.610ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  5.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.310ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X15Y53.B4      net (fanout=3)        1.302   M_reg_d_q[1]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.310ns (6.735ns logic, 12.575ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.284ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X20Y49.A2      net (fanout=5)        1.170   decoder/temp_pos[4]
    SLICE_X20Y49.A       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11_1
    SLICE_X20Y49.B4      net (fanout=2)        0.442   decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.284ns (6.776ns logic, 12.508ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  5.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.273ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X20Y50.C3      net (fanout=45)       1.117   M_ctrl_state[0]
    SLICE_X20Y50.C       Tilo                  0.255   N60
                                                       decoder/Mmux__n00403_rs_cy<4>11_SW0
    SLICE_X19Y50.C6      net (fanout=5)        0.729   decoder/N10
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.273ns (6.777ns logic, 12.496ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  5.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.267ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X12Y53.A3      net (fanout=3)        1.249   M_reg_d_q[1]
    SLICE_X12Y53.A       Tilo                  0.254   ctrl/N38
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X15Y53.C1      net (fanout=1)        0.755   ctrl/N38
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X20Y49.A2      net (fanout=5)        1.170   decoder/temp_pos[4]
    SLICE_X20Y49.A       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11_1
    SLICE_X20Y49.B4      net (fanout=2)        0.442   decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.267ns (6.725ns logic, 12.542ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.249ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X15Y53.B4      net (fanout=3)        1.302   M_reg_d_q[1]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.249ns (6.711ns logic, 12.538ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.249ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X15Y53.B4      net (fanout=3)        1.302   M_reg_d_q[1]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X15Y53.C4      net (fanout=14)       0.354   n0023
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.249ns (6.740ns logic, 12.509ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  5.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.223ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X20Y49.A2      net (fanout=5)        1.170   decoder/temp_pos[4]
    SLICE_X20Y49.A       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11_1
    SLICE_X20Y49.B4      net (fanout=2)        0.442   decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.223ns (6.752ns logic, 12.471ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  5.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.227ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X15Y49.C3      net (fanout=5)        1.898   M_reg_d_q[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X15Y53.D1      net (fanout=9)        0.998   M_ctrl_direction[0]
    SLICE_X15Y53.D       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X17Y51.C1      net (fanout=4)        0.987   decoder/Mmux__n00403_rs_AS
    SLICE_X17Y51.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X17Y51.D4      net (fanout=14)       0.523   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.227ns (6.740ns logic, 12.487ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  5.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.212ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X20Y50.C3      net (fanout=45)       1.117   M_ctrl_state[0]
    SLICE_X20Y50.C       Tilo                  0.255   N60
                                                       decoder/Mmux__n00403_rs_cy<4>11_SW0
    SLICE_X19Y50.C6      net (fanout=5)        0.729   decoder/N10
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.212ns (6.753ns logic, 12.459ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  5.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.206ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X12Y53.A3      net (fanout=3)        1.249   M_reg_d_q[1]
    SLICE_X12Y53.A       Tilo                  0.254   ctrl/N38
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X15Y53.C1      net (fanout=1)        0.755   ctrl/N38
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X20Y49.A2      net (fanout=5)        1.170   decoder/temp_pos[4]
    SLICE_X20Y49.A       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11_1
    SLICE_X20Y49.B4      net (fanout=2)        0.442   decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.206ns (6.701ns logic, 12.505ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.202ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X15Y49.C3      net (fanout=5)        1.898   M_reg_d_q[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X21Y49.B5      net (fanout=9)        1.611   M_ctrl_direction[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.202ns (6.481ns logic, 12.721ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  5.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.188ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X15Y53.B4      net (fanout=3)        1.302   M_reg_d_q[1]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X15Y53.C4      net (fanout=14)       0.354   n0023
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.188ns (6.716ns logic, 12.472ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  5.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_r1_q_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.182ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.656 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_r1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X15Y53.B2      net (fanout=1)        1.478   M_reg_d_q[2]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X17Y50.B3      net (fanout=14)       1.024   n0023
    SLICE_X17Y50.B       Tilo                  0.259   decoder/M_decoder_curr_pos[1]
                                                       M_ctrl_state<0>1
    SLICE_X21Y49.B3      net (fanout=45)       1.109   M_ctrl_state[0]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M1       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y53.B2      net (fanout=1)        1.733   alu/n0022[1]
    SLICE_X14Y53.CLK     Tas                   0.349   M_r1_q[1]
                                                       alu/Mmux_alu167
                                                       M_r1_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.182ns (6.791ns logic, 12.391ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  5.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.651 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X15Y49.C3      net (fanout=5)        1.898   M_reg_d_q[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X15Y53.D1      net (fanout=9)        0.998   M_ctrl_direction[0]
    SLICE_X15Y53.D       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X17Y51.C1      net (fanout=4)        0.987   decoder/Mmux__n00403_rs_AS
    SLICE_X17Y51.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X17Y51.D4      net (fanout=14)       0.523   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y54.B2      net (fanout=5)        1.591   n0022[0]
    SLICE_X14Y54.B       Tilo                  0.235   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X16Y55.AX      net (fanout=1)        0.537   M_state_q_FSM_FFd1-In
    SLICE_X16Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (6.716ns logic, 12.450ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  5.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.172ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.659 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X15Y53.B4      net (fanout=3)        1.302   M_reg_d_q[1]
    SLICE_X15Y53.B       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       n0023<2>1
    SLICE_X15Y53.C4      net (fanout=14)       0.354   n0023
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X19Y50.C4      net (fanout=8)        0.992   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X19Y50.C       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X21Y50.A3      net (fanout=2)        1.176   decoder/N133
    SLICE_X21Y50.A       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y49.B1      net (fanout=4)        0.818   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y49.B       Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1773
    SLICE_X19Y52.A1      net (fanout=1)        1.213   decoder/Sh1773
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B3      net (fanout=5)        1.474   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X16Y52.AX      net (fanout=1)        0.691   M_state_q_FSM_FFd4-In
    SLICE_X16Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.172ns (6.735ns logic, 12.437ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  5.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_r1_q_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.165ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.656 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_r1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X12Y53.A3      net (fanout=3)        1.249   M_reg_d_q[1]
    SLICE_X12Y53.A       Tilo                  0.254   ctrl/N38
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X15Y53.C1      net (fanout=1)        0.755   ctrl/N38
    SLICE_X15Y53.C       Tilo                  0.259   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X21Y49.B1      net (fanout=15)       1.641   M_ctrl_sel_new_pos[1]
    SLICE_X21Y49.B       Tilo                  0.259   decoder/N127
                                                       decoder/Mmux__n00403_rs_lut<4>1
    SLICE_X17Y51.D1      net (fanout=8)        1.131   decoder/Mmux__n00403_rs_lut[4]
    SLICE_X17Y51.D       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X21Y50.C2      net (fanout=5)        1.626   decoder/temp_pos[4]
    SLICE_X21Y50.C       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X21Y50.D4      net (fanout=19)       0.523   GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X21Y50.D       Tilo                  0.259   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X19Y52.A3      net (fanout=1)        0.991   decoder/Sh17712
    SLICE_X19Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X21Y54.B6      net (fanout=18)       0.846   Sh17713
    SLICE_X21Y54.B       Tilo                  0.259   alu/Mmux_alu2431
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=8)        1.930   M_alu_a[5]
    DSP48_X0Y13.M1       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y53.B2      net (fanout=1)        1.733   alu/n0022[1]
    SLICE_X14Y53.CLK     Tas                   0.349   M_r1_q[1]
                                                       alu/Mmux_alu167
                                                       M_r1_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.165ns (6.740ns logic, 12.425ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 22.751ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_value_q[3]/CLK0
  Logical resource: M_display_value_q_3/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.696|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28776043 paths, 0 nets, and 1799 connections

Design statistics:
   Minimum period:  19.696ns{1}   (Maximum frequency:  50.772MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 10 20:32:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



