Flow report for uniciclo
Sun Nov  2 12:19:07 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Sun Nov  2 12:19:07 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; uniciclo                                        ;
; Top-level Entity Name           ; teste_ula                                       ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 101 / 32,070 ( < 1 % )                          ;
; Total registers                 ; 0                                               ;
; Total pins                      ; 102 / 457 ( 22 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                           ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/02/2025 12:12:42 ;
; Main task         ; Compilation         ;
; Revision Name     ; uniciclo            ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 105850248832351.176209636209647        ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)            ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; teste_ula   ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; teste_ula   ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; teste_ula   ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; teste_ula                              ; uniciclo      ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:05     ; 1.0                     ; 479 MB              ; 00:00:13                           ;
; Fitter               ; 00:00:19     ; 1.1                     ; 2182 MB             ; 00:01:02                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 525 MB              ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:03     ; 1.4                     ; 929 MB              ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 672 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 669 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 669 MB              ; 00:00:00                           ;
; Total                ; 00:00:30     ; --                      ; --                  ; 00:01:22                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------+
; Flow OS Summary                                                                 ;
+----------------------+------------------+---------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+----------------------+------------------+---------+------------+----------------+
; Analysis & Synthesis ; rafa-pc          ; Ubuntu  ; 25         ; x86_64         ;
; Fitter               ; rafa-pc          ; Ubuntu  ; 25         ; x86_64         ;
; Assembler            ; rafa-pc          ; Ubuntu  ; 25         ; x86_64         ;
; Timing Analyzer      ; rafa-pc          ; Ubuntu  ; 25         ; x86_64         ;
; EDA Netlist Writer   ; rafa-pc          ; Ubuntu  ; 25         ; x86_64         ;
; EDA Netlist Writer   ; rafa-pc          ; Ubuntu  ; 25         ; x86_64         ;
; EDA Netlist Writer   ; rafa-pc          ; Ubuntu  ; 25         ; x86_64         ;
+----------------------+------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo
quartus_fit --read_settings_files=off --write_settings_files=off uniciclo -c uniciclo
quartus_asm --read_settings_files=off --write_settings_files=off uniciclo -c uniciclo
quartus_sta uniciclo -c uniciclo
quartus_eda --read_settings_files=off --write_settings_files=off uniciclo -c uniciclo
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off uniciclo -c uniciclo --vector_source=/home/rafa/tudo/materias/oac/uni_sysv/waves/teste_ula.vwf --testbench_file=/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/teste_ula.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/ uniciclo -c uniciclo



