// Seed: 2221883786
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    output supply1 id_13,
    input wor id_14,
    output wire id_15
);
  assign id_6 = id_7;
  wire id_17;
  assign id_15 = id_7;
  logic [7:0] id_18;
  uwire id_19, id_20, id_21;
  assign id_6  = 1;
  assign id_21 = 1;
  supply0 id_22 = id_5 && 1;
  logic [1 'b0 : 1] id_23;
  ;
  assign id_9  = id_11;
  assign id_23 = -1;
  assign id_23 = id_18[""];
  tri0 id_24 = -1 & "" & id_24 & (1) + 1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri id_4
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_4,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_4
  );
  assign modCall_1.id_19 = 0;
endmodule
