module baud_rate_prescaler (
    input wire clk,              // Clock input
    input wire rst,              // Reset input
    input wire [7:0] baud_rate,  // Configurable baud rate
    output reg [7:0] tq          // Time Quantum output
);

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            tq <= 8'd0; // Reset TQ
        end else begin
            tq <= (baud_rate / 8); // Example division, adjust as needed for TQ calculation
        end
    end

endmodule

