Fitter report for signal_processing_template
Thu Oct 06 18:38:20 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Oct 06 18:38:19 2022       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; signal_processing_template                  ;
; Top-level Entity Name           ; signal_processing_template                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 7,190 / 41,910 ( 17 % )                     ;
; Total registers                 ; 9802                                        ;
; Total pins                      ; 157 / 314 ( 50 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,157,440 / 5,662,720 ( 38 % )              ;
; Total RAM Blocks                ; 274 / 553 ( 50 % )                          ;
; Total DSP Blocks                ; 11 / 112 ( 10 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                      ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                    ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                            ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|Clock_divider:clk_div|clock_out~CLKENA0                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                       ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                        ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[0]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[1]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[2]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[3]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[4]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[4]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[5]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[6]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[6]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[7]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[7]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[8]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[9]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[9]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[10]                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[10]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[11]                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[11]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[12]                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[12]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[13]                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[13]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[14]                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[14]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index[15]                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[15]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|Mult0~8                                                                                                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[1]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[2]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[3]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[4]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[5]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[6]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[7]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[8]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[9]                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[10]                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|Mult0~8                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[1]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[2]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[3]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[4]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[5]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[6]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[7]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[8]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[9]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[10]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[11]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[12]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[13]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[14]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[15]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|Mult0~8                                                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[1]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[2]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[3]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[4]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[5]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[6]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[7]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[8]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[9]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[10]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[11]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[12]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[13]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[14]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[15]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[2]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[3]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[6]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                             ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_2                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_2                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_2                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_3                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_3                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]~SCLR_LUT                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~SCLR_LUT                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]~SCLR_LUT                                                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]~SCLR_LUT                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]~SCLR_LUT                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]~SCLR_LUT                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]~SCLR_LUT                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]~SCLR_LUT                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]~SCLR_LUT                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~SCLR_LUT                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|Mult0~8                                                                                                                                                                                                                                                                                                          ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[1]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[2]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[3]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[4]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[5]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[6]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[7]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[8]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[9]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[10]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[6]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[11]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[11]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock|data_out[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock|data_out[11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock|data_out[11]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_enable:enable|data_out                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_enable:enable|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_full                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_full~DUPLICATE                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~DUPLICATE                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[6]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[6]~DUPLICATE                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|no_stop_write_d1                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|no_stop_write_d1~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~DUPLICATE                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[3]~DUPLICATE                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[1]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[1]~DUPLICATE                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[8]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[8]~DUPLICATE                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|no_stop_write_d1                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|no_stop_write_d1~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_full                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_full~DUPLICATE                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[7]~DUPLICATE                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~DUPLICATE                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[24]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:enable_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:enable_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parameters_s0_translator|read_latency_shift_reg[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parameters_s0_translator|read_latency_shift_reg[2]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[12]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[12]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|packet_in_progress                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|saved_grant[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src2[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_valid                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_valid~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_byteenable[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[4]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[19]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[21]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[22]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|address_reg_a[2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|data_out[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|counter[7]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|data_valid                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|data_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|counter[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[6]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[9]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[10]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[13]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[14]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[15]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[16]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[19]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[20]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[21]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[4]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[7]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[12]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[1]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|timer:timer_adc|clock_count[6]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|timer:timer_adc|clock_count[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                            ;
+---------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------+
; Name                                  ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                           ; Ignored Value ; Ignored Source                                     ;
+---------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------+
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Unforce Merging of PLL Output Counter ; signal_processing_template                  ;              ; *procesador_pll*|altera_pll:altera_pll_i*|*                                                          ; ON            ; procesador/synthesis/submodules/procesador_pll.qip ;
; PLL Compensation Mode                 ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                                     ;
+---------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22075 ) ; 0.00 % ( 0 / 22075 )       ; 0.00 % ( 0 / 22075 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22075 ) ; 0.00 % ( 0 / 22075 )       ; 0.00 % ( 0 / 22075 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                           ;
; procesador_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                          ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 21598 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; procesador_hps_0_hps_io_border:border ; 0.00 % ( 0 / 252 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 197 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 28 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/output_files/signal_processing_template.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7,190 / 41,910        ; 17 %  ;
; ALMs needed [=A-B+C]                                        ; 7,190                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8,801 / 41,910        ; 21 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,956                 ;       ;
;         [b] ALMs used for LUT logic                         ; 4,200                 ;       ;
;         [c] ALMs used for registers                         ; 1,645                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,661 / 41,910        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 50 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 49                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,179 / 4,191         ; 28 %  ;
;     -- Logic LABs                                           ; 1,179                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 11,665                ;       ;
;     -- 7 input functions                                    ; 323                   ;       ;
;     -- 6 input functions                                    ; 2,390                 ;       ;
;     -- 5 input functions                                    ; 2,003                 ;       ;
;     -- 4 input functions                                    ; 2,563                 ;       ;
;     -- <=3 input functions                                  ; 4,386                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,667                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 9,712                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,201 / 83,820        ; 11 %  ;
;         -- Secondary logic registers                        ; 511 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,298                 ;       ;
;         -- Routing optimization registers                   ; 414                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 157 / 314             ; 50 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 90                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 274 / 553             ; 50 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,157,440 / 5,662,720 ; 38 %  ;
; Total block memory implementation bits                      ; 2,805,760 / 5,662,720 ; 50 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 11 / 112              ; 10 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 10.7% / 10.6% / 11.2% ;       ;
; Peak interconnect usage (total/H/V)                         ; 41.1% / 39.3% / 49.0% ;       ;
; Maximum fan-out                                             ; 5316                  ;       ;
; Highest non-global fan-out                                  ; 2545                  ;       ;
; Total fan-out                                               ; 86638                 ;       ;
; Average fan-out                                             ; 3.62                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; procesador_hps_0_hps_io_border:border ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7121 / 41910 ( 17 % ) ; 0 / 41910 ( 0 % )                     ; 70 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 7121                  ; 0                                     ; 70                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8719 / 41910 ( 21 % ) ; 0 / 41910 ( 0 % )                     ; 83 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2932                  ; 0                                     ; 24                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 4160                  ; 0                                     ; 40                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1627                  ; 0                                     ; 19                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1648 / 41910 ( 4 % )  ; 0 / 41910 ( 0 % )                     ; 13 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 50 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 49                    ; 0                                     ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                     ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                   ; Low                  ; Low                            ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 1169 / 4191 ( 28 % )  ; 0 / 4191 ( 0 % )                      ; 14 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1169                  ; 0                                     ; 14                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                     ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 11553                 ; 0                                     ; 112                  ; 0                              ;
;     -- 7 input functions                                    ; 321                   ; 0                                     ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 2367                  ; 0                                     ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 1978                  ; 0                                     ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 2550                  ; 0                                     ; 13                   ; 0                              ;
;     -- <=3 input functions                                  ; 4337                  ; 0                                     ; 49                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1658                  ; 0                                     ; 9                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                     ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                                       ;                      ;                                ;
;         -- Primary logic registers                          ; 9116 / 83820 ( 11 % ) ; 0 / 83820 ( 0 % )                     ; 85 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 511 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )    ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                       ;                      ;                                ;
;         -- Design implementation registers                  ; 9213                  ; 0                                     ; 85                   ; 0                              ;
;         -- Routing optimization registers                   ; 414                   ; 0                                     ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 142                   ; 13                                    ; 0                    ; 2                              ;
; I/O registers                                               ; 46                    ; 44                                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 2157440               ; 0                                     ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 2805760               ; 0                                     ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 274 / 553 ( 49 % )    ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 11 / 112 ( 9 % )      ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                       ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 80 / 1325 ( 6 % )                     ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 34 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 10 / 425 ( 2 % )                      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                        ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 31 / 1300 ( 2 % )                     ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 10 / 400 ( 2 % )                      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 2 / 400 ( < 1 % )                     ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 4 / 36 ( 11 % )                       ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 11 / 175 ( 6 % )                      ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Connections                                                 ;                       ;                                       ;                      ;                                ;
;     -- Input Connections                                    ; 6751                  ; 11                                    ; 129                  ; 100                            ;
;     -- Registered Input Connections                         ; 5424                  ; 0                                     ; 93                   ; 0                              ;
;     -- Output Connections                                   ; 137                   ; 33                                    ; 206                  ; 6615                           ;
;     -- Registered Output Connections                        ; 6                     ; 0                                     ; 206                  ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                                       ;                      ;                                ;
;     -- Total Connections                                    ; 94362                 ; 1819                                  ; 922                  ; 6761                           ;
;     -- Registered Connections                               ; 37437                 ; 25                                    ; 705                  ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; External Connections                                        ;                       ;                                       ;                      ;                                ;
;     -- Top                                                  ; 60                    ; 24                                    ; 211                  ; 6593                           ;
;     -- procesador_hps_0_hps_io_border:border                ; 24                    ; 20                                    ; 0                    ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 211                   ; 0                                     ; 2                    ; 122                            ;
;     -- hard_block:auto_generated_inst                       ; 6593                  ; 0                                     ; 122                  ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                                       ;                      ;                                ;
;     -- Input Ports                                          ; 90                    ; 1                                     ; 62                   ; 105                            ;
;     -- Output Ports                                         ; 85                    ; 26                                    ; 79                   ; 153                            ;
;     -- Bidir Ports                                          ; 40                    ; 10                                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                     ; 40                   ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                     ; 52                   ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                     ; 59                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DA[0]    ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[10]   ; AF10  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[11]   ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[12]   ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[13]   ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[1]    ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[2]    ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[3]    ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[4]    ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[5]    ; AF5   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[6]    ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[7]    ; Y8    ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[8]    ; V13   ; 4A       ; 60           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DA[9]    ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[0]    ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[10]   ; AG18  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[11]   ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[12]   ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[13]   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[1]    ; AF6   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[2]    ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[3]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[4]    ; AF9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[5]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[6]    ; AB4   ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[7]    ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[8]    ; Y4    ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_DB[9]    ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_OTR_A    ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; ADC_OTR_B    ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; HPS_DDR3_RZQ ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 29                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; adc_dout     ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; clk          ; V11   ; 3B       ; 32           ; 0            ; 0            ; 5317                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLK_A         ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ADC_CLK_B         ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ADC_OEB_A         ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ADC_OEB_B         ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_CLK_A         ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_CLK_B         ; AH14  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[0]         ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[10]        ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[11]        ; AH11  ; 4A       ; 56           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[12]        ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[13]        ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[1]         ; AH7   ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[2]         ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[3]         ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[4]         ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[5]         ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[6]         ; AH22  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[7]         ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[8]         ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DA[9]         ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[0]         ; W12   ; 3B       ; 40           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[10]        ; AH3   ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[11]        ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[12]        ; AH9   ; 4A       ; 54           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[13]        ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[1]         ; AH8   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[2]         ; AH12  ; 4A       ; 58           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[3]         ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[4]         ; V12   ; 3B       ; 40           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[5]         ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[6]         ; AG23  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[7]         ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[8]         ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_DB[9]         ; AF11  ; 3B       ; 34           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_MODE          ; AG16  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_WRT_A         ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DAC_WRT_B         ; AG25  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]  ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; AD26  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LED[0]            ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]            ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]            ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]            ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OSC_SMA_ADC4      ; AF25  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; POWER_ON          ; D11   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SMA_DAC4          ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; adc_cs_n          ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_din           ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_sclk          ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_N[2] ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_N[3] ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_P[2] ; W11   ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_P[3] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[11]   ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[12]   ; AE19  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[13]   ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[14]   ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[15]   ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[16]   ; Y5    ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[17]   ; AE4   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[18]   ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[19]   ; AA23  ; 5A       ; 89           ; 9            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[21]   ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[22]   ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[23]   ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[24]   ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[25]   ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[26]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[27]   ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[28]   ; AE26  ; 5A       ; 89           ; 4            ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[29]   ; Y16   ; 5A       ; 89           ; 8            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[31]   ; AF8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[9]    ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 11 / 16 ( 69 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 30 / 32 ( 94 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 54 / 68 ( 79 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 13 / 16 ( 81 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 7 / 7 ( 100 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 1 / 44 ( 2 % )   ; 1.5V          ; --           ; 2.5V          ;
; 6A       ; 35 / 56 ( 63 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 5 / 6 ( 83 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; ADC_DB[12]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; HPS_DDR3_DQ[21]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; HPS_DDR3_DM[2]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; ADC_DB[2]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; HPS_DDR3_ADDR[14]               ; output ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; HPS_DDR3_DQ[19]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; ADC_DB[3]                       ; input  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; ADC_DB[6]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; HPS_DDR3_DQ[26]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; HPS_DDR3_DQ[9]                  ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; adc_din                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; HPS_DDR3_DQ[10]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; adc_dout                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; HPS_DDR3_DM[1]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; DAC_DA[3]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; ADC_OEB_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; ADC_DA[4]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; HPS_DDR3_DM[3]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HPS_DDR3_DQ[17]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; ADC_DA[13]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; DAC_WRT_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HPS_DDR3_ADDR[13]               ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; DAC_DA[9]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; DAC_DA[13]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; DAC_DA[2]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; ADC_DA[12]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; HPS_DDR3_DQ[12]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; HPS_DDR3_DQ[25]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; HPS_DDR3_DQS_N[3]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; ADC_DA[11]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; HPS_DDR3_DQ[27]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; HPS_DDR3_DQ[28]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; ADC_DB[11]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; ADC_DA[5]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; ADC_DB[1]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; ADC_DA[3]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HPS_DDR3_DQ[31]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; ADC_DB[4]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; ADC_DA[10]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; DAC_DB[9]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; DAC_DA[8]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ADC_DB[0]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; HPS_DDR3_DQ[15]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; ADC_DB[9]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; ADC_CLK_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; SMA_DAC4                        ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; OSC_SMA_ADC4                    ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; HPS_DDR3_DQ[22]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; DAC_DB[3]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; DAC_DA[12]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; DAC_DB[8]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; ADC_DA[2]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; DAC_DB[11]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; HPS_DDR3_DQ[23]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; DAC_MODE                        ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; ADC_DB[10]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; HPS_DDR3_DQ[8]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; ADC_DA[9]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; HPS_DDR3_DQ[13]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; DAC_DB[6]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; ADC_CLK_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; DAC_WRT_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; ADC_DB[13]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; ADC_DA[0]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; DAC_DA[5]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; DAC_DB[10]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; DAC_DB[13]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; DAC_DA[4]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; DAC_DA[0]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; DAC_DA[1]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; DAC_DB[1]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; DAC_DB[12]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; DAC_DA[11]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; DAC_DB[2]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; ADC_DB[7]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; DAC_CLK_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; ADC_OTR_B                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; ADC_DA[1]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; DAC_DA[6]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; ADC_OTR_A                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; DAC_CLK_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; HPS_DDR3_DQ[14]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; ADC_DB[5]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; HPS_DDR3_DQ[30]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; POWER_ON                        ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; HPS_DDR3_DQ[11]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; ADC_DA[6]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HPS_DDR3_DQ[18]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; DAC_DA[10]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; DAC_DB[5]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; adc_cs_n                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; DAC_DB[7]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; DAC_DA[7]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; adc_sclk                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; clk                             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; DAC_DB[4]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; ADC_DA[8]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; DAC_DB[0]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; ADC_DB[8]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HPS_DDR3_DQ[16]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; ADC_DA[7]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; ADC_OEB_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; HPS_DDR3_DQ[24]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; HPS_DDR3_DQS_N[2]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; HPS_DDR3_DQ[29]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; HPS_DDR3_DQ[20]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+-------------------+-------------------------------+
; Pin Name          ; Reason                        ;
+-------------------+-------------------------------+
; DAC_DA[0]         ; Incomplete set of assignments ;
; DAC_DA[1]         ; Incomplete set of assignments ;
; DAC_DA[2]         ; Incomplete set of assignments ;
; DAC_DA[3]         ; Incomplete set of assignments ;
; DAC_DA[4]         ; Incomplete set of assignments ;
; DAC_DA[5]         ; Incomplete set of assignments ;
; DAC_DA[6]         ; Incomplete set of assignments ;
; DAC_DA[7]         ; Incomplete set of assignments ;
; DAC_DA[8]         ; Incomplete set of assignments ;
; DAC_DA[9]         ; Incomplete set of assignments ;
; DAC_DA[10]        ; Incomplete set of assignments ;
; DAC_DA[11]        ; Incomplete set of assignments ;
; DAC_DA[12]        ; Incomplete set of assignments ;
; DAC_DA[13]        ; Incomplete set of assignments ;
; DAC_DB[0]         ; Incomplete set of assignments ;
; DAC_DB[1]         ; Incomplete set of assignments ;
; DAC_DB[2]         ; Incomplete set of assignments ;
; DAC_DB[3]         ; Incomplete set of assignments ;
; DAC_DB[4]         ; Incomplete set of assignments ;
; DAC_DB[5]         ; Incomplete set of assignments ;
; DAC_DB[6]         ; Incomplete set of assignments ;
; DAC_DB[7]         ; Incomplete set of assignments ;
; DAC_DB[8]         ; Incomplete set of assignments ;
; DAC_DB[9]         ; Incomplete set of assignments ;
; DAC_DB[10]        ; Incomplete set of assignments ;
; DAC_DB[11]        ; Incomplete set of assignments ;
; DAC_DB[12]        ; Incomplete set of assignments ;
; DAC_DB[13]        ; Incomplete set of assignments ;
; LED[0]            ; Incomplete set of assignments ;
; ADC_CLK_A         ; Incomplete set of assignments ;
; ADC_CLK_B         ; Incomplete set of assignments ;
; DAC_CLK_A         ; Incomplete set of assignments ;
; DAC_WRT_A         ; Incomplete set of assignments ;
; DAC_CLK_B         ; Incomplete set of assignments ;
; DAC_WRT_B         ; Incomplete set of assignments ;
; adc_cs_n          ; Incomplete set of assignments ;
; adc_sclk          ; Incomplete set of assignments ;
; adc_din           ; Incomplete set of assignments ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[10] ; Missing slew rate             ;
; HPS_DDR3_ADDR[11] ; Missing slew rate             ;
; HPS_DDR3_ADDR[12] ; Missing slew rate             ;
; HPS_DDR3_BA[0]    ; Missing slew rate             ;
; HPS_DDR3_BA[1]    ; Missing slew rate             ;
; HPS_DDR3_BA[2]    ; Missing slew rate             ;
; HPS_DDR3_CAS_N    ; Missing slew rate             ;
; HPS_DDR3_CKE      ; Missing slew rate             ;
; HPS_DDR3_CS_N     ; Missing slew rate             ;
; HPS_DDR3_ODT      ; Missing slew rate             ;
; HPS_DDR3_RAS_N    ; Missing slew rate             ;
; HPS_DDR3_RESET_N  ; Missing slew rate             ;
; HPS_DDR3_WE_N     ; Missing slew rate             ;
; SW[0]             ; Incomplete set of assignments ;
; SW[1]             ; Incomplete set of assignments ;
; SW[2]             ; Incomplete set of assignments ;
; SW[3]             ; Incomplete set of assignments ;
; KEY[1]            ; Incomplete set of assignments ;
; LED[1]            ; Incomplete set of assignments ;
; LED[2]            ; Incomplete set of assignments ;
; LED[3]            ; Incomplete set of assignments ;
; HPS_DDR3_ADDR[13] ; Incomplete set of assignments ;
; HPS_DDR3_ADDR[14] ; Incomplete set of assignments ;
; HPS_DDR3_DM[1]    ; Incomplete set of assignments ;
; HPS_DDR3_DM[2]    ; Incomplete set of assignments ;
; HPS_DDR3_DM[3]    ; Incomplete set of assignments ;
; ADC_DA[0]         ; Incomplete set of assignments ;
; ADC_DA[1]         ; Incomplete set of assignments ;
; ADC_DA[2]         ; Incomplete set of assignments ;
; ADC_DA[3]         ; Incomplete set of assignments ;
; ADC_DA[4]         ; Incomplete set of assignments ;
; ADC_DA[5]         ; Incomplete set of assignments ;
; ADC_DA[6]         ; Incomplete set of assignments ;
; ADC_DA[7]         ; Incomplete set of assignments ;
; ADC_DA[8]         ; Incomplete set of assignments ;
; ADC_DA[9]         ; Incomplete set of assignments ;
; ADC_DA[10]        ; Incomplete set of assignments ;
; ADC_DA[11]        ; Incomplete set of assignments ;
; ADC_DA[12]        ; Incomplete set of assignments ;
; ADC_DA[13]        ; Incomplete set of assignments ;
; ADC_OEB_A         ; Incomplete set of assignments ;
; ADC_OTR_A         ; Incomplete set of assignments ;
; ADC_DB[0]         ; Incomplete set of assignments ;
; ADC_DB[1]         ; Incomplete set of assignments ;
; ADC_DB[2]         ; Incomplete set of assignments ;
; ADC_DB[3]         ; Incomplete set of assignments ;
; ADC_DB[4]         ; Incomplete set of assignments ;
; ADC_DB[5]         ; Incomplete set of assignments ;
; ADC_DB[6]         ; Incomplete set of assignments ;
; ADC_DB[7]         ; Incomplete set of assignments ;
; ADC_DB[8]         ; Incomplete set of assignments ;
; ADC_DB[9]         ; Incomplete set of assignments ;
; ADC_DB[10]        ; Incomplete set of assignments ;
; ADC_DB[11]        ; Incomplete set of assignments ;
; ADC_DB[12]        ; Incomplete set of assignments ;
; ADC_DB[13]        ; Incomplete set of assignments ;
; ADC_OEB_B         ; Incomplete set of assignments ;
; ADC_OTR_B         ; Incomplete set of assignments ;
; DAC_MODE          ; Incomplete set of assignments ;
; OSC_SMA_ADC4      ; Incomplete set of assignments ;
; POWER_ON          ; Incomplete set of assignments ;
; SMA_DAC4          ; Incomplete set of assignments ;
; HPS_DDR3_DQ[8]    ; Incomplete set of assignments ;
; HPS_DDR3_DQ[9]    ; Incomplete set of assignments ;
; HPS_DDR3_DQ[10]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[11]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[12]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[13]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[14]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[15]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[16]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[17]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[18]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[19]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[20]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[21]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[22]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[23]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[24]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[25]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[26]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[27]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[28]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[29]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[30]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[31]   ; Incomplete set of assignments ;
; HPS_DDR3_DQS_N[1] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_N[2] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_N[3] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_P[1] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_P[2] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_P[3] ; Incomplete set of assignments ;
; clk               ; Incomplete set of assignments ;
; KEY[0]            ; Incomplete set of assignments ;
; adc_dout          ; Incomplete set of assignments ;
; DAC_DA[0]         ; Missing location assignment   ;
; DAC_DA[1]         ; Missing location assignment   ;
; DAC_DA[2]         ; Missing location assignment   ;
; DAC_DA[3]         ; Missing location assignment   ;
; DAC_DA[4]         ; Missing location assignment   ;
; DAC_DA[5]         ; Missing location assignment   ;
; DAC_DA[6]         ; Missing location assignment   ;
; DAC_DA[7]         ; Missing location assignment   ;
; DAC_DA[8]         ; Missing location assignment   ;
; DAC_DA[9]         ; Missing location assignment   ;
; DAC_DA[10]        ; Missing location assignment   ;
; DAC_DA[11]        ; Missing location assignment   ;
; DAC_DA[12]        ; Missing location assignment   ;
; DAC_DA[13]        ; Missing location assignment   ;
; DAC_DB[0]         ; Missing location assignment   ;
; DAC_DB[1]         ; Missing location assignment   ;
; DAC_DB[2]         ; Missing location assignment   ;
; DAC_DB[3]         ; Missing location assignment   ;
; DAC_DB[4]         ; Missing location assignment   ;
; DAC_DB[5]         ; Missing location assignment   ;
; DAC_DB[6]         ; Missing location assignment   ;
; DAC_DB[7]         ; Missing location assignment   ;
; DAC_DB[8]         ; Missing location assignment   ;
; DAC_DB[9]         ; Missing location assignment   ;
; DAC_DB[10]        ; Missing location assignment   ;
; DAC_DB[11]        ; Missing location assignment   ;
; DAC_DB[12]        ; Missing location assignment   ;
; DAC_DB[13]        ; Missing location assignment   ;
; ADC_CLK_A         ; Missing location assignment   ;
; ADC_CLK_B         ; Missing location assignment   ;
; DAC_CLK_A         ; Missing location assignment   ;
; DAC_WRT_A         ; Missing location assignment   ;
; DAC_CLK_B         ; Missing location assignment   ;
; DAC_WRT_B         ; Missing location assignment   ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[10] ; Missing location assignment   ;
; HPS_DDR3_ADDR[11] ; Missing location assignment   ;
; HPS_DDR3_ADDR[12] ; Missing location assignment   ;
; HPS_DDR3_BA[0]    ; Missing location assignment   ;
; HPS_DDR3_BA[1]    ; Missing location assignment   ;
; HPS_DDR3_BA[2]    ; Missing location assignment   ;
; HPS_DDR3_CAS_N    ; Missing location assignment   ;
; HPS_DDR3_CKE      ; Missing location assignment   ;
; HPS_DDR3_CK_N     ; Missing location assignment   ;
; HPS_DDR3_CK_P     ; Missing location assignment   ;
; HPS_DDR3_CS_N     ; Missing location assignment   ;
; HPS_DDR3_DM[0]    ; Missing location assignment   ;
; HPS_DDR3_ODT      ; Missing location assignment   ;
; HPS_DDR3_RAS_N    ; Missing location assignment   ;
; HPS_DDR3_RESET_N  ; Missing location assignment   ;
; HPS_DDR3_WE_N     ; Missing location assignment   ;
; HPS_DDR3_ADDR[13] ; Missing location assignment   ;
; HPS_DDR3_ADDR[14] ; Missing location assignment   ;
; HPS_DDR3_DM[1]    ; Missing location assignment   ;
; HPS_DDR3_DM[2]    ; Missing location assignment   ;
; HPS_DDR3_DM[3]    ; Missing location assignment   ;
; ADC_DA[0]         ; Missing location assignment   ;
; ADC_DA[1]         ; Missing location assignment   ;
; ADC_DA[2]         ; Missing location assignment   ;
; ADC_DA[3]         ; Missing location assignment   ;
; ADC_DA[4]         ; Missing location assignment   ;
; ADC_DA[5]         ; Missing location assignment   ;
; ADC_DA[6]         ; Missing location assignment   ;
; ADC_DA[7]         ; Missing location assignment   ;
; ADC_DA[8]         ; Missing location assignment   ;
; ADC_DA[9]         ; Missing location assignment   ;
; ADC_DA[10]        ; Missing location assignment   ;
; ADC_DA[11]        ; Missing location assignment   ;
; ADC_DA[12]        ; Missing location assignment   ;
; ADC_DA[13]        ; Missing location assignment   ;
; ADC_OEB_A         ; Missing location assignment   ;
; ADC_OTR_A         ; Missing location assignment   ;
; ADC_DB[0]         ; Missing location assignment   ;
; ADC_DB[1]         ; Missing location assignment   ;
; ADC_DB[2]         ; Missing location assignment   ;
; ADC_DB[3]         ; Missing location assignment   ;
; ADC_DB[4]         ; Missing location assignment   ;
; ADC_DB[5]         ; Missing location assignment   ;
; ADC_DB[6]         ; Missing location assignment   ;
; ADC_DB[7]         ; Missing location assignment   ;
; ADC_DB[8]         ; Missing location assignment   ;
; ADC_DB[9]         ; Missing location assignment   ;
; ADC_DB[10]        ; Missing location assignment   ;
; ADC_DB[11]        ; Missing location assignment   ;
; ADC_DB[12]        ; Missing location assignment   ;
; ADC_DB[13]        ; Missing location assignment   ;
; ADC_OEB_B         ; Missing location assignment   ;
; ADC_OTR_B         ; Missing location assignment   ;
; DAC_MODE          ; Missing location assignment   ;
; OSC_SMA_ADC4      ; Missing location assignment   ;
; POWER_ON          ; Missing location assignment   ;
; SMA_DAC4          ; Missing location assignment   ;
; HPS_DDR3_DQ[0]    ; Missing location assignment   ;
; HPS_DDR3_DQ[1]    ; Missing location assignment   ;
; HPS_DDR3_DQ[2]    ; Missing location assignment   ;
; HPS_DDR3_DQ[3]    ; Missing location assignment   ;
; HPS_DDR3_DQ[4]    ; Missing location assignment   ;
; HPS_DDR3_DQ[5]    ; Missing location assignment   ;
; HPS_DDR3_DQ[6]    ; Missing location assignment   ;
; HPS_DDR3_DQ[7]    ; Missing location assignment   ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment   ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment   ;
; HPS_DDR3_DQ[8]    ; Missing location assignment   ;
; HPS_DDR3_DQ[9]    ; Missing location assignment   ;
; HPS_DDR3_DQ[10]   ; Missing location assignment   ;
; HPS_DDR3_DQ[11]   ; Missing location assignment   ;
; HPS_DDR3_DQ[12]   ; Missing location assignment   ;
; HPS_DDR3_DQ[13]   ; Missing location assignment   ;
; HPS_DDR3_DQ[14]   ; Missing location assignment   ;
; HPS_DDR3_DQ[15]   ; Missing location assignment   ;
; HPS_DDR3_DQ[16]   ; Missing location assignment   ;
; HPS_DDR3_DQ[17]   ; Missing location assignment   ;
; HPS_DDR3_DQ[18]   ; Missing location assignment   ;
; HPS_DDR3_DQ[19]   ; Missing location assignment   ;
; HPS_DDR3_DQ[20]   ; Missing location assignment   ;
; HPS_DDR3_DQ[21]   ; Missing location assignment   ;
; HPS_DDR3_DQ[22]   ; Missing location assignment   ;
; HPS_DDR3_DQ[23]   ; Missing location assignment   ;
; HPS_DDR3_DQ[24]   ; Missing location assignment   ;
; HPS_DDR3_DQ[25]   ; Missing location assignment   ;
; HPS_DDR3_DQ[26]   ; Missing location assignment   ;
; HPS_DDR3_DQ[27]   ; Missing location assignment   ;
; HPS_DDR3_DQ[28]   ; Missing location assignment   ;
; HPS_DDR3_DQ[29]   ; Missing location assignment   ;
; HPS_DDR3_DQ[30]   ; Missing location assignment   ;
; HPS_DDR3_DQ[31]   ; Missing location assignment   ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment   ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment   ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment   ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment   ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment   ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment   ;
; HPS_DDR3_RZQ      ; Missing location assignment   ;
+-------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                ;                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                           ;
;     -- PLL Type                                                                                                                                ; Integer PLL               ;
;     -- PLL Location                                                                                                                            ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                 ; none                      ;
;     -- PLL Bandwidth                                                                                                                           ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                 ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                                               ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                              ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                       ; 325.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                      ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                       ; 46.153847 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                       ; 123.076923 MHz            ;
;     -- PLL Enable                                                                                                                              ; On                        ;
;     -- PLL Fractional Division                                                                                                                 ; N/A                       ;
;     -- M Counter                                                                                                                               ; 13                        ;
;     -- N Counter                                                                                                                               ; 2                         ;
;     -- PLL Refclk Select                                                                                                                       ;                           ;
;             -- PLL Refclk Select Location                                                                                                      ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                              ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                              ; clk_0                     ;
;             -- ADJPLLIN source                                                                                                                 ; N/A                       ;
;             -- CORECLKIN source                                                                                                                ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                              ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                               ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                 ; clk~input                 ;
;             -- CLKIN(1) source                                                                                                                 ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                 ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                 ; N/A                       ;
;     -- PLL Output Counter                                                                                                                      ;                           ;
;         -- control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                          ; 65.0 MHz                  ;
;             -- Output Clock Location                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                          ; On                        ;
;             -- Duty Cycle                                                                                                                      ; 50.0000                   ;
;             -- Phase Shift                                                                                                                     ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                       ; 5                         ;
;             -- C Counter PH Mux PRST                                                                                                           ; 0                         ;
;             -- C Counter PRST                                                                                                                  ; 1                         ;
;                                                                                                                                                ;                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |signal_processing_template                                                                                                             ; 7190.0 (28.3)        ; 8800.0 (28.5)                    ; 1660.0 (0.2)                                      ; 50.0 (0.0)                       ; 0.0 (0.0)            ; 11665 (49)          ; 9712 (32)                 ; 90 (90)       ; 2157440           ; 274   ; 11         ; 157  ; 0            ; |signal_processing_template                                                                                                                                                                                                                                                                                                                                                                                                                                               ; signal_processing_template                         ; work         ;
;    |control:nios|                                                                                                                       ; 5021.7 (0.0)         ; 6289.2 (0.0)                     ; 1310.8 (0.0)                                      ; 43.4 (0.0)                       ; 0.0 (0.0)            ; 8483 (0)            ; 7904 (0)                  ; 0 (0)         ; 1604480           ; 207   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios                                                                                                                                                                                                                                                                                                                                                                                                                                  ; control                                            ; work         ;
;       |Clock_divider:clk_div|                                                                                                           ; 37.3 (37.3)          ; 41.7 (41.7)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|Clock_divider:clk_div                                                                                                                                                                                                                                                                                                                                                                                                            ; Clock_divider                                      ; work         ;
;       |procesador:nios2|                                                                                                                ; 4984.4 (0.0)         ; 6247.5 (0.0)                     ; 1306.5 (0.0)                                      ; 43.4 (0.0)                       ; 0.0 (0.0)            ; 8415 (0)            ; 7870 (0)                  ; 0 (0)         ; 1604480           ; 207   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2                                                                                                                                                                                                                                                                                                                                                                                                                 ; procesador                                         ; procesador   ;
;          |altera_pll_reconfig_top:pll_reconfigurar|                                                                                     ; 1037.3 (0.0)         ; 1148.3 (0.0)                     ; 117.5 (0.0)                                       ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 1609 (0)            ; 727 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar                                                                                                                                                                                                                                                                                                                                                                        ; altera_pll_reconfig_top                            ; procesador   ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                       ; 1037.3 (922.0)       ; 1148.3 (1026.4)                  ; 117.5 (109.5)                                     ; 6.5 (5.1)                        ; 0.0 (0.0)            ; 1609 (1401)         ; 727 (650)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                                                                                                    ; altera_pll_reconfig_core                           ; procesador   ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                                                                                                               ; altera_std_synchronizer                            ; procesador   ;
;                |dprio_mux:dprio_mux_inst|                                                                                               ; 61.5 (61.5)          ; 62.8 (62.8)                      ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 105 (105)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                                                                                                           ; dprio_mux                                          ; procesador   ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                                                                   ; 35.0 (31.7)          ; 37.8 (33.8)                      ; 3.9 (3.3)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 70 (65)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                                                                                               ; dyn_phase_shift                                    ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                                                                   ; 6.0 (6.0)            ; 7.8 (7.8)                        ; 1.9 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                                                                                               ; fpll_dprio_init                                    ; procesador   ;
;                |generic_lcell_comb:lcell_dprio_read|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                                                                                                ; generic_lcell_comb                                 ; procesador   ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                                                                                                  ; generic_lcell_comb                                 ; procesador   ;
;                |self_reset:self_reset_inst|                                                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                                                                                                         ; self_reset                                         ; procesador   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3.0 (2.5)            ; 8.0 (4.8)                        ; 5.0 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 3.5 (3.0)            ; 8.3 (5.3)                        ; 4.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                          ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_003|                                                                                   ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_004|                                                                                   ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |procesador_divisor_clock:divisor_clock|                                                                                       ; 13.2 (13.2)          ; 23.8 (23.8)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock                                                                                                                                                                                                                                                                                                                                                                          ; procesador_divisor_clock                           ; procesador   ;
;          |procesador_enable:enable|                                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_enable:enable                                                                                                                                                                                                                                                                                                                                                                                        ; procesador_enable                                  ; procesador   ;
;          |procesador_fifo0_32_bit:fifo0_32_bit|                                                                                         ; 23.0 (0.3)           ; 24.2 (1.2)                       ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 39 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit                                                                                                                                                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.7 (0.0)           ; 23.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                      ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.7 (0.0)           ; 23.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.7 (0.0)           ; 23.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                        ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.7 (0.0)           ; 23.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                             ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.7 (0.8)           ; 23.0 (0.8)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                        ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.8 (5.3)           ; 11.3 (5.8)                       ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 16 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                                ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                           ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                                ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                                  ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                        ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo0_64_bit_down|                                                                                    ; 23.2 (0.8)           ; 24.5 (1.0)                       ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 41 (2)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down                                                                                                                                                                                                                                                                                                                                                                       ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.3 (0.0)           ; 23.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 39 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.3 (0.0)           ; 23.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 39 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.3 (0.0)           ; 23.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 39 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                   ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.3 (0.0)           ; 23.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 39 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                        ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.3 (0.8)           ; 23.5 (1.0)                       ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 39 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                   ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.5 (6.0)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 15 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                           ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                      ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                           ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                             ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                   ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo0_64_bit_up|                                                                                      ; 23.5 (0.5)           ; 23.5 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 38 (2)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up                                                                                                                                                                                                                                                                                                                                                                         ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                   ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                              ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                          ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.5 (1.0)           ; 23.0 (1.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                     ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.0 (5.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 14 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                             ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                        ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                             ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                               ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                     ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo1_32_bit|                                                                                         ; 23.5 (0.8)           ; 25.5 (0.8)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (2)              ; 36 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit                                                                                                                                                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.5 (1.0)           ; 24.8 (1.3)                       ; 2.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (2)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                      ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 21.5 (0.0)           ; 23.4 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 21.5 (0.0)           ; 23.4 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                        ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 21.5 (0.0)           ; 23.4 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                             ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 21.5 (0.3)           ; 23.4 (0.5)                       ; 1.9 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (1)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                        ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.2 (4.7)           ; 11.9 (6.4)                       ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 13 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                                ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                           ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                                ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                                  ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                        ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo1_64_bit_down|                                                                                    ; 23.3 (1.0)           ; 24.0 (1.2)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 37 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down                                                                                                                                                                                                                                                                                                                                                                       ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.3 (0.0)           ; 22.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.3 (0.0)           ; 22.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.3 (0.0)           ; 22.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                   ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.3 (0.0)           ; 22.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                        ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.3 (0.8)           ; 22.8 (0.8)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                   ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.0 (5.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 14 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                           ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                      ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                           ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                             ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                   ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo1_64_bit_up|                                                                                      ; 23.7 (1.0)           ; 24.0 (1.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 37 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up                                                                                                                                                                                                                                                                                                                                                                         ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                   ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                              ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.5 (0.0)           ; 23.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                          ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.5 (1.0)           ; 23.0 (1.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                     ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.0 (5.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 14 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                             ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                        ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                             ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                               ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                     ; cntr_vhb                                           ; work         ;
;          |procesador_finalizacion:finalizacion|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_finalizacion:finalizacion                                                                                                                                                                                                                                                                                                                                                                            ; procesador_finalizacion                            ; procesador   ;
;          |procesador_hps_0:hps_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                          ; procesador_hps_0                                   ; procesador   ;
;             |procesador_hps_0_fpga_interfaces:fpga_interfaces|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                         ; procesador_hps_0_fpga_interfaces                   ; procesador   ;
;             |procesador_hps_0_hps_io:hps_io|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                           ; procesador_hps_0_hps_io                            ; procesador   ;
;                |procesador_hps_0_hps_io_border:border|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                     ; procesador_hps_0_hps_io_border                     ; procesador   ;
;                   |hps_sdram:hps_sdram_inst|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                            ; hps_sdram                                          ; procesador   ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                         ; procesador   ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                       ; altera_mem_if_hard_memory_controller_top_cyclonev  ; procesador   ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                         ; procesador   ;
;                      |hps_sdram_p0:p0|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                            ; hps_sdram_p0                                       ; procesador   ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                       ; hps_sdram_p0_acv_hard_memphy                       ; procesador   ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                ; hps_sdram_p0_acv_hard_io_pads                      ; procesador   ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                             ; hps_sdram_p0_acv_hard_addr_cmd_pads                ; procesador   ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                        ; altddio_out                                        ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                            ; ddio_out_uqe                                       ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                               ; hps_sdram_p0_clock_pair_generator                  ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                      ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                         ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                          ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                      ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                              ; procesador   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev        ; procesador   ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                       ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                      |hps_sdram_pll:pll|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                          ; hps_sdram_pll                                      ; procesador   ;
;          |procesador_jtag_uart_0:jtag_uart_0|                                                                                           ; 59.2 (14.1)          ; 73.1 (15.6)                      ; 13.8 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (31)            ; 114 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; procesador_jtag_uart_0                             ; procesador   ;
;             |alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|                                                                ; 20.7 (20.7)          ; 32.3 (32.3)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;             |procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|                                                       ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; procesador_jtag_uart_0_scfifo_r                    ; procesador   ;
;                |scfifo:rfifo|                                                                                                           ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 6.1 (3.1)            ; 6.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 14 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;             |procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|                                                       ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; procesador_jtag_uart_0_scfifo_w                    ; procesador   ;
;                |scfifo:wfifo|                                                                                                           ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 6.3 (3.2)            ; 7.0 (4.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;          |procesador_mm_interconnect_0:mm_interconnect_0|                                                                               ; 3134.4 (0.0)         ; 4156.7 (0.0)                     ; 1041.2 (0.0)                                      ; 18.8 (0.0)                       ; 0.0 (0.0)            ; 5440 (0)            ; 5884 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; procesador_mm_interconnect_0                       ; procesador   ;
;             |altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|                                                                   ; 27.3 (27.3)          ; 28.7 (28.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|                                                                     ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|                                                                          ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|                                                                            ; 22.3 (22.3)          ; 24.3 (24.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|                                                                   ; 27.7 (27.7)          ; 43.2 (43.2)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|                                                                     ; 18.8 (18.8)          ; 25.2 (25.2)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|                                                              ; 26.5 (26.5)          ; 43.1 (43.1)                      ; 16.6 (16.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|                                                                ; 20.1 (20.1)          ; 24.8 (24.8)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|                                                                ; 26.3 (26.3)          ; 43.3 (43.3)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|                                                                  ; 19.0 (19.0)          ; 25.8 (25.8)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo|                                                                   ; 25.7 (25.7)          ; 38.9 (38.9)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|                                                                     ; 18.2 (18.2)          ; 27.5 (27.5)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|                                                              ; 26.8 (26.8)          ; 43.1 (43.1)                      ; 16.2 (16.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|                                                                ; 18.8 (18.8)          ; 24.3 (24.3)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo|                                                                ; 26.7 (26.7)          ; 42.0 (42.0)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|                                                                  ; 19.3 (19.3)          ; 25.2 (25.2)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|                                                                      ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                                      ; 19.3 (19.3)          ; 19.7 (19.7)                      ; 0.6 (0.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 26 (26)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 2.1 (2.1)            ; 2.7 (2.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|                                                       ; 25.1 (25.1)          ; 28.2 (28.2)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                         ; 6.7 (6.7)            ; 7.8 (7.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|                                                                      ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|                                                                        ; 42.1 (42.1)          ; 50.7 (50.7)                      ; 9.0 (9.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|                                                 ; 15.6 (15.6)          ; 16.1 (16.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|                                                   ; 23.2 (23.2)          ; 26.2 (26.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|                                                                  ; 24.8 (24.8)          ; 25.7 (25.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|                                                                    ; 5.3 (5.3)            ; 6.8 (6.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo|                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|                                                                             ; 19.0 (19.0)          ; 23.9 (23.9)                      ; 5.1 (5.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|                                                                  ; 26.2 (26.2)          ; 28.3 (28.3)                      ; 2.3 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|                                                                    ; 20.4 (20.4)          ; 20.7 (20.7)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|                                                             ; 28.2 (28.2)          ; 29.3 (29.3)                      ; 1.6 (1.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|                                                               ; 20.5 (20.5)          ; 20.1 (20.1)                      ; 0.1 (0.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|                                                               ; 28.6 (28.6)          ; 29.9 (29.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|                                                                 ; 20.8 (20.8)          ; 21.9 (21.9)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|                                                                  ; 10.9 (10.9)          ; 10.9 (10.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|                                                                    ; 22.4 (22.4)          ; 23.8 (23.8)                      ; 2.3 (2.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo|                                                             ; 27.9 (27.9)          ; 28.4 (28.4)                      ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|                                                               ; 19.6 (19.6)          ; 20.1 (20.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|                                                               ; 27.5 (27.5)          ; 29.1 (29.1)                      ; 2.0 (2.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|                                                                 ; 20.8 (20.8)          ; 21.2 (21.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser|                                                                          ; 3.7 (0.0)            ; 18.3 (0.0)                       ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3.7 (3.4)            ; 18.3 (16.9)                      ; 14.6 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                      ; 5.1 (0.0)            ; 18.0 (0.0)                       ; 12.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.1 (4.2)            ; 18.0 (16.8)                      ; 12.9 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                      ; 4.4 (0.0)            ; 19.3 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.4 (3.8)            ; 19.3 (18.0)                      ; 14.8 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                      ; 4.3 (0.0)            ; 18.2 (0.0)                       ; 13.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.3 (3.5)            ; 18.2 (16.8)                      ; 13.9 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                      ; 1.8 (0.0)            ; 17.5 (0.0)                       ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.8 (1.0)            ; 17.5 (16.0)                      ; 15.7 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                      ; 5.0 (0.0)            ; 18.1 (0.0)                       ; 13.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.0 (4.3)            ; 18.1 (17.0)                      ; 13.1 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                      ; 4.5 (0.0)            ; 20.9 (0.0)                       ; 16.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.5 (3.8)            ; 20.9 (19.7)                      ; 16.4 (15.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 42 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                      ; 2.2 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.2 (1.3)            ; 2.1 (1.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                      ; 1.9 (0.0)            ; 2.6 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.9 (0.7)            ; 2.6 (1.3)                        ; 0.8 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                      ; 1.3 (0.0)            ; 2.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.3 (0.7)            ; 2.3 (1.5)                        ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                      ; 2.1 (0.0)            ; 2.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.1 (1.4)            ; 2.3 (1.5)                        ; 0.4 (0.2)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                      ; 2.0 (0.0)            ; 2.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.0 (1.1)            ; 2.1 (1.1)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                      ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.1 (1.3)            ; 2.1 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                      ; 7.8 (0.0)            ; 33.2 (0.0)                       ; 25.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.8 (7.3)            ; 33.2 (32.0)                      ; 25.4 (24.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                      ; 4.9 (0.0)            ; 35.5 (0.0)                       ; 30.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.9 (4.4)            ; 35.5 (34.2)                      ; 30.6 (29.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                      ; 6.1 (0.0)            ; 34.6 (0.0)                       ; 28.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6.1 (5.6)            ; 34.6 (33.5)                      ; 28.5 (27.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                      ; 7.4 (0.0)            ; 32.6 (0.0)                       ; 25.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.4 (6.4)            ; 32.6 (31.2)                      ; 25.2 (24.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                      ; 6.0 (0.0)            ; 36.5 (0.0)                       ; 30.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6.0 (4.7)            ; 36.5 (34.5)                      ; 30.5 (29.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                      ; 8.0 (0.0)            ; 35.9 (0.0)                       ; 27.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 8.0 (6.7)            ; 35.9 (34.5)                      ; 27.9 (27.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                      ; 4.8 (0.0)            ; 34.3 (0.0)                       ; 29.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.8 (4.6)            ; 34.3 (32.9)                      ; 29.5 (28.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                      ; 7.0 (0.0)            ; 37.5 (0.0)                       ; 30.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.0 (6.3)            ; 37.5 (36.1)                      ; 30.5 (29.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 77 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                      ; 8.6 (0.0)            ; 25.9 (0.0)                       ; 17.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 8.6 (7.5)            ; 25.9 (24.8)                      ; 17.3 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_022|                                                                      ; 2.7 (0.0)            ; 17.0 (0.0)                       ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.7 (1.7)            ; 17.0 (15.6)                      ; 14.2 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_023|                                                                      ; -2.7 (0.0)           ; 45.7 (0.0)                       ; 48.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; -2.7 (-2.8)          ; 45.7 (44.6)                      ; 48.4 (47.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_024|                                                                      ; 20.0 (0.0)           ; 21.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 20.0 (19.4)          ; 21.8 (20.7)                      ; 1.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_025|                                                                      ; 7.5 (0.0)            ; 16.5 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.5 (6.3)            ; 16.5 (15.0)                      ; 9.0 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_026|                                                                      ; 14.8 (0.0)           ; 40.2 (0.0)                       ; 25.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 14.8 (14.2)          ; 40.2 (39.0)                      ; 25.4 (24.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_027|                                                                      ; 6.0 (0.0)            ; 27.0 (0.0)                       ; 20.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6.0 (5.3)            ; 27.0 (25.9)                      ; 20.9 (20.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.0 (0.0)            ; 0.4 (0.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_028|                                                                      ; 2.3 (0.0)            ; 16.8 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.3 (1.2)            ; 16.8 (15.2)                      ; 14.5 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_029|                                                                      ; -0.3 (0.0)           ; 43.4 (0.0)                       ; 43.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; -0.3 (-0.6)          ; 43.4 (42.1)                      ; 43.7 (42.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_030|                                                                      ; 21.3 (0.0)           ; 25.0 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 21.3 (20.3)          ; 25.0 (23.7)                      ; 3.7 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_031|                                                                      ; 7.5 (0.0)            ; 15.7 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.5 (6.4)            ; 15.7 (14.1)                      ; 8.2 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_032|                                                                      ; 14.5 (0.0)           ; 42.6 (0.0)                       ; 28.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 14.5 (13.8)          ; 42.6 (41.1)                      ; 28.1 (27.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_033|                                                                      ; 8.6 (0.0)            ; 23.8 (0.0)                       ; 15.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 8.6 (7.5)            ; 23.8 (22.8)                      ; 15.2 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_034|                                                                      ; 2.1 (0.0)            ; 17.2 (0.0)                       ; 15.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.1 (1.3)            ; 17.2 (15.5)                      ; 15.1 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_035|                                                                      ; -2.3 (0.0)           ; 43.7 (0.0)                       ; 45.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; -2.3 (-3.0)          ; 43.7 (42.4)                      ; 45.9 (45.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_036|                                                                      ; 19.9 (0.0)           ; 22.2 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 19.9 (18.9)          ; 22.2 (20.9)                      ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_037|                                                                      ; 7.4 (0.0)            ; 15.9 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.4 (6.9)            ; 15.9 (14.7)                      ; 8.5 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_038|                                                                      ; 15.7 (0.0)           ; 39.3 (0.0)                       ; 23.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 15.7 (14.8)          ; 39.3 (38.1)                      ; 23.6 (23.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_039|                                                                      ; 3.6 (0.0)            ; 5.4 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3.6 (2.9)            ; 5.4 (3.9)                        ; 1.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_040|                                                                      ; 5.8 (0.0)            ; 15.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.8 (4.8)            ; 15.5 (13.7)                      ; 9.7 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_041|                                                                      ; 6.4 (0.0)            ; 15.8 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6.4 (5.7)            ; 15.8 (14.3)                      ; 9.4 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                 ; 58.4 (31.9)          ; 63.0 (36.2)                      ; 4.7 (4.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 122 (70)            ; 27 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_axi_master_ni                        ; procesador   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 26.5 (26.5)          ; 26.8 (26.8)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 52 (52)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                  ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:enable_s1_burst_adapter|                                                                       ; 53.7 (0.0)           ; 55.1 (0.0)                       ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 53.7 (53.5)          ; 55.1 (54.9)                      ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 73 (72)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                        ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|                                                                ; 41.1 (0.0)           ; 45.0 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 41.1 (40.8)          ; 45.0 (44.7)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|                                                           ; 39.7 (0.0)           ; 44.1 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 39.7 (39.4)          ; 44.1 (43.8)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                            ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|                                                             ; 40.3 (0.0)           ; 40.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 40.3 (40.0)          ; 40.5 (40.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                              ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|                                                                ; 39.3 (0.0)           ; 44.0 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 39.3 (39.1)          ; 44.0 (43.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|                                                           ; 41.5 (0.0)           ; 43.2 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 41.5 (41.2)          ; 43.2 (43.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                            ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|                                                             ; 40.3 (0.0)           ; 42.9 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 40.3 (40.1)          ; 42.9 (42.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                              ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:parameters_s0_burst_adapter|                                                                   ; 84.4 (0.0)           ; 87.3 (0.0)                       ; 4.0 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 84.4 (83.9)          ; 87.3 (86.8)                      ; 4.0 (4.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 112 (111)           ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|                                              ; 93.4 (0.0)           ; 102.9 (0.0)                      ; 10.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 93.4 (93.1)          ; 102.9 (102.7)                    ; 10.5 (10.6)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 114 (113)           ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                               ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:reset_s1_burst_adapter|                                                                        ; 43.9 (0.0)           ; 45.1 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 43.9 (43.6)          ; 45.1 (44.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (67)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                         ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|                                                               ; 47.9 (0.0)           ; 49.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 47.9 (47.7)          ; 49.2 (48.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|                                                          ; 48.4 (0.0)           ; 50.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 48.4 (48.2)          ; 50.3 (50.1)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|                                                            ; 48.6 (0.0)           ; 49.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 48.6 (48.3)          ; 49.2 (49.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                             ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|                                                               ; 47.2 (0.0)           ; 51.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 47.2 (46.9)          ; 51.0 (50.7)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|                                                          ; 47.3 (0.0)           ; 48.1 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 47.3 (47.1)          ; 48.1 (47.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (61)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|                                                            ; 48.2 (0.0)           ; 49.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 48.2 (48.0)          ; 49.7 (49.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                             ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                 ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; procesador   ;
;             |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                       ; 5.0 (5.0)            ; 5.7 (5.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; procesador   ;
;             |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; procesador   ;
;             |altera_merlin_slave_agent:divisor_clock_s1_agent|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; procesador   ;
;             |altera_merlin_slave_agent:enable_s1_agent|                                                                                 ; 15.2 (4.3)           ; 16.0 (4.7)                       ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.9 (10.9)          ; 11.3 (11.3)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo0_32_bit_out_agent|                                                                          ; 13.8 (3.3)           ; 13.8 (3.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|                                                                     ; 12.7 (2.5)           ; 13.3 (2.8)                       ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|                                                                       ; 13.7 (3.3)           ; 13.6 (3.5)                       ; 0.0 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.2 (10.2)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo1_32_bit_out_agent|                                                                          ; 13.8 (3.2)           ; 14.4 (3.2)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.7 (10.7)          ; 11.2 (11.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|                                                                     ; 12.8 (2.7)           ; 14.1 (3.7)                       ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.2 (10.2)          ; 10.4 (10.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|                                                                       ; 12.9 (2.8)           ; 13.1 (2.8)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.1 (10.1)          ; 10.2 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:finalizacion_s1_agent|                                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:finalizacion_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; procesador   ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                             ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                          ; procesador   ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; procesador   ;
;             |altera_merlin_slave_agent:parameters_s0_agent|                                                                             ; 15.4 (3.8)           ; 16.2 (4.7)                       ; 0.8 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 27 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|                                                        ; 15.0 (3.8)           ; 15.2 (4.5)                       ; 0.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:program_memory_s1_agent|                                                                         ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; procesador   ;
;             |altera_merlin_slave_agent:reset_s1_agent|                                                                                  ; 15.5 (5.2)           ; 16.2 (5.8)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.4 (10.4)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result0_32_bit_s1_agent|                                                                         ; 14.3 (4.3)           ; 14.3 (4.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result0_64_bit_down_s1_agent|                                                                    ; 15.2 (5.1)           ; 16.8 (5.8)                       ; 1.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.1 (10.1)          ; 11.0 (11.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result0_64_bit_up_s1_agent|                                                                      ; 15.4 (4.4)           ; 17.5 (5.8)                       ; 2.1 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 11.0 (11.0)          ; 11.7 (11.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result1_32_bit_s1_agent|                                                                         ; 15.0 (4.9)           ; 15.9 (5.3)                       ; 0.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (8)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.1 (10.1)          ; 10.7 (10.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result1_64_bit_down_s1_agent|                                                                    ; 14.4 (4.6)           ; 14.4 (4.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result1_64_bit_up_s1_agent|                                                                      ; 14.3 (4.3)           ; 15.5 (5.4)                       ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_translator:divisor_clock_s1_translator|                                                                ; 10.7 (10.7)          ; 11.6 (11.6)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:enable_s1_translator|                                                                       ; 2.9 (2.9)            ; 3.5 (3.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:enable_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo0_32_bit_out_translator|                                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo0_32_bit_out_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo0_64_bit_down_out_translator|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo0_64_bit_down_out_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo0_64_bit_up_out_translator|                                                             ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo0_64_bit_up_out_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo1_32_bit_out_translator|                                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_32_bit_out_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo1_64_bit_down_out_translator|                                                           ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_64_bit_down_out_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo1_64_bit_up_out_translator|                                                             ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_64_bit_up_out_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:finalizacion_s1_translator|                                                                 ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:finalizacion_s1_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 7.1 (7.1)            ; 8.0 (8.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                    ; 9.2 (9.2)            ; 11.5 (11.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:parameters_s0_translator|                                                                   ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parameters_s0_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator|                                              ; 3.2 (3.2)            ; 6.2 (6.2)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:program_memory_s1_translator|                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:program_memory_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:reset_s1_translator|                                                                        ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result0_32_bit_s1_translator|                                                               ; 10.9 (10.9)          ; 12.7 (12.7)                      ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_32_bit_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result0_64_bit_down_s1_translator|                                                          ; 6.8 (6.8)            ; 12.5 (12.5)                      ; 5.8 (5.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_64_bit_down_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result0_64_bit_up_s1_translator|                                                            ; 7.2 (7.2)            ; 13.4 (13.4)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_64_bit_up_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result1_32_bit_s1_translator|                                                               ; 6.3 (6.3)            ; 7.8 (7.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_32_bit_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result1_64_bit_down_s1_translator|                                                          ; 6.7 (6.7)            ; 13.5 (13.5)                      ; 6.9 (6.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_down_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result1_64_bit_up_s1_translator|                                                            ; 7.5 (7.5)            ; 11.6 (11.6)                      ; 4.3 (4.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_up_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                          ; 19.8 (19.8)          ; 19.8 (19.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                      ; procesador   ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                          ; 11.6 (11.6)          ; 11.6 (11.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                      ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 20.6 (20.6)          ; 23.9 (23.9)                      ; 3.4 (3.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; procesador_mm_interconnect_0_cmd_demux             ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_001         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                  ; 16.0 (16.0)          ; 16.8 (16.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_001         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                  ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_003:rsp_demux_001|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_003:rsp_demux_001                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_003:rsp_demux_012|                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_003:rsp_demux_012                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                      ; 16.5 (14.2)          ; 17.7 (15.4)                      ; 1.3 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 52 (48)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_001           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_012|                                                                      ; 26.9 (24.6)          ; 28.7 (26.4)                      ; 2.4 (2.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 59 (55)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_001           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                      ; 29.7 (24.3)          ; 32.1 (26.6)                      ; 3.3 (3.1)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 75 (69)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                      ; 14.1 (10.4)          ; 14.7 (11.3)                      ; 0.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.4 (2.7)            ; 3.4 (2.8)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                      ; 13.7 (10.4)          ; 14.8 (10.6)                      ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (2.3)            ; 4.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                      ; 13.4 (9.9)           ; 14.5 (11.5)                      ; 1.1 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.0 (2.7)            ; 3.0 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                      ; 13.4 (10.1)          ; 14.9 (11.0)                      ; 1.5 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (2.3)            ; 3.9 (3.2)                        ; 0.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|                                                                      ; 13.2 (9.8)           ; 14.9 (11.4)                      ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (2.7)            ; 3.5 (2.8)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|                                                                      ; 14.3 (10.6)          ; 14.8 (10.8)                      ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.7 (2.7)            ; 4.1 (3.5)                        ; 0.4 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|                                                                      ; 22.4 (16.9)          ; 27.0 (21.2)                      ; 5.5 (5.2)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 54 (46)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 5.5 (5.5)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|                                                                      ; 18.8 (14.8)          ; 19.9 (15.4)                      ; 1.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (34)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4.0 (3.0)            ; 4.5 (3.7)                        ; 0.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|                                                                      ; 23.1 (17.7)          ; 24.6 (19.2)                      ; 1.6 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 45 (39)             ; 10 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 5.3 (4.3)            ; 5.4 (4.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|                                                                      ; 16.2 (12.2)          ; 16.6 (13.7)                      ; 0.4 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|                                                                      ; 14.5 (11.2)          ; 15.3 (11.7)                      ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|                                                                      ; 15.1 (11.8)          ; 15.1 (11.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|                                                                      ; 14.4 (11.1)          ; 15.1 (11.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|                                                                      ; 14.7 (10.8)          ; 15.9 (12.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_018|                                                                      ; 15.2 (11.2)          ; 15.5 (11.8)                      ; 0.3 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (30)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_018                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_router:router|                                                                                ; 17.0 (17.0)          ; 17.5 (17.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; procesador_mm_interconnect_0_router                ; procesador   ;
;             |procesador_mm_interconnect_0_router_001:router_001|                                                                        ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_001            ; procesador   ;
;             |procesador_mm_interconnect_0_router_001:router_002|                                                                        ; 16.4 (16.4)          ; 18.2 (18.2)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_001:router_002                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_001            ; procesador   ;
;             |procesador_mm_interconnect_0_router_003:router_003|                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_003            ; procesador   ;
;             |procesador_mm_interconnect_0_router_005:router_005|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_005            ; procesador   ;
;             |procesador_mm_interconnect_0_router_005:router_016|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_005:router_016                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_005            ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                  ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_009|                                                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_009                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_011|                                                                  ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_011                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_013|                                                                  ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_013                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_014|                                                                  ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_014                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_015|                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_015                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_016|                                                                  ; 1.3 (1.3)            ; 2.3 (2.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_016                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_017|                                                                  ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_017                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_018|                                                                  ; 3.0 (3.0)            ; 4.2 (4.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_018                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                  ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                                  ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                  ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_010|                                                                  ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 172.5 (172.5)        ; 185.4 (185.4)                    ; 15.9 (15.9)                                       ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 499 (499)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; procesador_mm_interconnect_0_rsp_mux               ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 58.8 (58.8)          ; 62.0 (62.0)                      ; 4.5 (4.5)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_rsp_mux_001           ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                      ; 170.1 (170.1)        ; 184.2 (184.2)                    ; 17.3 (17.3)                                       ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 437 (437)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_rsp_mux_001           ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_rsp_mux_003           ; procesador   ;
;          |procesador_nios2_gen2_0:nios2_gen2_0|                                                                                         ; 439.9 (0.0)          ; 512.9 (0.0)                      ; 90.6 (0.0)                                        ; 17.6 (0.0)                       ; 0.0 (0.0)            ; 664 (0)             ; 639 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; procesador_nios2_gen2_0                            ; procesador   ;
;             |procesador_nios2_gen2_0_cpu:cpu|                                                                                           ; 439.9 (313.1)        ; 512.9 (328.1)                    ; 90.6 (31.1)                                       ; 17.6 (16.1)                      ; 0.0 (0.0)            ; 664 (502)           ; 639 (367)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; procesador_nios2_gen2_0_cpu                        ; procesador   ;
;                |procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|                                        ; 126.9 (29.7)         ; 184.7 (31.4)                     ; 59.4 (1.8)                                        ; 1.6 (0.2)                        ; 0.0 (0.0)            ; 162 (7)             ; 272 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; procesador_nios2_gen2_0_cpu_nios2_oci              ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|                 ; 38.8 (0.0)           ; 77.3 (0.0)                       ; 39.6 (0.0)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; procesador_nios2_gen2_0_cpu_debug_slave_wrapper    ; procesador   ;
;                      |procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|                ; 4.3 (4.2)            ; 23.8 (22.3)                      ; 19.4 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; procesador_nios2_gen2_0_cpu_debug_slave_sysclk     ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; procesador   ;
;                      |procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|                      ; 32.9 (32.4)          ; 52.0 (50.3)                      ; 20.2 (19.0)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck                                                            ; procesador_nios2_gen2_0_cpu_debug_slave_tck        ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; procesador   ;
;                      |sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy|                                               ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                   |procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg|                       ; 3.7 (3.7)            ; 5.1 (5.1)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; procesador_nios2_gen2_0_cpu_nios2_avalon_reg       ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break|                         ; 0.7 (0.7)            ; 16.7 (16.7)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; procesador_nios2_gen2_0_cpu_nios2_oci_break        ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug|                         ; 5.3 (4.8)            ; 5.3 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; procesador_nios2_gen2_0_cpu_nios2_oci_debug        ; procesador   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|                               ; 48.6 (48.6)          ; 49.0 (49.0)                      ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 74 (74)             ; 50 (50)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; procesador_nios2_gen2_0_cpu_nios2_ocimem           ; procesador   ;
;                      |procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; procesador_nios2_gen2_0_cpu_ociram_sp_ram_module   ; procesador   ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                            |altsyncram_qid1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                    ; work         ;
;                |procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; procesador_nios2_gen2_0_cpu_register_bank_a_module ; procesador   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                      |altsyncram_msi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; altsyncram_msi1                                    ; work         ;
;                |procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; procesador_nios2_gen2_0_cpu_register_bank_b_module ; procesador   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                      |altsyncram_msi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; altsyncram_msi1                                    ; work         ;
;          |procesador_pll:pll|                                                                                                           ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll                                                                                                                                                                                                                                                                                                                                                                                              ; procesador_pll                                     ; procesador   ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                         ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                                                                                                     ; altera_cyclonev_pll                                ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                                                                                                     ; altera_cyclonev_pll_base                           ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                                                                                                                        ; dps_extra_kick                                     ; work         ;
;          |procesador_program_memory:program_memory|                                                                                     ; 52.7 (0.0)           ; 58.2 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 4 (0)                     ; 0 (0)         ; 1200000           ; 160   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory                                                                                                                                                                                                                                                                                                                                                                        ; procesador_program_memory                          ; procesador   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 52.7 (0.0)           ; 58.2 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 4 (0)                     ; 0 (0)         ; 1200000           ; 160   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                         ; work         ;
;                |altsyncram_kmn1:auto_generated|                                                                                         ; 52.7 (0.8)           ; 58.2 (1.5)                       ; 5.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 4 (4)                     ; 0 (0)         ; 1200000           ; 160   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_kmn1                                    ; work         ;
;                   |decode_ala:decode3|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                                                                            ; decode_ala                                         ; work         ;
;                   |mux_7hb:mux2|                                                                                                        ; 49.3 (49.3)          ; 54.2 (54.2)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                                                                  ; mux_7hb                                            ; work         ;
;          |procesador_reset:reset|                                                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_reset:reset                                                                                                                                                                                                                                                                                                                                                                                          ; procesador_reset                                   ; procesador   ;
;          |procesador_result0_32_bit:result0_32_bit|                                                                                     ; 15.8 (15.8)          ; 17.2 (17.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result0_32_bit                                                                                                                                                                                                                                                                                                                                                                        ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result0_64_bit_down|                                                                                ; 16.2 (16.2)          ; 17.1 (17.1)                      ; 1.1 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result0_64_bit_down                                                                                                                                                                                                                                                                                                                                                                   ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result0_64_bit_up|                                                                                  ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result0_64_bit_up                                                                                                                                                                                                                                                                                                                                                                     ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result1_32_bit|                                                                                     ; 5.9 (5.9)            ; 6.5 (6.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result1_32_bit                                                                                                                                                                                                                                                                                                                                                                        ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result1_64_bit_down|                                                                                ; 16.5 (16.5)          ; 18.6 (18.6)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result1_64_bit_down                                                                                                                                                                                                                                                                                                                                                                   ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result1_64_bit_up|                                                                                  ; 16.6 (16.6)          ; 16.9 (16.9)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result1_64_bit_up                                                                                                                                                                                                                                                                                                                                                                     ; procesador_result0_32_bit                          ; procesador   ;
;          |slave_template:parameters|                                                                                                    ; 5.5 (0.0)            ; 9.3 (0.0)                        ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|slave_template:parameters                                                                                                                                                                                                                                                                                                                                                                                       ; slave_template                                     ; procesador   ;
;             |register_with_bytelanes:register_0|                                                                                        ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0                                                                                                                                                                                                                                                                                                                                                    ; register_with_bytelanes                            ; procesador   ;
;             |register_with_bytelanes:register_1|                                                                                        ; 2.3 (2.3)            ; 5.8 (5.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_1                                                                                                                                                                                                                                                                                                                                                    ; register_with_bytelanes                            ; procesador   ;
;    |data_in:data|                                                                                                                       ; 591.8 (0.0)          ; 617.8 (0.0)                      ; 27.1 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 811 (0)             ; 271 (0)                   ; 0 (0)         ; 28672             ; 3     ; 2          ; 0    ; 0            ; |signal_processing_template|data_in:data                                                                                                                                                                                                                                                                                                                                                                                                                                  ; data_in                                            ; work         ;
;       |dac_driver:dac_HS|                                                                                                               ; 37.5 (7.0)           ; 39.0 (7.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (14)             ; 37 (0)                    ; 0 (0)         ; 28672             ; 3     ; 1          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS                                                                                                                                                                                                                                                                                                                                                                                                                ; dac_driver                                         ; work         ;
;          |data_source_dac:data_s|                                                                                                       ; 30.5 (30.5)          ; 32.0 (32.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 37 (37)                   ; 0 (0)         ; 28672             ; 3     ; 1          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS|data_source_dac:data_s                                                                                                                                                                                                                                                                                                                                                                                         ; data_source_dac                                    ; work         ;
;             |altsyncram:buffer_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                         ; work         ;
;                |altsyncram_psg1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; altsyncram_psg1                                    ; work         ;
;       |data_source:data_sim|                                                                                                            ; 469.1 (455.2)        ; 479.0 (461.4)                    ; 10.9 (7.2)                                        ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 583 (571)           ; 137 (82)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |signal_processing_template|data_in:data|data_source:data_sim                                                                                                                                                                                                                                                                                                                                                                                                             ; data_source                                        ; work         ;
;          |LFSR:ruido_lfsr|                                                                                                              ; 13.9 (13.9)          ; 17.6 (17.6)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|data_source:data_sim|LFSR:ruido_lfsr                                                                                                                                                                                                                                                                                                                                                                                             ; LFSR                                               ; work         ;
;       |embedded_adc:adc_2308|                                                                                                           ; 85.2 (0.0)           ; 99.8 (0.0)                       ; 14.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308                                                                                                                                                                                                                                                                                                                                                                                                            ; embedded_adc                                       ; work         ;
;          |adc2streaming:adc2streaming_inst|                                                                                             ; 0.8 (0.8)            ; 5.8 (5.8)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308|adc2streaming:adc2streaming_inst                                                                                                                                                                                                                                                                                                                                                                           ; adc2streaming                                      ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 30.7 (30.7)          ; 37.5 (37.5)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                                                                                               ; adc_ltc2308                                        ; work         ;
;          |timer:timer_adc|                                                                                                              ; 53.7 (53.7)          ; 56.5 (56.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308|timer:timer_adc                                                                                                                                                                                                                                                                                                                                                                                            ; timer                                              ; work         ;
;    |signal_processing:signal_processing_inst|                                                                                           ; 1478.6 (0.0)         ; 1782.0 (0.0)                     ; 308.9 (0.0)                                       ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 2210 (0)            ; 1420 (0)                  ; 0 (0)         ; 524288            ; 64    ; 9          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; signal_processing                                  ; work         ;
;       |filtro_promedio_movil:filtro_cuadratura|                                                                                         ; 332.7 (190.5)        ; 445.2 (303.3)                    ; 114.7 (113.3)                                     ; 2.2 (0.5)                        ; 0.0 (0.0)            ; 612 (328)           ; 540 (540)                 ; 0 (0)         ; 262144            ; 32    ; 1          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura                                                                                                                                                                                                                                                                                                                                                              ; filtro_promedio_movil                              ; work         ;
;          |altsyncram:array_datos_rtl_0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|altsyncram:array_datos_rtl_0                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                         ; work         ;
;             |altsyncram_7so1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated                                                                                                                                                                                                                                                                                                  ; altsyncram_7so1                                    ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 142.2 (0.0)          ; 141.9 (0.0)                      ; 1.4 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                              ; lpm_divide                                         ; work         ;
;             |lpm_divide_3dm:auto_generated|                                                                                             ; 142.2 (0.0)          ; 141.9 (0.0)                      ; 1.4 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                                                                ; lpm_divide_3dm                                     ; work         ;
;                |sign_div_unsign_dnh:divider|                                                                                            ; 142.2 (0.0)          ; 141.9 (0.0)                      ; 1.4 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                    ; sign_div_unsign_dnh                                ; work         ;
;                   |alt_u_div_03f:divider|                                                                                               ; 142.2 (142.2)        ; 141.9 (141.9)                    ; 1.4 (1.4)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 284 (284)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                              ; alt_u_div_03f                                      ; work         ;
;       |filtro_promedio_movil:filtro_fase|                                                                                               ; 311.4 (168.6)        ; 439.3 (296.8)                    ; 129.6 (128.3)                                     ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 592 (308)           ; 522 (522)                 ; 0 (0)         ; 262144            ; 32    ; 1          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase                                                                                                                                                                                                                                                                                                                                                                    ; filtro_promedio_movil                              ; work         ;
;          |altsyncram:array_datos_rtl_0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                         ; work         ;
;             |altsyncram_7so1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_7so1                                    ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 142.8 (0.0)          ; 142.5 (0.0)                      ; 1.3 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                         ; work         ;
;             |lpm_divide_3dm:auto_generated|                                                                                             ; 142.8 (0.0)          ; 142.5 (0.0)                      ; 1.3 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_3dm                                     ; work         ;
;                |sign_div_unsign_dnh:divider|                                                                                            ; 142.8 (0.0)          ; 142.5 (0.0)                      ; 1.3 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                          ; sign_div_unsign_dnh                                ; work         ;
;                   |alt_u_div_03f:divider|                                                                                               ; 142.8 (142.8)        ; 142.5 (142.5)                    ; 1.3 (1.3)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 284 (284)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                    ; alt_u_div_03f                                      ; work         ;
;       |reference_mixer:mezclador|                                                                                                       ; 834.5 (8.0)          ; 897.5 (8.0)                      ; 64.7 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 1006 (0)            ; 358 (32)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador                                                                                                                                                                                                                                                                                                                                                                            ; reference_mixer                                    ; work         ;
;          |multiplicador:prod_cuadratura|                                                                                                ; 63.7 (63.7)          ; 77.3 (77.3)                      ; 14.0 (14.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 98 (98)             ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura                                                                                                                                                                                                                                                                                                                                              ; multiplicador                                      ; work         ;
;          |multiplicador:prod_fase|                                                                                                      ; 48.2 (48.2)          ; 67.8 (67.8)                      ; 19.7 (19.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase                                                                                                                                                                                                                                                                                                                                                    ; multiplicador                                      ; work         ;
;          |referencias:ref|                                                                                                              ; 714.6 (714.6)        ; 744.3 (744.3)                    ; 31.0 (31.0)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 844 (844)           ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref                                                                                                                                                                                                                                                                                                                                                            ; referencias                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 69.6 (0.5)           ; 82.5 (0.5)                       ; 13.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 69.1 (0.0)           ; 82.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 69.1 (0.0)           ; 82.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                           ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 69.1 (1.2)           ; 82.0 (3.2)                       ; 13.0 (2.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 85 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 67.9 (0.0)           ; 78.8 (0.0)                       ; 11.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 67.9 (45.0)          ; 78.8 (52.0)                      ; 11.0 (7.1)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 110 (75)            ; 79 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                              ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.8 (11.8)          ; 11.8 (11.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                      ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.9 (10.9)          ; 15.0 (15.0)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                    ; sld_shadow_jsm                                     ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                   ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; DAC_DA[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[8]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[9]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[10]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[11]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[12]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[13]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[8]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[9]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[10]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[11]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[12]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[13]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[0]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_CLK_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_CLK_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_cs_n          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sclk          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_din           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; --   ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; --   ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; --   ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[1]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DA[0]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[1]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[2]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[3]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[4]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[5]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[6]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[7]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[8]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[9]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[10]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[11]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[12]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[13]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_OEB_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_OTR_A         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[0]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[1]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[2]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[3]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[4]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[5]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[6]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[7]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[8]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[9]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[10]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[11]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[12]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[13]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_OEB_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_OTR_B         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DAC_MODE          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; OSC_SMA_ADC4      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; POWER_ON          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SMA_DAC4          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQ[8]    ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_P[1] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_P[2] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_P[3] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; clk               ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ      ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]            ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; adc_dout          ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ADC_DA[0]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[1]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[2]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[3]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[4]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[5]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[6]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[7]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[8]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[9]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[10]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DA[11]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DA[12]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DA[13]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_OTR_A                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[0]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[1]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[2]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[3]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[4]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[5]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[6]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[7]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[8]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[9]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[10]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DB[11]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DB[12]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DB[13]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_OTR_B                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; clk                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - reset_n                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|wrreq_valid                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[63]~0                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out[63]~0                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[9]~0                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[9]~1                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~12                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|wrreq_valid~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~13                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - data_in:data|data_source:data_sim|noise_reg[31]~0                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~14                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_cos[0]~0                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~15                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|array_datos~144                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|comb~2                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|array_datos~143                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|comb~0                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~16                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_out[0]~0                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~17                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_cos[0]~1                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; adc_dout                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[0]~0                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[1]~1                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[2]~2                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[3]~3                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[4]~4                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[5]~5                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[6]~6                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[7]~7                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[8]~8                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[9]~9                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[10]~10                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[11]~11                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                            ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~6                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y9_N0                           ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AH17                                     ; 29      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                                ; 173     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                                ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_V11                                      ; 5312    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; control:nios|Clock_divider:clk_div|LessThan1~17                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y6_N18                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|Clock_divider:clk_div|clock_out                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y4_N0                            ; 4487    ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~1                                                                                                                                                                                                                                   ; LABCELL_X23_Y25_N48                          ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32                                                                                                                                                                                                                                   ; MLABCELL_X25_Y18_N21                         ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38                                                                                                                                                                                                                                   ; MLABCELL_X25_Y18_N27                         ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8]~0                                                                                                                                                                                                                   ; LABCELL_X24_Y17_N24                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8]~0                                                                                                                                                                                                                   ; LABCELL_X17_Y16_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[3]~0                                                                                                                                                                                           ; LABCELL_X29_Y18_N39                          ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[3]~1                                                                                                                                                                                           ; LABCELL_X29_Y18_N21                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[8]~0                                                                                                                                                                                        ; MLABCELL_X28_Y24_N27                         ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[8]~1                                                                                                                                                                                        ; MLABCELL_X25_Y25_N12                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                                                           ; LABCELL_X18_Y16_N6                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                                                                        ; FF_X23_Y17_N11                               ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[0]~0                                                                                                                                                                                                              ; MLABCELL_X15_Y14_N12                         ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[0]~1                                                                                                                                                                                                              ; MLABCELL_X15_Y14_N27                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                                                     ; MLABCELL_X15_Y14_N9                          ; 598     ; Async. clear, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13]~0                                                                                                                                                                                                                           ; MLABCELL_X21_Y19_N3                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]~0                                                                                                                                                                                                                               ; LABCELL_X17_Y20_N57                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]~4                                                                                                                                                                                                                               ; MLABCELL_X21_Y19_N27                         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1]~5                                                                                                                                                                                                                               ; MLABCELL_X21_Y19_N57                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]~7                                                                                                                                                                                                                               ; LABCELL_X17_Y20_N51                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2]~6                                                                                                                                                                                                                               ; MLABCELL_X21_Y19_N24                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]~8                                                                                                                                                                                                                               ; LABCELL_X22_Y17_N36                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2]~9                                                                                                                                                                                                                               ; MLABCELL_X21_Y19_N30                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2]~3                                                                                                                                                                                                                                ; LABCELL_X18_Y23_N6                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]~2                                                                                                                                                                                                                                ; LABCELL_X18_Y23_N45                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]~1                                                                                                                                                                                                                                ; LABCELL_X18_Y23_N54                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]~2                                                                                                                                                                                                                                ; LABCELL_X16_Y23_N0                           ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]~1                                                                                                                                                                                                                                ; LABCELL_X17_Y22_N24                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]~3                                                                                                                                                                                                                                ; MLABCELL_X21_Y19_N0                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]~4                                                                                                                                                                                                                                ; LABCELL_X18_Y23_N24                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]~5                                                                                                                                                                                                                                ; MLABCELL_X21_Y19_N54                         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0]~0                                                                                                                                                                                                                                ; LABCELL_X17_Y24_N6                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~6                                                                                                                                                                                                                                ; LABCELL_X17_Y22_N39                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]~0                                                                                                                                                                                                                                ; LABCELL_X24_Y20_N18                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]~0                                                                                                                                                                                                                                    ; LABCELL_X24_Y25_N0                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]~4                                                                                                                                                                                                                                     ; LABCELL_X24_Y21_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2]~2                                                                                                                                                                                                                            ; LABCELL_X24_Y20_N45                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6]~0                                                                                                                                                                                                                           ; LABCELL_X22_Y21_N21                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27]~0                                                                                                                                                                                                                                    ; LABCELL_X23_Y17_N24                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3]~0                                                                                                                                                                                                                                    ; LABCELL_X24_Y18_N18                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7]~0                                                                                                                                                                                                                                    ; LABCELL_X24_Y18_N6                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn~0                                                                                                                                                                                                                                          ; LABCELL_X24_Y26_N36                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X43_Y30_N50                               ; 2355    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y6_N27                           ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                             ; FF_X42_Y26_N20                               ; 839     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X59_Y22_N14                               ; 277     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X52_Y29_N53                               ; 781     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                ; FF_X24_Y27_N56                               ; 164     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                 ; FF_X24_Y27_N50                               ; 2545    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock|always0~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y20_N3                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                              ; LABCELL_X29_Y39_N45                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                               ; LABCELL_X30_Y39_N21                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                             ; LABCELL_X30_Y39_N24                          ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                         ; LABCELL_X35_Y40_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                          ; LABCELL_X35_Y35_N36                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                        ; LABCELL_X35_Y40_N24                          ; 31      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                           ; MLABCELL_X28_Y36_N57                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                            ; LABCELL_X35_Y40_N57                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                          ; LABCELL_X35_Y40_N3                           ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                              ; MLABCELL_X39_Y24_N57                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                               ; LABCELL_X33_Y24_N51                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|wrreq_valid                                                                                                                                                                                                                                                            ; LABCELL_X35_Y18_N15                          ; 30      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                         ; LABCELL_X50_Y18_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                          ; LABCELL_X45_Y39_N30                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                        ; MLABCELL_X47_Y18_N12                         ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                           ; LABCELL_X48_Y19_N54                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                            ; LABCELL_X48_Y19_N30                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                          ; LABCELL_X48_Y19_N9                           ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                         ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear                            ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                    ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                    ; CLKPHASESELECT_X89_Y77_N7                    ; 9       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                     ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                      ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                              ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                               ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                      ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                     ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                             ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                             ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                          ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                               ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                               ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                               ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                               ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                               ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                               ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                               ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                               ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                    ; HPSSDRAMPLL_X84_Y41_N111                     ; 60      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                              ; HPSSDRAMPLL_X84_Y41_N111                     ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y4_N51                            ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y2_N54                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                             ; LABCELL_X1_Y4_N15                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y4_N9                            ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y4_N6                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y20_N12                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y19_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                        ; FF_X36_Y20_N20                               ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y20_N51                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                   ; LABCELL_X27_Y19_N54                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                   ; LABCELL_X29_Y19_N42                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y4_N12                            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                         ; FF_X27_Y19_N53                               ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|woverflow~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y20_N3                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y19_N21                         ; 13      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y21_N57                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y21_N21                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y22_N36                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y22_N42                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y32_N30                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y32_N21                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X46_Y32_N6                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X46_Y32_N48                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y30_N6                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y30_N51                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y27_N48                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y27_N0                           ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X40_Y36_N18                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X40_Y36_N54                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X43_Y29_N30                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y29_N36                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y30_N36                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X31_Y24_N21                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y36_N18                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X43_Y17_N12                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|always0~1                                                                                                                                                                                                                                                        ; LABCELL_X43_Y17_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                 ; LABCELL_X64_Y26_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y23_N0                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y23_N30                         ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y23_N9                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; FF_X65_Y23_N8                                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y23_N48                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                     ; FF_X65_Y23_N53                               ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X27_Y25_N27                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X29_Y26_N21                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y17_N42                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|always0~1                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y17_N48                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y30_N6                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y34_N15                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y34_N39                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y31_N27                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X64_Y31_N27                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X66_Y28_N36                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X66_Y28_N21                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X63_Y28_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X63_Y28_N45                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X60_Y31_N18                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X57_Y33_N12                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X27_Y33_N51                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X60_Y33_N39                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X50_Y27_N21                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X46_Y23_N15                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X46_Y25_N27                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X47_Y38_N0                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X46_Y39_N15                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X36_Y38_N18                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X40_Y38_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X42_Y23_N57                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X45_Y22_N24                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X60_Y26_N9                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X55_Y24_N42                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X47_Y28_N27                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X47_Y27_N30                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X53_Y32_N42                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X45_Y39_N3                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X36_Y38_N21                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X45_Y24_N3                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X60_Y25_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X56_Y25_N48                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X50_Y28_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X51_Y23_N6                           ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X46_Y27_N0                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; MLABCELL_X47_Y25_N27                         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X52_Y32_N18                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X53_Y27_N12                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X46_Y38_N6                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X48_Y35_N24                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X35_Y38_N15                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X40_Y39_N48                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X42_Y23_N0                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X51_Y23_N36                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X59_Y26_N3                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X50_Y27_N27                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X29_Y30_N27                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X50_Y33_N24                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X29_Y30_N42                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X28_Y34_N24                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X29_Y30_N33                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X43_Y29_N51                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X50_Y33_N6                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X43_Y29_N42                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X42_Y33_N48                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X43_Y29_N15                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X46_Y32_N42                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X52_Y34_N36                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X46_Y32_N30                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X48_Y33_N45                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X46_Y32_N3                           ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X40_Y36_N42                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X51_Y33_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X40_Y36_N6                           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X40_Y34_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X40_Y36_N33                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                            ; LABCELL_X36_Y28_N57                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; MLABCELL_X34_Y32_N0                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X52_Y33_N36                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X34_Y32_N39                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X48_Y33_N15                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X34_Y32_N48                         ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X40_Y27_N12                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X51_Y33_N48                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X40_Y27_N30                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X42_Y33_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X40_Y27_N36                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                            ; LABCELL_X42_Y28_N33                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X50_Y31_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X59_Y30_N12                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X42_Y32_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X59_Y30_N30                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                           ; MLABCELL_X52_Y28_N42                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; LABCELL_X48_Y28_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; MLABCELL_X47_Y24_N48                         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X53_Y23_N15                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; MLABCELL_X34_Y38_N48                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; MLABCELL_X34_Y39_N45                         ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; MLABCELL_X52_Y32_N36                         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; MLABCELL_X52_Y36_N39                         ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                   ; LABCELL_X51_Y28_N24                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                    ; MLABCELL_X52_Y28_N9                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X43_Y24_N51                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X40_Y24_N3                           ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; LABCELL_X46_Y38_N30                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; LABCELL_X43_Y38_N57                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                   ; MLABCELL_X47_Y27_N9                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                    ; LABCELL_X50_Y27_N30                          ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                         ; LABCELL_X60_Y21_N36                          ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                          ; LABCELL_X61_Y20_N39                          ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                    ; LABCELL_X51_Y25_N54                          ; 70      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                     ; LABCELL_X33_Y25_N51                          ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                              ; LABCELL_X60_Y26_N21                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                               ; LABCELL_X61_Y30_N33                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; LABCELL_X57_Y35_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LABCELL_X61_Y34_N3                           ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; LABCELL_X64_Y28_N45                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X63_Y30_N18                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LABCELL_X45_Y23_N33                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; MLABCELL_X65_Y21_N0                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; MLABCELL_X65_Y27_N3                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LABCELL_X64_Y24_N30                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; LABCELL_X55_Y30_N27                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X62_Y32_N45                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LABCELL_X64_Y32_N6                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; LABCELL_X64_Y32_N39                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                  ; LABCELL_X55_Y22_N12                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                           ; LABCELL_X35_Y34_N42                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                      ; LABCELL_X46_Y32_N39                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                        ; LABCELL_X29_Y30_N18                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                           ; LABCELL_X40_Y27_N51                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                      ; LABCELL_X40_Y36_N30                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                        ; LABCELL_X43_Y29_N33                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                              ; LABCELL_X64_Y26_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                         ; LABCELL_X27_Y25_N0                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent|m0_write                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y19_N18                          ; 160     ; Read enable                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                   ; LABCELL_X60_Y30_N48                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                          ; LABCELL_X56_Y34_N9                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                     ; LABCELL_X64_Y31_N48                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                       ; LABCELL_X66_Y28_N0                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                          ; LABCELL_X63_Y28_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                     ; LABCELL_X57_Y33_N15                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                       ; LABCELL_X61_Y35_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                                  ; LABCELL_X55_Y29_N6                           ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                       ; LABCELL_X50_Y29_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y25_N39                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                          ; LABCELL_X56_Y25_N45                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                       ; MLABCELL_X52_Y25_N54                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LABCELL_X43_Y14_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X43_Y14_N30                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LABCELL_X50_Y19_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X50_Y19_N12                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X53_Y25_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X53_Y25_N36                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X50_Y28_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X51_Y28_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X51_Y27_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X51_Y27_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X53_Y32_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X53_Y32_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X48_Y38_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y38_N30                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X35_Y38_N30                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y38_N42                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X42_Y24_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X43_Y24_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X60_Y21_N48                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X60_Y21_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X60_Y25_N45                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X60_Y25_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; MLABCELL_X47_Y24_N0                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y24_N36                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X45_Y23_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X45_Y23_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X64_Y28_N48                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X64_Y28_N24                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; MLABCELL_X65_Y32_N36                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y32_N30                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X55_Y30_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X55_Y30_N30                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X57_Y35_N30                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X57_Y35_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; MLABCELL_X65_Y27_N42                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_018|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y27_N0                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y18_N39                         ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                      ; FF_X37_Y17_N8                                ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y20_N12                          ; 72      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                   ; FF_X42_Y17_N47                               ; 61      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[27]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y20_N45                          ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src2[12]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y18_N30                         ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y18_N39                          ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                               ; FF_X42_Y25_N26                               ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y17_N45                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                             ; FF_X42_Y18_N38                               ; 27      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y18_N15                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                               ; FF_X42_Y18_N47                               ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y18_N57                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y18_N12                          ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                      ; FF_X42_Y25_N56                               ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                          ; FF_X42_Y25_N38                               ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y27_N54                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y27_N15                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y28_N27                          ; 17      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y17_N27                          ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                   ; FF_X37_Y12_N47                               ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X7_Y6_N10                                 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; MLABCELL_X8_Y7_N42                           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LABCELL_X9_Y8_N48                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~2 ; LABCELL_X9_Y8_N18                            ; 15      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X9_Y8_N57                            ; 36      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X7_Y6_N5                                  ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~10                    ; MLABCELL_X3_Y6_N57                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~9                     ; MLABCELL_X3_Y6_N54                           ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~22                    ; MLABCELL_X8_Y6_N6                            ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr~20                        ; MLABCELL_X6_Y6_N48                           ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                ; LABCELL_X2_Y6_N15                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                           ; LABCELL_X2_Y6_N21                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~0                                                                                                               ; MLABCELL_X8_Y7_N24                           ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~1                                                                                                               ; LABCELL_X10_Y6_N18                           ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                           ; LABCELL_X10_Y8_N33                           ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~0                                                                                                                          ; LABCELL_X9_Y9_N48                            ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                       ; MLABCELL_X34_Y13_N36                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                         ; LABCELL_X9_Y8_N54                            ; 2       ; Read enable, Write enable               ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 35      ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1333w[3]                                                                                                                                                                                                                                              ; LABCELL_X48_Y15_N27                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1350w[3]                                                                                                                                                                                                                                              ; LABCELL_X48_Y15_N24                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1360w[3]                                                                                                                                                                                                                                              ; LABCELL_X48_Y15_N33                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1370w[3]                                                                                                                                                                                                                                              ; LABCELL_X48_Y15_N6                           ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1380w[3]                                                                                                                                                                                                                                              ; LABCELL_X48_Y15_N30                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|always0~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y43_N27                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_1|always0~2                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y43_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|Equal0~3                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y15_N39                          ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|data_valid~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y15_N54                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|en_reg                                                                                                                                                                                                                                                                                                                                                    ; FF_X33_Y15_N32                               ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|Equal0~2                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y41_N6                           ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; data_in:data|data_source:data_sim|always3~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y41_N57                          ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|data_source:data_sim|noise_reg[31]~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y41_N18                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|Equal0~3                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y11_N24                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|LessThan0~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y11_N27                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y11_N8                                ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|reset_n~0                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y11_N12                         ; 41      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[1]~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y11_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|timer:timer_adc|actualizar_clock_count                                                                                                                                                                                                                                                                                                                                       ; FF_X28_Y11_N5                                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[9]~0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y11_N6                          ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[9]~1                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y45_N48                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y27_N12                         ; 852     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|Equal1~6                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y45_N18                          ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|acumulador[63]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y46_N24                          ; 258     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|array_datos~143                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y46_N6                           ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|ciclos_completados[15]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y45_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|comb~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y47_N54                          ; 33      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out[63]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y47_N6                           ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|i[15]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y47_N12                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|limpiando_arrays~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y47_N48                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|Equal0~6                                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y51_N30                          ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|array_datos~144                                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y47_N24                          ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|ciclos_completados[11]~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y50_N36                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|comb~2                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y47_N42                          ; 33      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_in_2_etapa[63]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y47_N21                          ; 258     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[63]~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y47_N48                          ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_valid_1~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y47_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_out[0]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y47_N3                           ; 256     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|Equal0~6                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y46_N0                          ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_cos[0]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y47_N12                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index[31]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y47_N48                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                        ; FF_X3_Y3_N53                                 ; 60      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                           ; LABCELL_X4_Y3_N33                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                             ; MLABCELL_X6_Y2_N30                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                ; LABCELL_X4_Y2_N54                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                                ; LABCELL_X4_Y3_N0                             ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                  ; MLABCELL_X6_Y2_N36                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                   ; LABCELL_X1_Y3_N15                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                     ; LABCELL_X4_Y3_N51                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                           ; LABCELL_X4_Y3_N9                             ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                                         ; LABCELL_X4_Y3_N24                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                           ; LABCELL_X1_Y3_N3                             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1                                                      ; LABCELL_X1_Y3_N12                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                             ; FF_X3_Y3_N11                                 ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                            ; FF_X2_Y2_N29                                 ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; FF_X2_Y2_N59                                 ; 38      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; FF_X4_Y3_N20                                 ; 52      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                      ; LABCELL_X4_Y4_N9                             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; FF_X1_Y1_N38                                 ; 41      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                          ; LABCELL_X1_Y3_N0                             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; clk                                                                                                                 ; PIN_V11                               ; 5312    ; Global Clock         ; GCLK6            ; --                        ;
; control:nios|Clock_divider:clk_div|clock_out                                                                        ; LABCELL_X45_Y4_N0                     ; 4487    ; Global Clock         ; GCLK5            ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]  ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK9            ; --                        ;
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 35      ; Global Clock         ; GCLK4            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; control:nios|procesador:nios2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                             ; 2545    ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; 2355    ;
; reset_n                                                                                                                                                                                     ; 852     ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                         ; 839     ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; 781     ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 598     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X26_Y39_N0, M10K_X26_Y38_N0, M10K_X38_Y38_N0, M10K_X26_Y36_N0, M10K_X38_Y39_N0, M10K_X38_Y37_N0, M10K_X26_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X41_Y34_N0, M10K_X38_Y36_N0, M10K_X41_Y35_N0, M10K_X38_Y35_N0, M10K_X38_Y34_N0, M10K_X41_Y36_N0, M10K_X41_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X41_Y41_N0, M10K_X49_Y43_N0, M10K_X41_Y42_N0, M10K_X49_Y41_N0, M10K_X41_Y43_N0, M10K_X38_Y41_N0, M10K_X49_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X26_Y24_N0, M10K_X38_Y23_N0, M10K_X26_Y26_N0, M10K_X38_Y26_N0, M10K_X38_Y24_N0, M10K_X38_Y25_N0, M10K_X26_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X41_Y44_N0, M10K_X41_Y40_N0, M10K_X38_Y44_N0, M10K_X38_Y43_N0, M10K_X38_Y42_N0, M10K_X38_Y40_N0, M10K_X41_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X14_Y31_N0, M10K_X26_Y32_N0, M10K_X26_Y30_N0, M10K_X26_Y33_N0, M10K_X26_Y31_N0, M10K_X14_Y33_N0, M10K_X14_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                ; M10K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                ; M10K_X5_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                                                ; M10K_X14_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                ; M10K_X41_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                ; M10K_X41_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 37500        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1200000 ; 37500                       ; 32                          ; --                          ; --                          ; 1200000             ; 160         ; 0     ; procesador_program_memory.hex                                       ; M10K_X38_Y28_N0, M10K_X41_Y28_N0, M10K_X41_Y22_N0, M10K_X41_Y24_N0, M10K_X38_Y27_N0, M10K_X58_Y18_N0, M10K_X69_Y22_N0, M10K_X49_Y22_N0, M10K_X58_Y19_N0, M10K_X58_Y22_N0, M10K_X26_Y15_N0, M10K_X38_Y15_N0, M10K_X38_Y16_N0, M10K_X26_Y18_N0, M10K_X26_Y17_N0, M10K_X76_Y19_N0, M10K_X76_Y20_N0, M10K_X49_Y9_N0, M10K_X26_Y8_N0, M10K_X26_Y20_N0, M10K_X69_Y16_N0, M10K_X76_Y17_N0, M10K_X69_Y20_N0, M10K_X69_Y17_N0, M10K_X58_Y20_N0, M10K_X41_Y4_N0, M10K_X58_Y4_N0, M10K_X69_Y4_N0, M10K_X49_Y8_N0, M10K_X69_Y8_N0, M10K_X58_Y11_N0, M10K_X49_Y13_N0, M10K_X58_Y12_N0, M10K_X41_Y12_N0, M10K_X58_Y14_N0, M10K_X49_Y2_N0, M10K_X58_Y2_N0, M10K_X58_Y3_N0, M10K_X49_Y5_N0, M10K_X49_Y4_N0, M10K_X69_Y13_N0, M10K_X69_Y15_N0, M10K_X49_Y15_N0, M10K_X49_Y18_N0, M10K_X58_Y15_N0, M10K_X49_Y27_N0, M10K_X49_Y26_N0, M10K_X41_Y27_N0, M10K_X49_Y25_N0, M10K_X41_Y26_N0, M10K_X76_Y15_N0, M10K_X49_Y11_N0, M10K_X76_Y13_N0, M10K_X69_Y5_N0, M10K_X69_Y6_N0, M10K_X49_Y19_N0, M10K_X69_Y19_N0, M10K_X58_Y16_N0, M10K_X49_Y16_N0, M10K_X49_Y17_N0, M10K_X26_Y3_N0, M10K_X26_Y4_N0, M10K_X69_Y7_N0, M10K_X69_Y11_N0, M10K_X26_Y7_N0, M10K_X41_Y3_N0, M10K_X58_Y9_N0, M10K_X58_Y5_N0, M10K_X41_Y14_N0, M10K_X58_Y13_N0, M10K_X41_Y17_N0, M10K_X38_Y17_N0, M10K_X41_Y19_N0, M10K_X38_Y14_N0, M10K_X41_Y15_N0, M10K_X69_Y23_N0, M10K_X69_Y21_N0, M10K_X58_Y28_N0, M10K_X58_Y25_N0, M10K_X58_Y21_N0, M10K_X58_Y29_N0, M10K_X49_Y29_N0, M10K_X49_Y28_N0, M10K_X49_Y21_N0, M10K_X49_Y24_N0, M10K_X58_Y17_N0, M10K_X76_Y16_N0, M10K_X76_Y18_N0, M10K_X69_Y12_N0, M10K_X69_Y18_N0, M10K_X26_Y23_N0, M10K_X49_Y20_N0, M10K_X38_Y18_N0, M10K_X26_Y22_N0, M10K_X38_Y20_N0, M10K_X41_Y2_N0, M10K_X41_Y1_N0, M10K_X49_Y12_N0, M10K_X41_Y5_N0, M10K_X41_Y13_N0, M10K_X38_Y11_N0, M10K_X26_Y11_N0, M10K_X26_Y12_N0, M10K_X26_Y13_N0, M10K_X38_Y12_N0, M10K_X26_Y9_N0, M10K_X38_Y3_N0, M10K_X49_Y3_N0, M10K_X41_Y10_N0, M10K_X26_Y5_N0, M10K_X26_Y14_N0, M10K_X41_Y25_N0, M10K_X69_Y25_N0, M10K_X69_Y14_N0, M10K_X26_Y27_N0, M10K_X38_Y4_N0, M10K_X26_Y28_N0, M10K_X38_Y2_N0, M10K_X41_Y16_N0, M10K_X38_Y22_N0, M10K_X76_Y7_N0, M10K_X69_Y9_N0, M10K_X58_Y10_N0, M10K_X49_Y7_N0, M10K_X69_Y10_N0, M10K_X49_Y6_N0, M10K_X41_Y6_N0, M10K_X41_Y7_N0, M10K_X38_Y8_N0, M10K_X41_Y8_N0, M10K_X58_Y7_N0, M10K_X14_Y10_N0, M10K_X49_Y10_N0, M10K_X38_Y10_N0, M10K_X58_Y6_N0, M10K_X38_Y19_N0, M10K_X69_Y26_N0, M10K_X58_Y26_N0, M10K_X38_Y13_N0, M10K_X49_Y14_N0, M10K_X26_Y6_N0, M10K_X41_Y9_N0, M10K_X38_Y9_N0, M10K_X26_Y10_N0, M10K_X41_Y11_N0, M10K_X76_Y25_N0, M10K_X76_Y24_N0, M10K_X58_Y24_N0, M10K_X69_Y24_N0, M10K_X76_Y21_N0, M10K_X26_Y19_N0, M10K_X14_Y18_N0, M10K_X14_Y17_N0, M10K_X38_Y21_N0, M10K_X26_Y21_N0, M10K_X58_Y23_N0, M10K_X41_Y23_N0, M10K_X41_Y21_N0, M10K_X49_Y23_N0, M10K_X58_Y27_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 2048         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768   ; 2048                        ; 14                          ; --                          ; --                          ; 28672               ; 3           ; 0     ; db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif ; M10K_X38_Y5_N0, M10K_X38_Y7_N0, M10K_X38_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 64           ; 4096         ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 262144  ; 4096                        ; 64                          ; 4096                        ; 64                          ; 262144              ; 32          ; 0     ; None                                                                ; M10K_X14_Y49_N0, M10K_X14_Y45_N0, M10K_X14_Y47_N0, M10K_X26_Y48_N0, M10K_X5_Y49_N0, M10K_X14_Y43_N0, M10K_X5_Y48_N0, M10K_X5_Y42_N0, M10K_X14_Y46_N0, M10K_X26_Y45_N0, M10K_X26_Y46_N0, M10K_X26_Y41_N0, M10K_X14_Y52_N0, M10K_X14_Y44_N0, M10K_X5_Y46_N0, M10K_X5_Y41_N0, M10K_X26_Y43_N0, M10K_X5_Y44_N0, M10K_X5_Y45_N0, M10K_X5_Y47_N0, M10K_X26_Y47_N0, M10K_X26_Y44_N0, M10K_X14_Y42_N0, M10K_X26_Y42_N0, M10K_X5_Y43_N0, M10K_X14_Y50_N0, M10K_X14_Y48_N0, M10K_X14_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X5_Y40_N0, M10K_X14_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 64           ; 4096         ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 262144  ; 4096                        ; 64                          ; 4096                        ; 64                          ; 262144              ; 32          ; 0     ; None                                                                ; M10K_X49_Y52_N0, M10K_X26_Y52_N0, M10K_X41_Y56_N0, M10K_X49_Y51_N0, M10K_X41_Y51_N0, M10K_X41_Y52_N0, M10K_X41_Y53_N0, M10K_X38_Y54_N0, M10K_X41_Y50_N0, M10K_X41_Y48_N0, M10K_X38_Y50_N0, M10K_X41_Y55_N0, M10K_X38_Y47_N0, M10K_X49_Y50_N0, M10K_X41_Y54_N0, M10K_X26_Y50_N0, M10K_X38_Y51_N0, M10K_X38_Y48_N0, M10K_X49_Y49_N0, M10K_X41_Y47_N0, M10K_X38_Y46_N0, M10K_X38_Y49_N0, M10K_X49_Y54_N0, M10K_X38_Y52_N0, M10K_X38_Y53_N0, M10K_X49_Y53_N0, M10K_X26_Y51_N0, M10K_X41_Y49_N0, M10K_X41_Y46_N0, M10K_X49_Y48_N0, M10K_X26_Y49_N0, M10K_X49_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 9           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 11          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|Mult0~mac                                            ; Two Independent 18x18 ; DSP_X32_Y6_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; data_in:data|data_source:data_sim|Mult0~8                                                                  ; Two Independent 18x18 ; DSP_X32_Y43_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|Mult0~8                         ; Two Independent 18x18 ; DSP_X32_Y51_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|Mult0~8                   ; Two Independent 18x18 ; DSP_X20_Y45_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12        ; Two Independent 18x18 ; DSP_X32_Y49_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12  ; Two Independent 18x18 ; DSP_X20_Y47_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533       ; Sum of two 18x18      ; DSP_X32_Y47_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533 ; Sum of two 18x18      ; DSP_X20_Y43_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874       ; Two Independent 18x18 ; DSP_X32_Y45_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874 ; Two Independent 18x18 ; DSP_X20_Y41_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|Mult0~8                 ; Two Independent 18x18 ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 32,175 / 289,320 ( 11 % ) ;
; C12 interconnects                           ; 929 / 13,420 ( 7 % )      ;
; C2 interconnects                            ; 12,135 / 119,108 ( 10 % ) ;
; C4 interconnects                            ; 7,425 / 56,300 ( 13 % )   ;
; DQS bus muxes                               ; 1 / 25 ( 4 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 1 / 25 ( 4 % )            ;
; Direct links                                ; 1,788 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 122 / 156 ( 78 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,905 / 84,580 ( 7 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,357 / 12,676 ( 11 % )   ;
; R14/C12 interconnect drivers                ; 1,992 / 20,720 ( 10 % )   ;
; R3 interconnects                            ; 15,478 / 130,992 ( 12 % ) ;
; R6 interconnects                            ; 23,366 / 266,960 ( 9 % )  ;
; Spine clocks                                ; 21 / 360 ( 6 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 15           ; 0            ; 15           ; 0            ; 8            ; 161       ; 15           ; 0            ; 161       ; 161       ; 23           ; 95           ; 0            ; 0            ; 0            ; 23           ; 95           ; 0            ; 0            ; 0            ; 30           ; 95           ; 118          ; 0            ; 0            ; 0            ; 0            ; 87           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 146          ; 161          ; 146          ; 161          ; 153          ; 0         ; 146          ; 161          ; 0         ; 0         ; 138          ; 66           ; 161          ; 161          ; 161          ; 138          ; 66           ; 161          ; 161          ; 161          ; 131          ; 66           ; 43           ; 161          ; 161          ; 161          ; 161          ; 74           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DAC_DA[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CLK_A           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CLK_B           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_CLK_A           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_WRT_A           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_CLK_B           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_WRT_B           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_cs_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_din             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DA[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OEB_A           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_OTR_A           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OEB_B           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_OTR_B           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_MODE            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OSC_SMA_ADC4        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; POWER_ON            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SMA_DAC4            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; adc_dout            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                      ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                    ; Destination Clock(s)                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk          ; nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 4304.9            ;
; clock_50                                                                           ; clock_50                                                                  ; 602.9             ;
; clock_50,nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 428.8             ;
; altera_reserved_tck                                                                ; altera_reserved_tck                                                       ; 236.9             ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; 1.866             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; 1.862             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                 ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; 1.792             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.754             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; 1.754             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; 1.737             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; 1.728             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                            ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.721             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[2]                                                                                                                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.720             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                  ; 1.720             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                              ; 1.714             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.712             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                  ; 1.683             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.682             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.654             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                              ; 1.652             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.639             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                              ; 1.626             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.622             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                  ; 1.621             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.608             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                              ; 1.605             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.602             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.593             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                     ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.589             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120]                                                                                                                                                     ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|packet_in_progress                                                                                                                                                                                        ; 1.576             ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_seno[0]                                                                                                                                                                                                                                                 ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]                                                                                                                                                                                                                                    ; 1.508             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.505             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                          ; 1.470             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                  ; 1.470             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.469             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.468             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                           ; 1.463             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.457             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.452             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.446             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.444             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.432             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                          ; 1.422             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.421             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                         ; 1.420             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.420             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ; 1.419             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                          ; 1.417             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.417             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                            ; 1.416             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.411             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                   ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.407             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] ; 1.405             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                         ; 1.404             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                          ; 1.404             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                          ; 1.403             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                          ; 1.403             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                    ; 1.402             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[10]                                     ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a31~porta_address_reg0        ; 1.399             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                  ; 1.397             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                  ; 1.395             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[1]                                      ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a31~porta_address_reg0        ; 1.392             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[0]                                      ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a31~porta_address_reg0        ; 1.392             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.392             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[2]                                                                                                                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                  ; 1.383             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[7]                                      ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a31~porta_address_reg0        ; 1.383             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[6]                                      ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a31~porta_address_reg0        ; 1.383             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.375             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                          ; 1.365             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|limpiando_arrays                                                                                                                                                                                                                                                   ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                               ; 1.364             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                 ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; 1.348             ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]                                                                                                                                                                                                                                                                        ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[1]                                                                                                                                                                                                                                                                ; 1.345             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[3]                                        ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a31~porta_address_reg0          ; 1.342             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[2]                                        ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a31~porta_address_reg0          ; 1.342             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                           ; 1.341             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                              ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.339             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.338             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                       ; 1.338             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                           ; 1.329             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.320             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                            ; 1.315             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|packet_in_progress                                                                                                                                                                                        ; 1.313             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                 ; 1.312             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                        ; 1.311             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.309             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[9]                                        ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a5~porta_address_reg0           ; 1.309             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[8]                                        ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a5~porta_address_reg0           ; 1.309             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_up_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_up_s1_translator|wait_latency_counter[0]                                                                                                                                                                                 ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                     ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                     ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.302             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                       ; 1.300             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[1]                                        ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a5~porta_address_reg0           ; 1.296             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[0]                                        ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a5~porta_address_reg0           ; 1.296             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|ciclos_completados[1]                                                                                                                                                                                                                                              ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|ciclos_completados[15]                                                                                                                                                                                                                                     ; 1.290             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[32]                                                                                                                                                                                                                                                             ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a0~porta_datain_reg0            ; 1.289             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[36]                                                                                                                                                                                                                                                             ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a4~porta_datain_reg0            ; 1.289             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[35]                                                                                                                                                                                                                                                             ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a3~porta_datain_reg0            ; 1.289             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[33]                                                                                                                                                                                                                                                             ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a1~porta_datain_reg0            ; 1.289             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "signal_processing_template"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 142 pins of 157 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 32
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G9
    Info (11162): control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 35 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clk~inputCLKENA0 with 5214 fanout uses global clock CLKCTRL_G6
    Info (11162): control:nios|Clock_divider:clk_div|clock_out~CLKENA0 with 4901 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing.sdc'
Warning (332174): Ignored filter at timing.sdc(4): clk_custom could not be matched with a register File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 4
Warning (332049): Ignored create_clock at timing.sdc(4): Argument <targets> is an empty collection File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 4
    Info (332050): create_clock -name CLK_CUSTOM -period 15.000ns [get_registers {clk_custom}] File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 4
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332145): Command "update_timing_netlist" found in SDC file is not a proper SDC command and is being ignored
Warning (332174): Ignored filter at timing.sdc(17): signal_processing:signal_processing_inst|parameter_0_reg[*] could not be matched with a register File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 17
Warning (332049): Ignored set_false_path at timing.sdc(17): Argument <from> is an empty collection File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 17
    Info (332050): set_false_path -from [get_registers {signal_processing:signal_processing_inst|parameter_0_reg[*]} ] -to [get_registers {signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[*]}] File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 17
Warning (332049): Ignored set_false_path at timing.sdc(20): Argument <from> is an empty collection File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {signal_processing:signal_processing_inst|parameter_0_reg[*]} ] -to [get_registers {signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[*]}] File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/timing.sdc Line: 20
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:nios|*:nios2|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:nios|*:nios2|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: nios|nios2|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000     clock_50
    Info (332111):    3.333 control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    3.333 control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 HPS_DDR3_CK_N
    Info (332111):    3.333 HPS_DDR3_CK_P
    Info (332111):    3.333 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    3.333 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    3.333 nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):   15.384 nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    3.076 nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 358 registers into blocks of type DSP block
    Extra Info (176220): Created 230 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:11
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:27
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:07
Info (170193): Fitter routing operations beginning
Info (170089): 4e+03 ns of routing delay (approximately 2.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:04:18
Info (11888): Total time spent on timing analysis during the Fitter is 152.73 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:44
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 30 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_DDR3_DQ[8] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[9] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[10] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[11] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[12] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[13] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[14] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[15] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[16] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[17] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[18] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[19] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[20] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[21] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[22] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[23] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[24] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[25] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[26] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[27] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[28] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[29] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[30] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[31] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQS_N[1] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 27
    Info (169065): Pin HPS_DDR3_DQS_N[2] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 27
    Info (169065): Pin HPS_DDR3_DQS_N[3] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 27
    Info (169065): Pin HPS_DDR3_DQS_P[1] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 28
    Info (169065): Pin HPS_DDR3_DQS_P[2] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 28
    Info (169065): Pin HPS_DDR3_DQS_P[3] has a permanently disabled output enable File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 28
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 27
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/signal_processing_template.v Line: 28
Info (144001): Generated suppressed messages file C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/output_files/signal_processing_template.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 7199 megabytes
    Info: Processing ended: Thu Oct 06 18:38:38 2022
    Info: Elapsed time: 00:19:37
    Info: Total CPU time (on all processors): 00:22:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/output_files/signal_processing_template.fit.smsg.


