
Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ec0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08006060  08006060  00007060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006108  08006108  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  08006108  08006108  00007108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006110  08006110  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006110  08006110  00007110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006114  08006114  00007114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006118  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008068  2**0
                  CONTENTS
 10 .bss          000004c4  20000068  20000068  00008068  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000052c  2000052c  00008068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000efd9  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033e7  00000000  00000000  00017071  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd0  00000000  00000000  0001a458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008cf  00000000  00000000  0001b028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022a1d  00000000  00000000  0001b8f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013705  00000000  00000000  0003e314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c32c4  00000000  00000000  00051a19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00114cdd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003334  00000000  00000000  00114d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  00118054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006048 	.word	0x08006048

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08006048 	.word	0x08006048

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000286:	4b0c      	ldr	r3, [pc, #48]	@ (80002b8 <MX_DMA_Init+0x38>)
 8000288:	695b      	ldr	r3, [r3, #20]
 800028a:	4a0b      	ldr	r2, [pc, #44]	@ (80002b8 <MX_DMA_Init+0x38>)
 800028c:	f043 0301 	orr.w	r3, r3, #1
 8000290:	6153      	str	r3, [r2, #20]
 8000292:	4b09      	ldr	r3, [pc, #36]	@ (80002b8 <MX_DMA_Init+0x38>)
 8000294:	695b      	ldr	r3, [r3, #20]
 8000296:	f003 0301 	and.w	r3, r3, #1
 800029a:	607b      	str	r3, [r7, #4]
 800029c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800029e:	2200      	movs	r2, #0
 80002a0:	2100      	movs	r1, #0
 80002a2:	2010      	movs	r0, #16
 80002a4:	f000 fcc7 	bl	8000c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80002a8:	2010      	movs	r0, #16
 80002aa:	f000 fce0 	bl	8000c6e <HAL_NVIC_EnableIRQ>

}
 80002ae:	bf00      	nop
 80002b0:	3708      	adds	r7, #8
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40021000 	.word	0x40021000

080002bc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b08a      	sub	sp, #40	@ 0x28
 80002c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c2:	f107 0314 	add.w	r3, r7, #20
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]
 80002d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d2:	4b4f      	ldr	r3, [pc, #316]	@ (8000410 <MX_GPIO_Init+0x154>)
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	4a4e      	ldr	r2, [pc, #312]	@ (8000410 <MX_GPIO_Init+0x154>)
 80002d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80002dc:	6153      	str	r3, [r2, #20]
 80002de:	4b4c      	ldr	r3, [pc, #304]	@ (8000410 <MX_GPIO_Init+0x154>)
 80002e0:	695b      	ldr	r3, [r3, #20]
 80002e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80002e6:	613b      	str	r3, [r7, #16]
 80002e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002ea:	4b49      	ldr	r3, [pc, #292]	@ (8000410 <MX_GPIO_Init+0x154>)
 80002ec:	695b      	ldr	r3, [r3, #20]
 80002ee:	4a48      	ldr	r2, [pc, #288]	@ (8000410 <MX_GPIO_Init+0x154>)
 80002f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80002f4:	6153      	str	r3, [r2, #20]
 80002f6:	4b46      	ldr	r3, [pc, #280]	@ (8000410 <MX_GPIO_Init+0x154>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80002fe:	60fb      	str	r3, [r7, #12]
 8000300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000302:	4b43      	ldr	r3, [pc, #268]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000304:	695b      	ldr	r3, [r3, #20]
 8000306:	4a42      	ldr	r2, [pc, #264]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800030c:	6153      	str	r3, [r2, #20]
 800030e:	4b40      	ldr	r3, [pc, #256]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000310:	695b      	ldr	r3, [r3, #20]
 8000312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000316:	60bb      	str	r3, [r7, #8]
 8000318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800031a:	4b3d      	ldr	r3, [pc, #244]	@ (8000410 <MX_GPIO_Init+0x154>)
 800031c:	695b      	ldr	r3, [r3, #20]
 800031e:	4a3c      	ldr	r2, [pc, #240]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000320:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000324:	6153      	str	r3, [r2, #20]
 8000326:	4b3a      	ldr	r3, [pc, #232]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000328:	695b      	ldr	r3, [r3, #20]
 800032a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800032e:	607b      	str	r3, [r7, #4]
 8000330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000332:	4b37      	ldr	r3, [pc, #220]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000334:	695b      	ldr	r3, [r3, #20]
 8000336:	4a36      	ldr	r2, [pc, #216]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000338:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800033c:	6153      	str	r3, [r2, #20]
 800033e:	4b34      	ldr	r3, [pc, #208]	@ (8000410 <MX_GPIO_Init+0x154>)
 8000340:	695b      	ldr	r3, [r3, #20]
 8000342:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000346:	603b      	str	r3, [r7, #0]
 8000348:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	2120      	movs	r1, #32
 800034e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000352:	f001 fa37 	bl	80017c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000356:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800035a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800035c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000360:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000362:	2300      	movs	r3, #0
 8000364:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000366:	f107 0314 	add.w	r3, r7, #20
 800036a:	4619      	mov	r1, r3
 800036c:	4829      	ldr	r0, [pc, #164]	@ (8000414 <MX_GPIO_Init+0x158>)
 800036e:	f001 f89f 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000372:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000376:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000378:	2303      	movs	r3, #3
 800037a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037c:	2300      	movs	r3, #0
 800037e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000380:	f107 0314 	add.w	r3, r7, #20
 8000384:	4619      	mov	r1, r3
 8000386:	4823      	ldr	r0, [pc, #140]	@ (8000414 <MX_GPIO_Init+0x158>)
 8000388:	f001 f892 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800038c:	f649 73d3 	movw	r3, #40915	@ 0x9fd3
 8000390:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000392:	2303      	movs	r3, #3
 8000394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000396:	2300      	movs	r3, #0
 8000398:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039a:	f107 0314 	add.w	r3, r7, #20
 800039e:	4619      	mov	r1, r3
 80003a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003a4:	f001 f884 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80003a8:	2320      	movs	r3, #32
 80003aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ac:	2301      	movs	r3, #1
 80003ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b0:	2300      	movs	r3, #0
 80003b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b4:	2300      	movs	r3, #0
 80003b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003b8:	f107 0314 	add.w	r3, r7, #20
 80003bc:	4619      	mov	r1, r3
 80003be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003c2:	f001 f875 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80003c6:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 80003ca:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003cc:	2303      	movs	r3, #3
 80003ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d0:	2300      	movs	r3, #0
 80003d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003d4:	f107 0314 	add.w	r3, r7, #20
 80003d8:	4619      	mov	r1, r3
 80003da:	480f      	ldr	r0, [pc, #60]	@ (8000418 <MX_GPIO_Init+0x15c>)
 80003dc:	f001 f868 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80003e0:	2304      	movs	r3, #4
 80003e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003e4:	2303      	movs	r3, #3
 80003e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e8:	2300      	movs	r3, #0
 80003ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003ec:	f107 0314 	add.w	r3, r7, #20
 80003f0:	4619      	mov	r1, r3
 80003f2:	480a      	ldr	r0, [pc, #40]	@ (800041c <MX_GPIO_Init+0x160>)
 80003f4:	f001 f85c 	bl	80014b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2100      	movs	r1, #0
 80003fc:	2028      	movs	r0, #40	@ 0x28
 80003fe:	f000 fc1a 	bl	8000c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000402:	2028      	movs	r0, #40	@ 0x28
 8000404:	f000 fc33 	bl	8000c6e <HAL_NVIC_EnableIRQ>

}
 8000408:	bf00      	nop
 800040a:	3728      	adds	r7, #40	@ 0x28
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	40021000 	.word	0x40021000
 8000414:	48000800 	.word	0x48000800
 8000418:	48000400 	.word	0x48000400
 800041c:	48000c00 	.word	0x48000c00

08000420 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000428:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800042c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000430:	f003 0301 	and.w	r3, r3, #1
 8000434:	2b00      	cmp	r3, #0
 8000436:	d013      	beq.n	8000460 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000438:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800043c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000440:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000444:	2b00      	cmp	r3, #0
 8000446:	d00b      	beq.n	8000460 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000448:	e000      	b.n	800044c <ITM_SendChar+0x2c>
    {
      __NOP();
 800044a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800044c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2b00      	cmp	r3, #0
 8000454:	d0f9      	beq.n	800044a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000456:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800045a:	687a      	ldr	r2, [r7, #4]
 800045c:	b2d2      	uxtb	r2, r2
 800045e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000460:	687b      	ldr	r3, [r7, #4]
}
 8000462:	4618      	mov	r0, r3
 8000464:	370c      	adds	r7, #12
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr

0800046e <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 800046e:	b580      	push	{r7, lr}
 8000470:	b086      	sub	sp, #24
 8000472:	af00      	add	r7, sp, #0
 8000474:	60f8      	str	r0, [r7, #12]
 8000476:	60b9      	str	r1, [r7, #8]
 8000478:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800047a:	2300      	movs	r3, #0
 800047c:	617b      	str	r3, [r7, #20]
 800047e:	e009      	b.n	8000494 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	1c5a      	adds	r2, r3, #1
 8000484:	60ba      	str	r2, [r7, #8]
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff ffc9 	bl	8000420 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	3301      	adds	r3, #1
 8000492:	617b      	str	r3, [r7, #20]
 8000494:	697a      	ldr	r2, [r7, #20]
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	429a      	cmp	r2, r3
 800049a:	dbf1      	blt.n	8000480 <_write+0x12>
  }
  return len;
 800049c:	687b      	ldr	r3, [r7, #4]
}
 800049e:	4618      	mov	r0, r3
 80004a0:	3718      	adds	r7, #24
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
	...

080004a8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	4603      	mov	r3, r0
 80004b0:	80fb      	strh	r3, [r7, #6]
	if ( GPIO_Pin == B1_Pin )
 80004b2:	88fb      	ldrh	r3, [r7, #6]
 80004b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80004b8:	d104      	bne.n	80004c4 <HAL_GPIO_EXTI_Callback+0x1c>
		 *  When jumping to application directly from here, interrupts in application do not work.
		 *  This might be due to incorrect de-initialization of peripherals.
		 *  A work around can be to save a flag in flash that tells us it time to jump, perform a
		 *  system restart and jump to application first in main before initializing any peripherals.
		 * */
		systemRestart_setFlag( GO_APP );
 80004ba:	4804      	ldr	r0, [pc, #16]	@ (80004cc <HAL_GPIO_EXTI_Callback+0x24>)
 80004bc:	f004 fe22 	bl	8005104 <systemRestart_setFlag>
		systemRestart_restart();
 80004c0:	f004 fe70 	bl	80051a4 <systemRestart_restart>

	}
}
 80004c4:	bf00      	nop
 80004c6:	3708      	adds	r7, #8
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	abb0abb0 	.word	0xabb0abb0

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	// check if we should stay in boot or jump to app.
	uint32_t flag = 0;
 80004d6:	2300      	movs	r3, #0
 80004d8:	607b      	str	r3, [r7, #4]
	systemRestart_getFlag( &flag );
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	4618      	mov	r0, r3
 80004de:	f004 fe29 	bl	8005134 <systemRestart_getFlag>
	if( flag == GO_APP )
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	4a10      	ldr	r2, [pc, #64]	@ (8000528 <main+0x58>)
 80004e6:	4293      	cmp	r3, r2
 80004e8:	d101      	bne.n	80004ee <main+0x1e>
	{
		// jump.
		systemRestart_jumpToApp();
 80004ea:	f004 fe3f 	bl	800516c <systemRestart_jumpToApp>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ee:	f000 fa61 	bl	80009b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f2:	f000 f81f 	bl	8000534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f6:	f7ff fee1 	bl	80002bc <MX_GPIO_Init>
  MX_DMA_Init();
 80004fa:	f7ff fec1 	bl	8000280 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80004fe:	f000 f98b 	bl	8000818 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // initiate command handler first to be ready to register other modules.
  cmdhandler_init( &huart2 );
 8000502:	480a      	ldr	r0, [pc, #40]	@ (800052c <main+0x5c>)
 8000504:	f004 f866 	bl	80045d4 <cmdhandler_init>

  led_init();
 8000508:	f004 fb12 	bl	8004b30 <led_init>
  flash_init();
 800050c:	f004 f9ba 	bl	8004884 <flash_init>
  fwUpgrade_init();
 8000510:	f004 fabc 	bl	8004a8c <fwUpgrade_init>



  scheduler_init();
 8000514:	f004 fb66 	bl	8004be4 <scheduler_init>
  scheduler_addTask( 50, led_run );
 8000518:	4905      	ldr	r1, [pc, #20]	@ (8000530 <main+0x60>)
 800051a:	2032      	movs	r0, #50	@ 0x32
 800051c:	f004 fbbc 	bl	8004c98 <scheduler_addTask>
  scheduler_run();
 8000520:	f004 fc44 	bl	8004dac <scheduler_run>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000524:	bf00      	nop
 8000526:	e7fd      	b.n	8000524 <main+0x54>
 8000528:	abb0abb0 	.word	0xabb0abb0
 800052c:	20000088 	.word	0x20000088
 8000530:	08004b77 	.word	0x08004b77

08000534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b0a6      	sub	sp, #152	@ 0x98
 8000538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800053e:	2228      	movs	r2, #40	@ 0x28
 8000540:	2100      	movs	r1, #0
 8000542:	4618      	mov	r0, r3
 8000544:	f005 f807 	bl	8005556 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000548:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]
 8000556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2258      	movs	r2, #88	@ 0x58
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f004 fff9 	bl	8005556 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000564:	2302      	movs	r3, #2
 8000566:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000568:	2301      	movs	r3, #1
 800056a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800056c:	2310      	movs	r3, #16
 800056e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000572:	2302      	movs	r3, #2
 8000574:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000578:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800057c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000580:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000584:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000588:	2300      	movs	r3, #0
 800058a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000592:	4618      	mov	r0, r3
 8000594:	f001 f960 	bl	8001858 <HAL_RCC_OscConfig>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800059e:	f000 f827 	bl	80005f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a2:	230f      	movs	r3, #15
 80005a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a6:	2302      	movs	r3, #2
 80005a8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005aa:	2300      	movs	r3, #0
 80005ac:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005b2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b4:	2300      	movs	r3, #0
 80005b6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005b8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80005bc:	2102      	movs	r1, #2
 80005be:	4618      	mov	r0, r3
 80005c0:	f002 f99e 	bl	8002900 <HAL_RCC_ClockConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005ca:	f000 f811 	bl	80005f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80005ce:	2302      	movs	r3, #2
 80005d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	4618      	mov	r0, r3
 80005da:	f002 fbb1 	bl	8002d40 <HAL_RCCEx_PeriphCLKConfig>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80005e4:	f000 f804 	bl	80005f0 <Error_Handler>
  }
}
 80005e8:	bf00      	nop
 80005ea:	3798      	adds	r7, #152	@ 0x98
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f4:	b672      	cpsid	i
}
 80005f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <Error_Handler+0x8>

080005fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000602:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <HAL_MspInit+0x44>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	4a0e      	ldr	r2, [pc, #56]	@ (8000640 <HAL_MspInit+0x44>)
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	6193      	str	r3, [r2, #24]
 800060e:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <HAL_MspInit+0x44>)
 8000610:	699b      	ldr	r3, [r3, #24]
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800061a:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <HAL_MspInit+0x44>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	4a08      	ldr	r2, [pc, #32]	@ (8000640 <HAL_MspInit+0x44>)
 8000620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000624:	61d3      	str	r3, [r2, #28]
 8000626:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <HAL_MspInit+0x44>)
 8000628:	69db      	ldr	r3, [r3, #28]
 800062a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800062e:	603b      	str	r3, [r7, #0]
 8000630:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000632:	2007      	movs	r0, #7
 8000634:	f000 faf4 	bl	8000c20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40021000 	.word	0x40021000

08000644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <NMI_Handler+0x4>

0800064c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <HardFault_Handler+0x4>

08000654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <MemManage_Handler+0x4>

0800065c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <BusFault_Handler+0x4>

08000664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <UsageFault_Handler+0x4>

0800066c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr

0800067a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800067a:	b480      	push	{r7}
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr

08000688 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr

08000696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000696:	b580      	push	{r7, lr}
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800069a:	f000 f9d1 	bl	8000a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80006a8:	4802      	ldr	r0, [pc, #8]	@ (80006b4 <DMA1_Channel6_IRQHandler+0x10>)
 80006aa:	f000 fc1c 	bl	8000ee6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	20000110 	.word	0x20000110

080006b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80006bc:	4802      	ldr	r0, [pc, #8]	@ (80006c8 <USART2_IRQHandler+0x10>)
 80006be:	f002 fe35 	bl	800332c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000088 	.word	0x20000088

080006cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80006d0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80006d4:	f001 f8a8 	bl	8001828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80006d8:	bf00      	nop
 80006da:	bd80      	pop	{r7, pc}

080006dc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]
 80006ec:	e00a      	b.n	8000704 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80006ee:	f3af 8000 	nop.w
 80006f2:	4601      	mov	r1, r0
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	1c5a      	adds	r2, r3, #1
 80006f8:	60ba      	str	r2, [r7, #8]
 80006fa:	b2ca      	uxtb	r2, r1
 80006fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	3301      	adds	r3, #1
 8000702:	617b      	str	r3, [r7, #20]
 8000704:	697a      	ldr	r2, [r7, #20]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	429a      	cmp	r2, r3
 800070a:	dbf0      	blt.n	80006ee <_read+0x12>
  }

  return len;
 800070c:	687b      	ldr	r3, [r7, #4]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3718      	adds	r7, #24
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000716:	b480      	push	{r7}
 8000718:	b083      	sub	sp, #12
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800071e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000722:	4618      	mov	r0, r3
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr

0800072e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800072e:	b480      	push	{r7}
 8000730:	b083      	sub	sp, #12
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
 8000736:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800073e:	605a      	str	r2, [r3, #4]
  return 0;
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <_isatty>:

int _isatty(int file)
{
 800074e:	b480      	push	{r7}
 8000750:	b083      	sub	sp, #12
 8000752:	af00      	add	r7, sp, #0
 8000754:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000756:	2301      	movs	r3, #1
}
 8000758:	4618      	mov	r0, r3
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000770:	2300      	movs	r3, #0
}
 8000772:	4618      	mov	r0, r3
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
	...

08000780 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000788:	4a14      	ldr	r2, [pc, #80]	@ (80007dc <_sbrk+0x5c>)
 800078a:	4b15      	ldr	r3, [pc, #84]	@ (80007e0 <_sbrk+0x60>)
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000794:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <_sbrk+0x64>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d102      	bne.n	80007a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800079c:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <_sbrk+0x64>)
 800079e:	4a12      	ldr	r2, [pc, #72]	@ (80007e8 <_sbrk+0x68>)
 80007a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007a2:	4b10      	ldr	r3, [pc, #64]	@ (80007e4 <_sbrk+0x64>)
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	693a      	ldr	r2, [r7, #16]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d207      	bcs.n	80007c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007b0:	f004 ff30 	bl	8005614 <__errno>
 80007b4:	4603      	mov	r3, r0
 80007b6:	220c      	movs	r2, #12
 80007b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ba:	f04f 33ff 	mov.w	r3, #4294967295
 80007be:	e009      	b.n	80007d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007c0:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <_sbrk+0x64>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007c6:	4b07      	ldr	r3, [pc, #28]	@ (80007e4 <_sbrk+0x64>)
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	4a05      	ldr	r2, [pc, #20]	@ (80007e4 <_sbrk+0x64>)
 80007d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007d2:	68fb      	ldr	r3, [r7, #12]
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	3718      	adds	r7, #24
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20010000 	.word	0x20010000
 80007e0:	00000400 	.word	0x00000400
 80007e4:	20000084 	.word	0x20000084
 80007e8:	20000530 	.word	0x20000530

080007ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007f0:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <SystemInit+0x28>)
 80007f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007f6:	4a07      	ldr	r2, [pc, #28]	@ (8000814 <SystemInit+0x28>)
 80007f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8000800:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <SystemInit+0x28>)
 8000802:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000806:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	e000ed00 	.word	0xe000ed00

08000818 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800081c:	4b14      	ldr	r3, [pc, #80]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 800081e:	4a15      	ldr	r2, [pc, #84]	@ (8000874 <MX_USART2_UART_Init+0x5c>)
 8000820:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000822:	4b13      	ldr	r3, [pc, #76]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 8000824:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000828:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800082a:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000830:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 800083e:	220c      	movs	r2, #12
 8000840:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000842:	4b0b      	ldr	r3, [pc, #44]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000848:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 800084a:	2200      	movs	r2, #0
 800084c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084e:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 8000850:	2200      	movs	r2, #0
 8000852:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 8000856:	2200      	movs	r2, #0
 8000858:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_USART2_UART_Init+0x58>)
 800085c:	f002 fc8e 	bl	800317c <HAL_UART_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000866:	f7ff fec3 	bl	80005f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000088 	.word	0x20000088
 8000874:	40004400 	.word	0x40004400

08000878 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a2e      	ldr	r2, [pc, #184]	@ (8000950 <HAL_UART_MspInit+0xd8>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d156      	bne.n	8000948 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800089a:	4b2e      	ldr	r3, [pc, #184]	@ (8000954 <HAL_UART_MspInit+0xdc>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	4a2d      	ldr	r2, [pc, #180]	@ (8000954 <HAL_UART_MspInit+0xdc>)
 80008a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008a4:	61d3      	str	r3, [r2, #28]
 80008a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000954 <HAL_UART_MspInit+0xdc>)
 80008a8:	69db      	ldr	r3, [r3, #28]
 80008aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	4b28      	ldr	r3, [pc, #160]	@ (8000954 <HAL_UART_MspInit+0xdc>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	4a27      	ldr	r2, [pc, #156]	@ (8000954 <HAL_UART_MspInit+0xdc>)
 80008b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008bc:	6153      	str	r3, [r2, #20]
 80008be:	4b25      	ldr	r3, [pc, #148]	@ (8000954 <HAL_UART_MspInit+0xdc>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008ca:	230c      	movs	r3, #12
 80008cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008da:	2307      	movs	r3, #7
 80008dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	4619      	mov	r1, r3
 80008e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e8:	f000 fde2 	bl	80014b0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80008ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 80008ee:	4a1b      	ldr	r2, [pc, #108]	@ (800095c <HAL_UART_MspInit+0xe4>)
 80008f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008f2:	4b19      	ldr	r3, [pc, #100]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008f8:	4b17      	ldr	r3, [pc, #92]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80008fe:	4b16      	ldr	r3, [pc, #88]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 8000900:	2280      	movs	r2, #128	@ 0x80
 8000902:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000904:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800090a:	4b13      	ldr	r3, [pc, #76]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 800090c:	2200      	movs	r2, #0
 800090e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000910:	4b11      	ldr	r3, [pc, #68]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000916:	4b10      	ldr	r3, [pc, #64]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 8000918:	2200      	movs	r2, #0
 800091a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800091c:	480e      	ldr	r0, [pc, #56]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 800091e:	f000 f9c0 	bl	8000ca2 <HAL_DMA_Init>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8000928:	f7ff fe62 	bl	80005f0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a0a      	ldr	r2, [pc, #40]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 8000930:	675a      	str	r2, [r3, #116]	@ 0x74
 8000932:	4a09      	ldr	r2, [pc, #36]	@ (8000958 <HAL_UART_MspInit+0xe0>)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000938:	2200      	movs	r2, #0
 800093a:	2100      	movs	r1, #0
 800093c:	2026      	movs	r0, #38	@ 0x26
 800093e:	f000 f97a 	bl	8000c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000942:	2026      	movs	r0, #38	@ 0x26
 8000944:	f000 f993 	bl	8000c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000948:	bf00      	nop
 800094a:	3728      	adds	r7, #40	@ 0x28
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40004400 	.word	0x40004400
 8000954:	40021000 	.word	0x40021000
 8000958:	20000110 	.word	0x20000110
 800095c:	4002006c 	.word	0x4002006c

08000960 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000960:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000998 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000964:	f7ff ff42 	bl	80007ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000968:	480c      	ldr	r0, [pc, #48]	@ (800099c <LoopForever+0x6>)
  ldr r1, =_edata
 800096a:	490d      	ldr	r1, [pc, #52]	@ (80009a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800096c:	4a0d      	ldr	r2, [pc, #52]	@ (80009a4 <LoopForever+0xe>)
  movs r3, #0
 800096e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000970:	e002      	b.n	8000978 <LoopCopyDataInit>

08000972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000976:	3304      	adds	r3, #4

08000978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800097c:	d3f9      	bcc.n	8000972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800097e:	4a0a      	ldr	r2, [pc, #40]	@ (80009a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000980:	4c0a      	ldr	r4, [pc, #40]	@ (80009ac <LoopForever+0x16>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000984:	e001      	b.n	800098a <LoopFillZerobss>

08000986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000988:	3204      	adds	r2, #4

0800098a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800098c:	d3fb      	bcc.n	8000986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800098e:	f004 fe47 	bl	8005620 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000992:	f7ff fd9d 	bl	80004d0 <main>

08000996 <LoopForever>:

LoopForever:
    b LoopForever
 8000996:	e7fe      	b.n	8000996 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000998:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800099c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80009a4:	08006118 	.word	0x08006118
  ldr r2, =_sbss
 80009a8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80009ac:	2000052c 	.word	0x2000052c

080009b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009b0:	e7fe      	b.n	80009b0 <ADC1_2_IRQHandler>
	...

080009b4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009b8:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <HAL_Init+0x28>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a07      	ldr	r2, [pc, #28]	@ (80009dc <HAL_Init+0x28>)
 80009be:	f043 0310 	orr.w	r3, r3, #16
 80009c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c4:	2003      	movs	r0, #3
 80009c6:	f000 f92b 	bl	8000c20 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ca:	2000      	movs	r0, #0
 80009cc:	f000 f808 	bl	80009e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009d0:	f7ff fe14 	bl	80005fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40022000 	.word	0x40022000

080009e0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009e8:	4b12      	ldr	r3, [pc, #72]	@ (8000a34 <HAL_InitTick+0x54>)
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <HAL_InitTick+0x58>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	4619      	mov	r1, r3
 80009f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fe:	4618      	mov	r0, r3
 8000a00:	f000 f943 	bl	8000c8a <HAL_SYSTICK_Config>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	e00e      	b.n	8000a2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2b0f      	cmp	r3, #15
 8000a12:	d80a      	bhi.n	8000a2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a14:	2200      	movs	r2, #0
 8000a16:	6879      	ldr	r1, [r7, #4]
 8000a18:	f04f 30ff 	mov.w	r0, #4294967295
 8000a1c:	f000 f90b 	bl	8000c36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a20:	4a06      	ldr	r2, [pc, #24]	@ (8000a3c <HAL_InitTick+0x5c>)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a26:	2300      	movs	r3, #0
 8000a28:	e000      	b.n	8000a2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20000000 	.word	0x20000000
 8000a38:	20000008 	.word	0x20000008
 8000a3c:	20000004 	.word	0x20000004

08000a40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a44:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_IncTick+0x20>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	461a      	mov	r2, r3
 8000a4a:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <HAL_IncTick+0x24>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4413      	add	r3, r2
 8000a50:	4a04      	ldr	r2, [pc, #16]	@ (8000a64 <HAL_IncTick+0x24>)
 8000a52:	6013      	str	r3, [r2, #0]
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	20000008 	.word	0x20000008
 8000a64:	20000154 	.word	0x20000154

08000a68 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a6c:	4b03      	ldr	r3, [pc, #12]	@ (8000a7c <HAL_GetTick+0x14>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	20000154 	.word	0x20000154

08000a80 <__NVIC_SetPriorityGrouping>:
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f003 0307 	and.w	r3, r3, #7
 8000a8e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a96:	68ba      	ldr	r2, [r7, #8]
 8000a98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000aac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ab2:	4a04      	ldr	r2, [pc, #16]	@ (8000ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	60d3      	str	r3, [r2, #12]
}
 8000ab8:	bf00      	nop
 8000aba:	3714      	adds	r7, #20
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <__NVIC_GetPriorityGrouping>:
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000acc:	4b04      	ldr	r3, [pc, #16]	@ (8000ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	0a1b      	lsrs	r3, r3, #8
 8000ad2:	f003 0307 	and.w	r3, r3, #7
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <__NVIC_EnableIRQ>:
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	db0b      	blt.n	8000b0e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	f003 021f 	and.w	r2, r3, #31
 8000afc:	4907      	ldr	r1, [pc, #28]	@ (8000b1c <__NVIC_EnableIRQ+0x38>)
 8000afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b02:	095b      	lsrs	r3, r3, #5
 8000b04:	2001      	movs	r0, #1
 8000b06:	fa00 f202 	lsl.w	r2, r0, r2
 8000b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	e000e100 	.word	0xe000e100

08000b20 <__NVIC_SetPriority>:
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	6039      	str	r1, [r7, #0]
 8000b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	db0a      	blt.n	8000b4a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	b2da      	uxtb	r2, r3
 8000b38:	490c      	ldr	r1, [pc, #48]	@ (8000b6c <__NVIC_SetPriority+0x4c>)
 8000b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3e:	0112      	lsls	r2, r2, #4
 8000b40:	b2d2      	uxtb	r2, r2
 8000b42:	440b      	add	r3, r1
 8000b44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000b48:	e00a      	b.n	8000b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	b2da      	uxtb	r2, r3
 8000b4e:	4908      	ldr	r1, [pc, #32]	@ (8000b70 <__NVIC_SetPriority+0x50>)
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	f003 030f 	and.w	r3, r3, #15
 8000b56:	3b04      	subs	r3, #4
 8000b58:	0112      	lsls	r2, r2, #4
 8000b5a:	b2d2      	uxtb	r2, r2
 8000b5c:	440b      	add	r3, r1
 8000b5e:	761a      	strb	r2, [r3, #24]
}
 8000b60:	bf00      	nop
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	e000e100 	.word	0xe000e100
 8000b70:	e000ed00 	.word	0xe000ed00

08000b74 <NVIC_EncodePriority>:
{
 8000b74:	b480      	push	{r7}
 8000b76:	b089      	sub	sp, #36	@ 0x24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b88:	69fb      	ldr	r3, [r7, #28]
 8000b8a:	f1c3 0307 	rsb	r3, r3, #7
 8000b8e:	2b04      	cmp	r3, #4
 8000b90:	bf28      	it	cs
 8000b92:	2304      	movcs	r3, #4
 8000b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	3304      	adds	r3, #4
 8000b9a:	2b06      	cmp	r3, #6
 8000b9c:	d902      	bls.n	8000ba4 <NVIC_EncodePriority+0x30>
 8000b9e:	69fb      	ldr	r3, [r7, #28]
 8000ba0:	3b03      	subs	r3, #3
 8000ba2:	e000      	b.n	8000ba6 <NVIC_EncodePriority+0x32>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb2:	43da      	mvns	r2, r3
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	401a      	ands	r2, r3
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc6:	43d9      	mvns	r1, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bcc:	4313      	orrs	r3, r2
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3724      	adds	r7, #36	@ 0x24
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
	...

08000bdc <SysTick_Config>:
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bec:	d301      	bcc.n	8000bf2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e00f      	b.n	8000c12 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <SysTick_Config+0x40>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bfa:	210f      	movs	r1, #15
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	f7ff ff8e 	bl	8000b20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c04:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <SysTick_Config+0x40>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c0a:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <SysTick_Config+0x40>)
 8000c0c:	2207      	movs	r2, #7
 8000c0e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	e000e010 	.word	0xe000e010

08000c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f7ff ff29 	bl	8000a80 <__NVIC_SetPriorityGrouping>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}

08000c36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b086      	sub	sp, #24
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	60b9      	str	r1, [r7, #8]
 8000c40:	607a      	str	r2, [r7, #4]
 8000c42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c48:	f7ff ff3e 	bl	8000ac8 <__NVIC_GetPriorityGrouping>
 8000c4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	68b9      	ldr	r1, [r7, #8]
 8000c52:	6978      	ldr	r0, [r7, #20]
 8000c54:	f7ff ff8e 	bl	8000b74 <NVIC_EncodePriority>
 8000c58:	4602      	mov	r2, r0
 8000c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c5e:	4611      	mov	r1, r2
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff ff5d 	bl	8000b20 <__NVIC_SetPriority>
}
 8000c66:	bf00      	nop
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	4603      	mov	r3, r0
 8000c76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff31 	bl	8000ae4 <__NVIC_EnableIRQ>
}
 8000c82:	bf00      	nop
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f7ff ffa2 	bl	8000bdc <SysTick_Config>
 8000c98:	4603      	mov	r3, r0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b084      	sub	sp, #16
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d101      	bne.n	8000cb8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e037      	b.n	8000d28 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2202      	movs	r2, #2
 8000cbc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000cce:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000cd2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000cdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ce8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cf4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	69db      	ldr	r3, [r3, #28]
 8000cfa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f000 f9bc 	bl	8001088 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2201      	movs	r2, #1
 8000d1a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2200      	movs	r2, #0
 8000d22:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000d26:	2300      	movs	r3, #0
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d101      	bne.n	8000d50 <HAL_DMA_Start_IT+0x20>
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	e04a      	b.n	8000de6 <HAL_DMA_Start_IT+0xb6>
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	2201      	movs	r2, #1
 8000d54:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d13a      	bne.n	8000dd8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	2202      	movs	r2, #2
 8000d66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f022 0201 	bic.w	r2, r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	68b9      	ldr	r1, [r7, #8]
 8000d86:	68f8      	ldr	r0, [r7, #12]
 8000d88:	f000 f950 	bl	800102c <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d008      	beq.n	8000da6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f042 020e 	orr.w	r2, r2, #14
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	e00f      	b.n	8000dc6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f042 020a 	orr.w	r2, r2, #10
 8000db4:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f022 0204 	bic.w	r2, r2, #4
 8000dc4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f042 0201 	orr.w	r2, r2, #1
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	e005      	b.n	8000de4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000de0:	2302      	movs	r3, #2
 8000de2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8000de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3718      	adds	r7, #24
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000dee:	b480      	push	{r7}
 8000df0:	b083      	sub	sp, #12
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d101      	bne.n	8000e00 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	e02e      	b.n	8000e5e <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e06:	2b02      	cmp	r3, #2
 8000e08:	d008      	beq.n	8000e1c <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2204      	movs	r2, #4
 8000e0e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2200      	movs	r2, #0
 8000e14:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	e020      	b.n	8000e5e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f022 020e 	bic.w	r2, r2, #14
 8000e2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f022 0201 	bic.w	r2, r2, #1
 8000e3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e44:	2101      	movs	r1, #1
 8000e46:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2201      	movs	r2, #1
 8000e50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2200      	movs	r2, #0
 8000e58:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b084      	sub	sp, #16
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e72:	2300      	movs	r3, #0
 8000e74:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d005      	beq.n	8000e8c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2204      	movs	r2, #4
 8000e84:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	73fb      	strb	r3, [r7, #15]
 8000e8a:	e027      	b.n	8000edc <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f022 020e 	bic.w	r2, r2, #14
 8000e9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f022 0201 	bic.w	r2, r2, #1
 8000eaa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eba:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d003      	beq.n	8000edc <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	4798      	blx	r3
    }
  }
  return status;
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b084      	sub	sp, #16
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	2204      	movs	r2, #4
 8000f04:	409a      	lsls	r2, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d024      	beq.n	8000f58 <HAL_DMA_IRQHandler+0x72>
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	f003 0304 	and.w	r3, r3, #4
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d01f      	beq.n	8000f58 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0320 	and.w	r3, r3, #32
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d107      	bne.n	8000f36 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f022 0204 	bic.w	r2, r2, #4
 8000f34:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f3e:	2104      	movs	r1, #4
 8000f40:	fa01 f202 	lsl.w	r2, r1, r2
 8000f44:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d06a      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000f56:	e065      	b.n	8001024 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	409a      	lsls	r2, r3
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4013      	ands	r3, r2
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d02c      	beq.n	8000fc2 <HAL_DMA_IRQHandler+0xdc>
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d027      	beq.n	8000fc2 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0320 	and.w	r3, r3, #32
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d10b      	bne.n	8000f98 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f022 020a 	bic.w	r2, r2, #10
 8000f8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2201      	movs	r2, #1
 8000f94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fa0:	2102      	movs	r1, #2
 8000fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d035      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000fc0:	e030      	b.n	8001024 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	2208      	movs	r2, #8
 8000fc8:	409a      	lsls	r2, r3
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d028      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13e>
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	f003 0308 	and.w	r3, r3, #8
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d023      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 020e 	bic.w	r2, r2, #14
 8000fea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	fa01 f202 	lsl.w	r2, r1, r2
 8000ffa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2201      	movs	r2, #1
 8001000:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2201      	movs	r2, #1
 8001006:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2200      	movs	r2, #0
 800100e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	2b00      	cmp	r3, #0
 8001018:	d004      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	4798      	blx	r3
    }
  }
}
 8001022:	e7ff      	b.n	8001024 <HAL_DMA_IRQHandler+0x13e>
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
 8001038:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001042:	2101      	movs	r1, #1
 8001044:	fa01 f202 	lsl.w	r2, r1, r2
 8001048:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2b10      	cmp	r3, #16
 8001058:	d108      	bne.n	800106c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	68ba      	ldr	r2, [r7, #8]
 8001068:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800106a:	e007      	b.n	800107c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	60da      	str	r2, [r3, #12]
}
 800107c:	bf00      	nop
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	461a      	mov	r2, r3
 8001096:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <DMA_CalcBaseAndBitshift+0x60>)
 8001098:	429a      	cmp	r2, r3
 800109a:	d80f      	bhi.n	80010bc <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	461a      	mov	r2, r3
 80010a2:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <DMA_CalcBaseAndBitshift+0x64>)
 80010a4:	4413      	add	r3, r2
 80010a6:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <DMA_CalcBaseAndBitshift+0x68>)
 80010a8:	fba2 2303 	umull	r2, r3, r2, r3
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	009a      	lsls	r2, r3, #2
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a0f      	ldr	r2, [pc, #60]	@ (80010f4 <DMA_CalcBaseAndBitshift+0x6c>)
 80010b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80010ba:	e00e      	b.n	80010da <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <DMA_CalcBaseAndBitshift+0x70>)
 80010c4:	4413      	add	r3, r2
 80010c6:	4a0a      	ldr	r2, [pc, #40]	@ (80010f0 <DMA_CalcBaseAndBitshift+0x68>)
 80010c8:	fba2 2303 	umull	r2, r3, r2, r3
 80010cc:	091b      	lsrs	r3, r3, #4
 80010ce:	009a      	lsls	r2, r3, #2
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	4a09      	ldr	r2, [pc, #36]	@ (80010fc <DMA_CalcBaseAndBitshift+0x74>)
 80010d8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40020407 	.word	0x40020407
 80010ec:	bffdfff8 	.word	0xbffdfff8
 80010f0:	cccccccd 	.word	0xcccccccd
 80010f4:	40020000 	.word	0x40020000
 80010f8:	bffdfbf8 	.word	0xbffdfbf8
 80010fc:	40020400 	.word	0x40020400

08001100 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001102:	b087      	sub	sp, #28
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0U;
 8001112:	2300      	movs	r3, #0
 8001114:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0U;
 8001116:	2300      	movs	r3, #0
 8001118:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800111a:	4b2f      	ldr	r3, [pc, #188]	@ (80011d8 <HAL_FLASH_Program+0xd8>)
 800111c:	7e1b      	ldrb	r3, [r3, #24]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d101      	bne.n	8001126 <HAL_FLASH_Program+0x26>
 8001122:	2302      	movs	r3, #2
 8001124:	e054      	b.n	80011d0 <HAL_FLASH_Program+0xd0>
 8001126:	4b2c      	ldr	r3, [pc, #176]	@ (80011d8 <HAL_FLASH_Program+0xd8>)
 8001128:	2201      	movs	r2, #1
 800112a:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800112c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001130:	f000 f8a8 	bl	8001284 <FLASH_WaitForLastOperation>
 8001134:	4603      	mov	r3, r0
 8001136:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001138:	7dfb      	ldrb	r3, [r7, #23]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d144      	bne.n	80011c8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d102      	bne.n	800114a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001144:	2301      	movs	r3, #1
 8001146:	757b      	strb	r3, [r7, #21]
 8001148:	e007      	b.n	800115a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d102      	bne.n	8001156 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001150:	2302      	movs	r3, #2
 8001152:	757b      	strb	r3, [r7, #21]
 8001154:	e001      	b.n	800115a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001156:	2304      	movs	r3, #4
 8001158:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800115a:	2300      	movs	r3, #0
 800115c:	75bb      	strb	r3, [r7, #22]
 800115e:	e02d      	b.n	80011bc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001160:	7dbb      	ldrb	r3, [r7, #22]
 8001162:	005a      	lsls	r2, r3, #1
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	eb02 0c03 	add.w	ip, r2, r3
 800116a:	7dbb      	ldrb	r3, [r7, #22]
 800116c:	0119      	lsls	r1, r3, #4
 800116e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001172:	f1c1 0620 	rsb	r6, r1, #32
 8001176:	f1a1 0020 	sub.w	r0, r1, #32
 800117a:	fa22 f401 	lsr.w	r4, r2, r1
 800117e:	fa03 f606 	lsl.w	r6, r3, r6
 8001182:	4334      	orrs	r4, r6
 8001184:	fa23 f000 	lsr.w	r0, r3, r0
 8001188:	4304      	orrs	r4, r0
 800118a:	fa23 f501 	lsr.w	r5, r3, r1
 800118e:	b2a3      	uxth	r3, r4
 8001190:	4619      	mov	r1, r3
 8001192:	4660      	mov	r0, ip
 8001194:	f000 f85a 	bl	800124c <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001198:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800119c:	f000 f872 	bl	8001284 <FLASH_WaitForLastOperation>
 80011a0:	4603      	mov	r3, r0
 80011a2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80011a4:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <HAL_FLASH_Program+0xdc>)
 80011a6:	691b      	ldr	r3, [r3, #16]
 80011a8:	4a0c      	ldr	r2, [pc, #48]	@ (80011dc <HAL_FLASH_Program+0xdc>)
 80011aa:	f023 0301 	bic.w	r3, r3, #1
 80011ae:	6113      	str	r3, [r2, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 80011b0:	7dfb      	ldrb	r3, [r7, #23]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d107      	bne.n	80011c6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80011b6:	7dbb      	ldrb	r3, [r7, #22]
 80011b8:	3301      	adds	r3, #1
 80011ba:	75bb      	strb	r3, [r7, #22]
 80011bc:	7dba      	ldrb	r2, [r7, #22]
 80011be:	7d7b      	ldrb	r3, [r7, #21]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d3cd      	bcc.n	8001160 <HAL_FLASH_Program+0x60>
 80011c4:	e000      	b.n	80011c8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80011c6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80011c8:	4b03      	ldr	r3, [pc, #12]	@ (80011d8 <HAL_FLASH_Program+0xd8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	761a      	strb	r2, [r3, #24]

  return status;
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d8:	20000158 	.word	0x20000158
 80011dc:	40022000 	.word	0x40022000

080011e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80011e6:	2300      	movs	r3, #0
 80011e8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80011ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001220 <HAL_FLASH_Unlock+0x40>)
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00d      	beq.n	8001212 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80011f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <HAL_FLASH_Unlock+0x40>)
 80011f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001224 <HAL_FLASH_Unlock+0x44>)
 80011fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80011fc:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <HAL_FLASH_Unlock+0x40>)
 80011fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001228 <HAL_FLASH_Unlock+0x48>)
 8001200:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001202:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <HAL_FLASH_Unlock+0x40>)
 8001204:	691b      	ldr	r3, [r3, #16]
 8001206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001212:	79fb      	ldrb	r3, [r7, #7]
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	40022000 	.word	0x40022000
 8001224:	45670123 	.word	0x45670123
 8001228:	cdef89ab 	.word	0xcdef89ab

0800122c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001230:	4b05      	ldr	r3, [pc, #20]	@ (8001248 <HAL_FLASH_Lock+0x1c>)
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <HAL_FLASH_Lock+0x1c>)
 8001236:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800123a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	40022000 	.word	0x40022000

0800124c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001258:	4b08      	ldr	r3, [pc, #32]	@ (800127c <FLASH_Program_HalfWord+0x30>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800125e:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <FLASH_Program_HalfWord+0x34>)
 8001260:	691b      	ldr	r3, [r3, #16]
 8001262:	4a07      	ldr	r2, [pc, #28]	@ (8001280 <FLASH_Program_HalfWord+0x34>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	6113      	str	r3, [r2, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	887a      	ldrh	r2, [r7, #2]
 800126e:	801a      	strh	r2, [r3, #0]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	20000158 	.word	0x20000158
 8001280:	40022000 	.word	0x40022000

08001284 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800128c:	f7ff fbec 	bl	8000a68 <HAL_GetTick>
 8001290:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001292:	e010      	b.n	80012b6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800129a:	d00c      	beq.n	80012b6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d007      	beq.n	80012b2 <FLASH_WaitForLastOperation+0x2e>
 80012a2:	f7ff fbe1 	bl	8000a68 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d201      	bcs.n	80012b6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e01f      	b.n	80012f6 <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80012b6:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <FLASH_WaitForLastOperation+0x7c>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d0e8      	beq.n	8001294 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80012c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <FLASH_WaitForLastOperation+0x7c>)
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	f003 0320 	and.w	r3, r3, #32
 80012ca:	2b20      	cmp	r3, #32
 80012cc:	d102      	bne.n	80012d4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <FLASH_WaitForLastOperation+0x7c>)
 80012d0:	2220      	movs	r2, #32
 80012d2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <FLASH_WaitForLastOperation+0x7c>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	f003 0310 	and.w	r3, r3, #16
 80012dc:	2b10      	cmp	r3, #16
 80012de:	d005      	beq.n	80012ec <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <FLASH_WaitForLastOperation+0x7c>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80012e8:	2b04      	cmp	r3, #4
 80012ea:	d103      	bne.n	80012f4 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80012ec:	f000 f80a 	bl	8001304 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e000      	b.n	80012f6 <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40022000 	.word	0x40022000

08001304 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800130e:	4b14      	ldr	r3, [pc, #80]	@ (8001360 <FLASH_SetErrorCode+0x5c>)
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	f003 0310 	and.w	r3, r3, #16
 8001316:	2b10      	cmp	r3, #16
 8001318:	d109      	bne.n	800132e <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800131a:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <FLASH_SetErrorCode+0x60>)
 800131c:	69db      	ldr	r3, [r3, #28]
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	4a10      	ldr	r2, [pc, #64]	@ (8001364 <FLASH_SetErrorCode+0x60>)
 8001324:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f043 0310 	orr.w	r3, r3, #16
 800132c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800132e:	4b0c      	ldr	r3, [pc, #48]	@ (8001360 <FLASH_SetErrorCode+0x5c>)
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	f003 0304 	and.w	r3, r3, #4
 8001336:	2b04      	cmp	r3, #4
 8001338:	d109      	bne.n	800134e <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800133a:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <FLASH_SetErrorCode+0x60>)
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	4a08      	ldr	r2, [pc, #32]	@ (8001364 <FLASH_SetErrorCode+0x60>)
 8001344:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f043 0304 	orr.w	r3, r3, #4
 800134c:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800134e:	4a04      	ldr	r2, [pc, #16]	@ (8001360 <FLASH_SetErrorCode+0x5c>)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	60d3      	str	r3, [r2, #12]
}  
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	40022000 	.word	0x40022000
 8001364:	20000158 	.word	0x20000158

08001368 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001376:	2300      	movs	r3, #0
 8001378:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800137a:	4b2e      	ldr	r3, [pc, #184]	@ (8001434 <HAL_FLASHEx_Erase+0xcc>)
 800137c:	7e1b      	ldrb	r3, [r3, #24]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d101      	bne.n	8001386 <HAL_FLASHEx_Erase+0x1e>
 8001382:	2302      	movs	r3, #2
 8001384:	e052      	b.n	800142c <HAL_FLASHEx_Erase+0xc4>
 8001386:	4b2b      	ldr	r3, [pc, #172]	@ (8001434 <HAL_FLASHEx_Erase+0xcc>)
 8001388:	2201      	movs	r2, #1
 800138a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d115      	bne.n	80013c0 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001394:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001398:	f7ff ff74 	bl	8001284 <FLASH_WaitForLastOperation>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d140      	bne.n	8001424 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 80013a2:	f000 f84b 	bl	800143c <FLASH_MassErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013a6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80013aa:	f7ff ff6b 	bl	8001284 <FLASH_WaitForLastOperation>
 80013ae:	4603      	mov	r3, r0
 80013b0:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80013b2:	4b21      	ldr	r3, [pc, #132]	@ (8001438 <HAL_FLASHEx_Erase+0xd0>)
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	4a20      	ldr	r2, [pc, #128]	@ (8001438 <HAL_FLASHEx_Erase+0xd0>)
 80013b8:	f023 0304 	bic.w	r3, r3, #4
 80013bc:	6113      	str	r3, [r2, #16]
 80013be:	e031      	b.n	8001424 <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));

      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80013c0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80013c4:	f7ff ff5e 	bl	8001284 <FLASH_WaitForLastOperation>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d12a      	bne.n	8001424 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	f04f 32ff 	mov.w	r2, #4294967295
 80013d4:	601a      	str	r2, [r3, #0]

        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	e019      	b.n	8001412 <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80013de:	68b8      	ldr	r0, [r7, #8]
 80013e0:	f000 f846 	bl	8001470 <FLASH_PageErase>

          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013e4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80013e8:	f7ff ff4c 	bl	8001284 <FLASH_WaitForLastOperation>
 80013ec:	4603      	mov	r3, r0
 80013ee:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80013f0:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <HAL_FLASHEx_Erase+0xd0>)
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	4a10      	ldr	r2, [pc, #64]	@ (8001438 <HAL_FLASHEx_Erase+0xd0>)
 80013f6:	f023 0302 	bic.w	r3, r3, #2
 80013fa:	6113      	str	r3, [r2, #16]

          if (status != HAL_OK)
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	68ba      	ldr	r2, [r7, #8]
 8001406:	601a      	str	r2, [r3, #0]
            break;
 8001408:	e00c      	b.n	8001424 <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001410:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	02da      	lsls	r2, r3, #11
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4413      	add	r3, r2
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	429a      	cmp	r2, r3
 8001422:	d3dc      	bcc.n	80013de <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001424:	4b03      	ldr	r3, [pc, #12]	@ (8001434 <HAL_FLASHEx_Erase+0xcc>)
 8001426:	2200      	movs	r2, #0
 8001428:	761a      	strb	r2, [r3, #24]

  return status;
 800142a:	7bfb      	ldrb	r3, [r7, #15]
}
 800142c:	4618      	mov	r0, r3
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000158 	.word	0x20000158
 8001438:	40022000 	.word	0x40022000

0800143c <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <FLASH_MassErase+0x2c>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <FLASH_MassErase+0x30>)
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	4a08      	ldr	r2, [pc, #32]	@ (800146c <FLASH_MassErase+0x30>)
 800144c:	f043 0304 	orr.w	r3, r3, #4
 8001450:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001452:	4b06      	ldr	r3, [pc, #24]	@ (800146c <FLASH_MassErase+0x30>)
 8001454:	691b      	ldr	r3, [r3, #16]
 8001456:	4a05      	ldr	r2, [pc, #20]	@ (800146c <FLASH_MassErase+0x30>)
 8001458:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800145c:	6113      	str	r3, [r2, #16]
}
 800145e:	bf00      	nop
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	20000158 	.word	0x20000158
 800146c:	40022000 	.word	0x40022000

08001470 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series
  *
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001478:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <FLASH_PageErase+0x38>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800147e:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <FLASH_PageErase+0x3c>)
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	4a0a      	ldr	r2, [pc, #40]	@ (80014ac <FLASH_PageErase+0x3c>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800148a:	4a08      	ldr	r2, [pc, #32]	@ (80014ac <FLASH_PageErase+0x3c>)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001490:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <FLASH_PageErase+0x3c>)
 8001492:	691b      	ldr	r3, [r3, #16]
 8001494:	4a05      	ldr	r2, [pc, #20]	@ (80014ac <FLASH_PageErase+0x3c>)
 8001496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800149a:	6113      	str	r3, [r2, #16]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20000158 	.word	0x20000158
 80014ac:	40022000 	.word	0x40022000

080014b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b087      	sub	sp, #28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014be:	e160      	b.n	8001782 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	2101      	movs	r1, #1
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	fa01 f303 	lsl.w	r3, r1, r3
 80014cc:	4013      	ands	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f000 8152 	beq.w	800177c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f003 0303 	and.w	r3, r3, #3
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d005      	beq.n	80014f0 <HAL_GPIO_Init+0x40>
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0303 	and.w	r3, r3, #3
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d130      	bne.n	8001552 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	2203      	movs	r2, #3
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	43db      	mvns	r3, r3
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	4013      	ands	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4313      	orrs	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001526:	2201      	movs	r2, #1
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	4013      	ands	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	091b      	lsrs	r3, r3, #4
 800153c:	f003 0201 	and.w	r2, r3, #1
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f003 0303 	and.w	r3, r3, #3
 800155a:	2b03      	cmp	r3, #3
 800155c:	d017      	beq.n	800158e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	2203      	movs	r2, #3
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43db      	mvns	r3, r3
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	4013      	ands	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 0303 	and.w	r3, r3, #3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d123      	bne.n	80015e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	08da      	lsrs	r2, r3, #3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	3208      	adds	r2, #8
 80015a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	220f      	movs	r2, #15
 80015b2:	fa02 f303 	lsl.w	r3, r2, r3
 80015b6:	43db      	mvns	r3, r3
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	691a      	ldr	r2, [r3, #16]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	f003 0307 	and.w	r3, r3, #7
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	08da      	lsrs	r2, r3, #3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3208      	adds	r2, #8
 80015dc:	6939      	ldr	r1, [r7, #16]
 80015de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	2203      	movs	r2, #3
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	43db      	mvns	r3, r3
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	4013      	ands	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f003 0203 	and.w	r2, r3, #3
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	fa02 f303 	lsl.w	r3, r2, r3
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80ac 	beq.w	800177c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001624:	4b5e      	ldr	r3, [pc, #376]	@ (80017a0 <HAL_GPIO_Init+0x2f0>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	4a5d      	ldr	r2, [pc, #372]	@ (80017a0 <HAL_GPIO_Init+0x2f0>)
 800162a:	f043 0301 	orr.w	r3, r3, #1
 800162e:	6193      	str	r3, [r2, #24]
 8001630:	4b5b      	ldr	r3, [pc, #364]	@ (80017a0 <HAL_GPIO_Init+0x2f0>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800163c:	4a59      	ldr	r2, [pc, #356]	@ (80017a4 <HAL_GPIO_Init+0x2f4>)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	089b      	lsrs	r3, r3, #2
 8001642:	3302      	adds	r3, #2
 8001644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	220f      	movs	r2, #15
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001666:	d025      	beq.n	80016b4 <HAL_GPIO_Init+0x204>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a4f      	ldr	r2, [pc, #316]	@ (80017a8 <HAL_GPIO_Init+0x2f8>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d01f      	beq.n	80016b0 <HAL_GPIO_Init+0x200>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a4e      	ldr	r2, [pc, #312]	@ (80017ac <HAL_GPIO_Init+0x2fc>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d019      	beq.n	80016ac <HAL_GPIO_Init+0x1fc>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a4d      	ldr	r2, [pc, #308]	@ (80017b0 <HAL_GPIO_Init+0x300>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d013      	beq.n	80016a8 <HAL_GPIO_Init+0x1f8>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a4c      	ldr	r2, [pc, #304]	@ (80017b4 <HAL_GPIO_Init+0x304>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d00d      	beq.n	80016a4 <HAL_GPIO_Init+0x1f4>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a4b      	ldr	r2, [pc, #300]	@ (80017b8 <HAL_GPIO_Init+0x308>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d007      	beq.n	80016a0 <HAL_GPIO_Init+0x1f0>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a4a      	ldr	r2, [pc, #296]	@ (80017bc <HAL_GPIO_Init+0x30c>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d101      	bne.n	800169c <HAL_GPIO_Init+0x1ec>
 8001698:	2306      	movs	r3, #6
 800169a:	e00c      	b.n	80016b6 <HAL_GPIO_Init+0x206>
 800169c:	2307      	movs	r3, #7
 800169e:	e00a      	b.n	80016b6 <HAL_GPIO_Init+0x206>
 80016a0:	2305      	movs	r3, #5
 80016a2:	e008      	b.n	80016b6 <HAL_GPIO_Init+0x206>
 80016a4:	2304      	movs	r3, #4
 80016a6:	e006      	b.n	80016b6 <HAL_GPIO_Init+0x206>
 80016a8:	2303      	movs	r3, #3
 80016aa:	e004      	b.n	80016b6 <HAL_GPIO_Init+0x206>
 80016ac:	2302      	movs	r3, #2
 80016ae:	e002      	b.n	80016b6 <HAL_GPIO_Init+0x206>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_GPIO_Init+0x206>
 80016b4:	2300      	movs	r3, #0
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	f002 0203 	and.w	r2, r2, #3
 80016bc:	0092      	lsls	r2, r2, #2
 80016be:	4093      	lsls	r3, r2
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016c6:	4937      	ldr	r1, [pc, #220]	@ (80017a4 <HAL_GPIO_Init+0x2f4>)
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	089b      	lsrs	r3, r3, #2
 80016cc:	3302      	adds	r3, #2
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016d4:	4b3a      	ldr	r3, [pc, #232]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	43db      	mvns	r3, r3
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80016f8:	4a31      	ldr	r2, [pc, #196]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016fe:	4b30      	ldr	r3, [pc, #192]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	43db      	mvns	r3, r3
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4313      	orrs	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001722:	4a27      	ldr	r2, [pc, #156]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001728:	4b25      	ldr	r3, [pc, #148]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	43db      	mvns	r3, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4313      	orrs	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800174c:	4a1c      	ldr	r2, [pc, #112]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001752:	4b1b      	ldr	r3, [pc, #108]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	43db      	mvns	r3, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4013      	ands	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d003      	beq.n	8001776 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4313      	orrs	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001776:	4a12      	ldr	r2, [pc, #72]	@ (80017c0 <HAL_GPIO_Init+0x310>)
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	3301      	adds	r3, #1
 8001780:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	fa22 f303 	lsr.w	r3, r2, r3
 800178c:	2b00      	cmp	r3, #0
 800178e:	f47f ae97 	bne.w	80014c0 <HAL_GPIO_Init+0x10>
  }
}
 8001792:	bf00      	nop
 8001794:	bf00      	nop
 8001796:	371c      	adds	r7, #28
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010000 	.word	0x40010000
 80017a8:	48000400 	.word	0x48000400
 80017ac:	48000800 	.word	0x48000800
 80017b0:	48000c00 	.word	0x48000c00
 80017b4:	48001000 	.word	0x48001000
 80017b8:	48001400 	.word	0x48001400
 80017bc:	48001800 	.word	0x48001800
 80017c0:	40010400 	.word	0x40010400

080017c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	807b      	strh	r3, [r7, #2]
 80017d0:	4613      	mov	r3, r2
 80017d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017d4:	787b      	ldrb	r3, [r7, #1]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017da:	887a      	ldrh	r2, [r7, #2]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017e0:	e002      	b.n	80017e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017e2:	887a      	ldrh	r2, [r7, #2]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	695b      	ldr	r3, [r3, #20]
 8001804:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001806:	887a      	ldrh	r2, [r7, #2]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4013      	ands	r3, r2
 800180c:	041a      	lsls	r2, r3, #16
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	43d9      	mvns	r1, r3
 8001812:	887b      	ldrh	r3, [r7, #2]
 8001814:	400b      	ands	r3, r1
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	619a      	str	r2, [r3, #24]
}
 800181c:	bf00      	nop
 800181e:	3714      	adds	r7, #20
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001834:	695a      	ldr	r2, [r3, #20]
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	4013      	ands	r3, r2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d006      	beq.n	800184c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800183e:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001840:	88fb      	ldrh	r3, [r7, #6]
 8001842:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	4618      	mov	r0, r3
 8001848:	f7fe fe2e 	bl	80004a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40010400 	.word	0x40010400

08001858 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800185e:	af00      	add	r7, sp, #0
 8001860:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001864:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001868:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800186a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800186e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d102      	bne.n	800187e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	f001 b83a 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800187e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001882:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 816f 	beq.w	8001b72 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001894:	4bb5      	ldr	r3, [pc, #724]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f003 030c 	and.w	r3, r3, #12
 800189c:	2b04      	cmp	r3, #4
 800189e:	d00c      	beq.n	80018ba <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018a0:	4bb2      	ldr	r3, [pc, #712]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 030c 	and.w	r3, r3, #12
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d15c      	bne.n	8001966 <HAL_RCC_OscConfig+0x10e>
 80018ac:	4baf      	ldr	r3, [pc, #700]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80018b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018b8:	d155      	bne.n	8001966 <HAL_RCC_OscConfig+0x10e>
 80018ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018be:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80018c6:	fa93 f3a3 	rbit	r3, r3
 80018ca:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018ce:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d2:	fab3 f383 	clz	r3, r3
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	095b      	lsrs	r3, r3, #5
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d102      	bne.n	80018ec <HAL_RCC_OscConfig+0x94>
 80018e6:	4ba1      	ldr	r3, [pc, #644]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	e015      	b.n	8001918 <HAL_RCC_OscConfig+0xc0>
 80018ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018f0:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80018f8:	fa93 f3a3 	rbit	r3, r3
 80018fc:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001900:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001904:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001908:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800190c:	fa93 f3a3 	rbit	r3, r3
 8001910:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001914:	4b95      	ldr	r3, [pc, #596]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 8001916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001918:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800191c:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001920:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001924:	fa92 f2a2 	rbit	r2, r2
 8001928:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 800192c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001930:	fab2 f282 	clz	r2, r2
 8001934:	b2d2      	uxtb	r2, r2
 8001936:	f042 0220 	orr.w	r2, r2, #32
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	f002 021f 	and.w	r2, r2, #31
 8001940:	2101      	movs	r1, #1
 8001942:	fa01 f202 	lsl.w	r2, r1, r2
 8001946:	4013      	ands	r3, r2
 8001948:	2b00      	cmp	r3, #0
 800194a:	f000 8111 	beq.w	8001b70 <HAL_RCC_OscConfig+0x318>
 800194e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001952:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	f040 8108 	bne.w	8001b70 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	f000 bfc6 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001966:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800196a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001976:	d106      	bne.n	8001986 <HAL_RCC_OscConfig+0x12e>
 8001978:	4b7c      	ldr	r3, [pc, #496]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a7b      	ldr	r2, [pc, #492]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 800197e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001982:	6013      	str	r3, [r2, #0]
 8001984:	e036      	b.n	80019f4 <HAL_RCC_OscConfig+0x19c>
 8001986:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d10c      	bne.n	80019b0 <HAL_RCC_OscConfig+0x158>
 8001996:	4b75      	ldr	r3, [pc, #468]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a74      	ldr	r2, [pc, #464]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 800199c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019a0:	6013      	str	r3, [r2, #0]
 80019a2:	4b72      	ldr	r3, [pc, #456]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a71      	ldr	r2, [pc, #452]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	e021      	b.n	80019f4 <HAL_RCC_OscConfig+0x19c>
 80019b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019c0:	d10c      	bne.n	80019dc <HAL_RCC_OscConfig+0x184>
 80019c2:	4b6a      	ldr	r3, [pc, #424]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a69      	ldr	r2, [pc, #420]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	4b67      	ldr	r3, [pc, #412]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a66      	ldr	r2, [pc, #408]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019d8:	6013      	str	r3, [r2, #0]
 80019da:	e00b      	b.n	80019f4 <HAL_RCC_OscConfig+0x19c>
 80019dc:	4b63      	ldr	r3, [pc, #396]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a62      	ldr	r2, [pc, #392]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	4b60      	ldr	r3, [pc, #384]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a5f      	ldr	r2, [pc, #380]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 80019ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019f2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d059      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a04:	f7ff f830 	bl	8000a68 <HAL_GetTick>
 8001a08:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0c:	e00a      	b.n	8001a24 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a0e:	f7ff f82b 	bl	8000a68 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b64      	cmp	r3, #100	@ 0x64
 8001a1c:	d902      	bls.n	8001a24 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	f000 bf67 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
 8001a24:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a28:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001a30:	fa93 f3a3 	rbit	r3, r3
 8001a34:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001a38:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3c:	fab3 f383 	clz	r3, r3
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	095b      	lsrs	r3, r3, #5
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d102      	bne.n	8001a56 <HAL_RCC_OscConfig+0x1fe>
 8001a50:	4b46      	ldr	r3, [pc, #280]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	e015      	b.n	8001a82 <HAL_RCC_OscConfig+0x22a>
 8001a56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a5a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001a62:	fa93 f3a3 	rbit	r3, r3
 8001a66:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001a6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a6e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001a72:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001a76:	fa93 f3a3 	rbit	r3, r3
 8001a7a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 8001a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a82:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a86:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001a8a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001a8e:	fa92 f2a2 	rbit	r2, r2
 8001a92:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001a96:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001a9a:	fab2 f282 	clz	r2, r2
 8001a9e:	b2d2      	uxtb	r2, r2
 8001aa0:	f042 0220 	orr.w	r2, r2, #32
 8001aa4:	b2d2      	uxtb	r2, r2
 8001aa6:	f002 021f 	and.w	r2, r2, #31
 8001aaa:	2101      	movs	r1, #1
 8001aac:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0ab      	beq.n	8001a0e <HAL_RCC_OscConfig+0x1b6>
 8001ab6:	e05c      	b.n	8001b72 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab8:	f7fe ffd6 	bl	8000a68 <HAL_GetTick>
 8001abc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac0:	e00a      	b.n	8001ad8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ac2:	f7fe ffd1 	bl	8000a68 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b64      	cmp	r3, #100	@ 0x64
 8001ad0:	d902      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	f000 bf0d 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
 8001ad8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001adc:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001ae4:	fa93 f3a3 	rbit	r3, r3
 8001ae8:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001aec:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af0:	fab3 f383 	clz	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d102      	bne.n	8001b0a <HAL_RCC_OscConfig+0x2b2>
 8001b04:	4b19      	ldr	r3, [pc, #100]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	e015      	b.n	8001b36 <HAL_RCC_OscConfig+0x2de>
 8001b0a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b0e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b12:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001b16:	fa93 f3a3 	rbit	r3, r3
 8001b1a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001b1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b22:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001b26:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001b2a:	fa93 f3a3 	rbit	r3, r3
 8001b2e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001b32:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <HAL_RCC_OscConfig+0x314>)
 8001b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b36:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b3a:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001b3e:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001b42:	fa92 f2a2 	rbit	r2, r2
 8001b46:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001b4a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001b4e:	fab2 f282 	clz	r2, r2
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	f042 0220 	orr.w	r2, r2, #32
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	f002 021f 	and.w	r2, r2, #31
 8001b5e:	2101      	movs	r1, #1
 8001b60:	fa01 f202 	lsl.w	r2, r1, r2
 8001b64:	4013      	ands	r3, r2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1ab      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x26a>
 8001b6a:	e002      	b.n	8001b72 <HAL_RCC_OscConfig+0x31a>
 8001b6c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b76:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 817f 	beq.w	8001e86 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b88:	4ba7      	ldr	r3, [pc, #668]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f003 030c 	and.w	r3, r3, #12
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00c      	beq.n	8001bae <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b94:	4ba4      	ldr	r3, [pc, #656]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f003 030c 	and.w	r3, r3, #12
 8001b9c:	2b08      	cmp	r3, #8
 8001b9e:	d173      	bne.n	8001c88 <HAL_RCC_OscConfig+0x430>
 8001ba0:	4ba1      	ldr	r3, [pc, #644]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001ba8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bac:	d16c      	bne.n	8001c88 <HAL_RCC_OscConfig+0x430>
 8001bae:	2302      	movs	r3, #2
 8001bb0:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb4:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001bb8:	fa93 f3a3 	rbit	r3, r3
 8001bbc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001bc0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bc4:	fab3 f383 	clz	r3, r3
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	095b      	lsrs	r3, r3, #5
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d102      	bne.n	8001bde <HAL_RCC_OscConfig+0x386>
 8001bd8:	4b93      	ldr	r3, [pc, #588]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	e013      	b.n	8001c06 <HAL_RCC_OscConfig+0x3ae>
 8001bde:	2302      	movs	r3, #2
 8001be0:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be4:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001be8:	fa93 f3a3 	rbit	r3, r3
 8001bec:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001bf6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001bfa:	fa93 f3a3 	rbit	r3, r3
 8001bfe:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001c02:	4b89      	ldr	r3, [pc, #548]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c06:	2202      	movs	r2, #2
 8001c08:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001c0c:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001c10:	fa92 f2a2 	rbit	r2, r2
 8001c14:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001c18:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001c1c:	fab2 f282 	clz	r2, r2
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	f042 0220 	orr.w	r2, r2, #32
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	f002 021f 	and.w	r2, r2, #31
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d00a      	beq.n	8001c4e <HAL_RCC_OscConfig+0x3f6>
 8001c38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c3c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d002      	beq.n	8001c4e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	f000 be52 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4e:	4b76      	ldr	r3, [pc, #472]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	691b      	ldr	r3, [r3, #16]
 8001c62:	21f8      	movs	r1, #248	@ 0xf8
 8001c64:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c68:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001c6c:	fa91 f1a1 	rbit	r1, r1
 8001c70:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001c74:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001c78:	fab1 f181 	clz	r1, r1
 8001c7c:	b2c9      	uxtb	r1, r1
 8001c7e:	408b      	lsls	r3, r1
 8001c80:	4969      	ldr	r1, [pc, #420]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c86:	e0fe      	b.n	8001e86 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f000 8088 	beq.w	8001daa <HAL_RCC_OscConfig+0x552>
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001ca4:	fa93 f3a3 	rbit	r3, r3
 8001ca8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001cac:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cb0:	fab3 f383 	clz	r3, r3
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001cba:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7fe fecf 	bl	8000a68 <HAL_GetTick>
 8001cca:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cce:	e00a      	b.n	8001ce6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cd0:	f7fe feca 	bl	8000a68 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d902      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	f000 be06 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cec:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001cf0:	fa93 f3a3 	rbit	r3, r3
 8001cf4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001cf8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfc:	fab3 f383 	clz	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	095b      	lsrs	r3, r3, #5
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d102      	bne.n	8001d16 <HAL_RCC_OscConfig+0x4be>
 8001d10:	4b45      	ldr	r3, [pc, #276]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	e013      	b.n	8001d3e <HAL_RCC_OscConfig+0x4e6>
 8001d16:	2302      	movs	r3, #2
 8001d18:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001d20:	fa93 f3a3 	rbit	r3, r3
 8001d24:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001d28:	2302      	movs	r3, #2
 8001d2a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001d2e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001d32:	fa93 f3a3 	rbit	r3, r3
 8001d36:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001d3a:	4b3b      	ldr	r3, [pc, #236]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3e:	2202      	movs	r2, #2
 8001d40:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001d44:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001d48:	fa92 f2a2 	rbit	r2, r2
 8001d4c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001d50:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001d54:	fab2 f282 	clz	r2, r2
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	f042 0220 	orr.w	r2, r2, #32
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	f002 021f 	and.w	r2, r2, #31
 8001d64:	2101      	movs	r1, #1
 8001d66:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0af      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d70:	4b2d      	ldr	r3, [pc, #180]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d7c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	21f8      	movs	r1, #248	@ 0xf8
 8001d86:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8001d8e:	fa91 f1a1 	rbit	r1, r1
 8001d92:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001d96:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001d9a:	fab1 f181 	clz	r1, r1
 8001d9e:	b2c9      	uxtb	r1, r1
 8001da0:	408b      	lsls	r3, r1
 8001da2:	4921      	ldr	r1, [pc, #132]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
 8001da8:	e06d      	b.n	8001e86 <HAL_RCC_OscConfig+0x62e>
 8001daa:	2301      	movs	r3, #1
 8001dac:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001db4:	fa93 f3a3 	rbit	r3, r3
 8001db8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001dbc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dc0:	fab3 f383 	clz	r3, r3
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001dca:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd6:	f7fe fe47 	bl	8000a68 <HAL_GetTick>
 8001dda:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dde:	e00a      	b.n	8001df6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001de0:	f7fe fe42 	bl	8000a68 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d902      	bls.n	8001df6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	f000 bd7e 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
 8001df6:	2302      	movs	r3, #2
 8001df8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e00:	fa93 f3a3 	rbit	r3, r3
 8001e04:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001e08:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e0c:	fab3 f383 	clz	r3, r3
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	095b      	lsrs	r3, r3, #5
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d105      	bne.n	8001e2c <HAL_RCC_OscConfig+0x5d4>
 8001e20:	4b01      	ldr	r3, [pc, #4]	@ (8001e28 <HAL_RCC_OscConfig+0x5d0>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	e016      	b.n	8001e54 <HAL_RCC_OscConfig+0x5fc>
 8001e26:	bf00      	nop
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e32:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e36:	fa93 f3a3 	rbit	r3, r3
 8001e3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001e3e:	2302      	movs	r3, #2
 8001e40:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001e44:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001e48:	fa93 f3a3 	rbit	r3, r3
 8001e4c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001e50:	4bbf      	ldr	r3, [pc, #764]	@ (8002150 <HAL_RCC_OscConfig+0x8f8>)
 8001e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e54:	2202      	movs	r2, #2
 8001e56:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001e5a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001e5e:	fa92 f2a2 	rbit	r2, r2
 8001e62:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8001e66:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001e6a:	fab2 f282 	clz	r2, r2
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	f042 0220 	orr.w	r2, r2, #32
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	f002 021f 	and.w	r2, r2, #31
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e80:	4013      	ands	r3, r2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1ac      	bne.n	8001de0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e8a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0308 	and.w	r3, r3, #8
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f000 8113 	beq.w	80020c2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ea0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	695b      	ldr	r3, [r3, #20]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d07c      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x74e>
 8001eac:	2301      	movs	r3, #1
 8001eae:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001eb6:	fa93 f3a3 	rbit	r3, r3
 8001eba:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8001ebe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec2:	fab3 f383 	clz	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4ba2      	ldr	r3, [pc, #648]	@ (8002154 <HAL_RCC_OscConfig+0x8fc>)
 8001ecc:	4413      	add	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed6:	f7fe fdc7 	bl	8000a68 <HAL_GetTick>
 8001eda:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ede:	e00a      	b.n	8001ef6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee0:	f7fe fdc2 	bl	8000a68 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d902      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	f000 bcfe 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001efc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001f00:	fa93 f2a3 	rbit	r2, r3
 8001f04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f08:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001f16:	2202      	movs	r2, #2
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	fa93 f2a3 	rbit	r2, r3
 8001f28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f36:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f42:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	fa93 f2a3 	rbit	r2, r3
 8001f4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f50:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001f54:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f56:	4b7e      	ldr	r3, [pc, #504]	@ (8002150 <HAL_RCC_OscConfig+0x8f8>)
 8001f58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f5e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001f62:	2102      	movs	r1, #2
 8001f64:	6019      	str	r1, [r3, #0]
 8001f66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f6a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	fa93 f1a3 	rbit	r1, r3
 8001f74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f78:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001f7c:	6019      	str	r1, [r3, #0]
  return result;
 8001f7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f82:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	fab3 f383 	clz	r3, r3
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	2101      	movs	r1, #1
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d09d      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x688>
 8001fa4:	e08d      	b.n	80020c2 <HAL_RCC_OscConfig+0x86a>
 8001fa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001faa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001fae:	2201      	movs	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fb6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	fa93 f2a3 	rbit	r2, r3
 8001fc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fc4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fc8:	601a      	str	r2, [r3, #0]
  return result;
 8001fca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fce:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fd2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fd4:	fab3 f383 	clz	r3, r3
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	461a      	mov	r2, r3
 8001fdc:	4b5d      	ldr	r3, [pc, #372]	@ (8002154 <HAL_RCC_OscConfig+0x8fc>)
 8001fde:	4413      	add	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe8:	f7fe fd3e 	bl	8000a68 <HAL_GetTick>
 8001fec:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff0:	e00a      	b.n	8002008 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ff2:	f7fe fd39 	bl	8000a68 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d902      	bls.n	8002008 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	f000 bc75 	b.w	80028f2 <HAL_RCC_OscConfig+0x109a>
 8002008:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800200c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002010:	2202      	movs	r2, #2
 8002012:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002014:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002018:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	fa93 f2a3 	rbit	r2, r3
 8002022:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002026:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002030:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002034:	2202      	movs	r2, #2
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800203c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	fa93 f2a3 	rbit	r2, r3
 8002046:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800204a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002054:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002058:	2202      	movs	r2, #2
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002060:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	fa93 f2a3 	rbit	r2, r3
 800206a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800206e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002072:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002074:	4b36      	ldr	r3, [pc, #216]	@ (8002150 <HAL_RCC_OscConfig+0x8f8>)
 8002076:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002078:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800207c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002080:	2102      	movs	r1, #2
 8002082:	6019      	str	r1, [r3, #0]
 8002084:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002088:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	fa93 f1a3 	rbit	r1, r3
 8002092:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002096:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800209a:	6019      	str	r1, [r3, #0]
  return result;
 800209c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020a0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	fab3 f383 	clz	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	f003 031f 	and.w	r3, r3, #31
 80020b6:	2101      	movs	r1, #1
 80020b8:	fa01 f303 	lsl.w	r3, r1, r3
 80020bc:	4013      	ands	r3, r2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d197      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0304 	and.w	r3, r3, #4
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f000 81a5 	beq.w	8002422 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020d8:	2300      	movs	r3, #0
 80020da:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020de:	4b1c      	ldr	r3, [pc, #112]	@ (8002150 <HAL_RCC_OscConfig+0x8f8>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d116      	bne.n	8002118 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ea:	4b19      	ldr	r3, [pc, #100]	@ (8002150 <HAL_RCC_OscConfig+0x8f8>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	4a18      	ldr	r2, [pc, #96]	@ (8002150 <HAL_RCC_OscConfig+0x8f8>)
 80020f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f4:	61d3      	str	r3, [r2, #28]
 80020f6:	4b16      	ldr	r3, [pc, #88]	@ (8002150 <HAL_RCC_OscConfig+0x8f8>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80020fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002102:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800210c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002110:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002112:	2301      	movs	r3, #1
 8002114:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002118:	4b0f      	ldr	r3, [pc, #60]	@ (8002158 <HAL_RCC_OscConfig+0x900>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002120:	2b00      	cmp	r3, #0
 8002122:	d121      	bne.n	8002168 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002124:	4b0c      	ldr	r3, [pc, #48]	@ (8002158 <HAL_RCC_OscConfig+0x900>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a0b      	ldr	r2, [pc, #44]	@ (8002158 <HAL_RCC_OscConfig+0x900>)
 800212a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800212e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002130:	f7fe fc9a 	bl	8000a68 <HAL_GetTick>
 8002134:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002138:	e010      	b.n	800215c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800213a:	f7fe fc95 	bl	8000a68 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b64      	cmp	r3, #100	@ 0x64
 8002148:	d908      	bls.n	800215c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e3d1      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000
 8002154:	10908120 	.word	0x10908120
 8002158:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215c:	4b8d      	ldr	r3, [pc, #564]	@ (8002394 <HAL_RCC_OscConfig+0xb3c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0e8      	beq.n	800213a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002168:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800216c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d106      	bne.n	8002186 <HAL_RCC_OscConfig+0x92e>
 8002178:	4b87      	ldr	r3, [pc, #540]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	4a86      	ldr	r2, [pc, #536]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	6213      	str	r3, [r2, #32]
 8002184:	e035      	b.n	80021f2 <HAL_RCC_OscConfig+0x99a>
 8002186:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800218a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10c      	bne.n	80021b0 <HAL_RCC_OscConfig+0x958>
 8002196:	4b80      	ldr	r3, [pc, #512]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	4a7f      	ldr	r2, [pc, #508]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 800219c:	f023 0301 	bic.w	r3, r3, #1
 80021a0:	6213      	str	r3, [r2, #32]
 80021a2:	4b7d      	ldr	r3, [pc, #500]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	4a7c      	ldr	r2, [pc, #496]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021a8:	f023 0304 	bic.w	r3, r3, #4
 80021ac:	6213      	str	r3, [r2, #32]
 80021ae:	e020      	b.n	80021f2 <HAL_RCC_OscConfig+0x99a>
 80021b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	2b05      	cmp	r3, #5
 80021be:	d10c      	bne.n	80021da <HAL_RCC_OscConfig+0x982>
 80021c0:	4b75      	ldr	r3, [pc, #468]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	4a74      	ldr	r2, [pc, #464]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021c6:	f043 0304 	orr.w	r3, r3, #4
 80021ca:	6213      	str	r3, [r2, #32]
 80021cc:	4b72      	ldr	r3, [pc, #456]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021ce:	6a1b      	ldr	r3, [r3, #32]
 80021d0:	4a71      	ldr	r2, [pc, #452]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	6213      	str	r3, [r2, #32]
 80021d8:	e00b      	b.n	80021f2 <HAL_RCC_OscConfig+0x99a>
 80021da:	4b6f      	ldr	r3, [pc, #444]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	4a6e      	ldr	r2, [pc, #440]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021e0:	f023 0301 	bic.w	r3, r3, #1
 80021e4:	6213      	str	r3, [r2, #32]
 80021e6:	4b6c      	ldr	r3, [pc, #432]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	4a6b      	ldr	r2, [pc, #428]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80021ec:	f023 0304 	bic.w	r3, r3, #4
 80021f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 8081 	beq.w	8002306 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002204:	f7fe fc30 	bl	8000a68 <HAL_GetTick>
 8002208:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800220c:	e00b      	b.n	8002226 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800220e:	f7fe fc2b 	bl	8000a68 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800221e:	4293      	cmp	r3, r2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e365      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
 8002226:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800222a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800222e:	2202      	movs	r2, #2
 8002230:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002236:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	fa93 f2a3 	rbit	r2, r3
 8002240:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002244:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800224e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002252:	2202      	movs	r2, #2
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800225a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	fa93 f2a3 	rbit	r2, r3
 8002264:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002268:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800226c:	601a      	str	r2, [r3, #0]
  return result;
 800226e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002272:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002276:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002278:	fab3 f383 	clz	r3, r3
 800227c:	b2db      	uxtb	r3, r3
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	b2db      	uxtb	r3, r3
 8002282:	f043 0302 	orr.w	r3, r3, #2
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d102      	bne.n	8002292 <HAL_RCC_OscConfig+0xa3a>
 800228c:	4b42      	ldr	r3, [pc, #264]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	e013      	b.n	80022ba <HAL_RCC_OscConfig+0xa62>
 8002292:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002296:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800229a:	2202      	movs	r2, #2
 800229c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022a2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	fa93 f2a3 	rbit	r2, r3
 80022ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022b0:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80022b4:	601a      	str	r2, [r3, #0]
 80022b6:	4b38      	ldr	r3, [pc, #224]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 80022b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80022be:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80022c2:	2102      	movs	r1, #2
 80022c4:	6011      	str	r1, [r2, #0]
 80022c6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80022ca:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	fa92 f1a2 	rbit	r1, r2
 80022d4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80022d8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80022dc:	6011      	str	r1, [r2, #0]
  return result;
 80022de:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80022e2:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80022e6:	6812      	ldr	r2, [r2, #0]
 80022e8:	fab2 f282 	clz	r2, r2
 80022ec:	b2d2      	uxtb	r2, r2
 80022ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	f002 021f 	and.w	r2, r2, #31
 80022f8:	2101      	movs	r1, #1
 80022fa:	fa01 f202 	lsl.w	r2, r1, r2
 80022fe:	4013      	ands	r3, r2
 8002300:	2b00      	cmp	r3, #0
 8002302:	d084      	beq.n	800220e <HAL_RCC_OscConfig+0x9b6>
 8002304:	e083      	b.n	800240e <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002306:	f7fe fbaf 	bl	8000a68 <HAL_GetTick>
 800230a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800230e:	e00b      	b.n	8002328 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002310:	f7fe fbaa 	bl	8000a68 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002320:	4293      	cmp	r3, r2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e2e4      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
 8002328:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800232c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002330:	2202      	movs	r2, #2
 8002332:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002334:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002338:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	fa93 f2a3 	rbit	r2, r3
 8002342:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002346:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002350:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002354:	2202      	movs	r2, #2
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800235c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	fa93 f2a3 	rbit	r2, r3
 8002366:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800236a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800236e:	601a      	str	r2, [r3, #0]
  return result;
 8002370:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002374:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002378:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800237a:	fab3 f383 	clz	r3, r3
 800237e:	b2db      	uxtb	r3, r3
 8002380:	095b      	lsrs	r3, r3, #5
 8002382:	b2db      	uxtb	r3, r3
 8002384:	f043 0302 	orr.w	r3, r3, #2
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d106      	bne.n	800239c <HAL_RCC_OscConfig+0xb44>
 800238e:	4b02      	ldr	r3, [pc, #8]	@ (8002398 <HAL_RCC_OscConfig+0xb40>)
 8002390:	6a1b      	ldr	r3, [r3, #32]
 8002392:	e017      	b.n	80023c4 <HAL_RCC_OscConfig+0xb6c>
 8002394:	40007000 	.word	0x40007000
 8002398:	40021000 	.word	0x40021000
 800239c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80023a4:	2202      	movs	r2, #2
 80023a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023ac:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	fa93 f2a3 	rbit	r2, r3
 80023b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023ba:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	4bb3      	ldr	r3, [pc, #716]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 80023c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80023c8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80023cc:	2102      	movs	r1, #2
 80023ce:	6011      	str	r1, [r2, #0]
 80023d0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80023d4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	fa92 f1a2 	rbit	r1, r2
 80023de:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80023e2:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80023e6:	6011      	str	r1, [r2, #0]
  return result;
 80023e8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80023ec:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80023f0:	6812      	ldr	r2, [r2, #0]
 80023f2:	fab2 f282 	clz	r2, r2
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	f002 021f 	and.w	r2, r2, #31
 8002402:	2101      	movs	r1, #1
 8002404:	fa01 f202 	lsl.w	r2, r1, r2
 8002408:	4013      	ands	r3, r2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d180      	bne.n	8002310 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800240e:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002412:	2b01      	cmp	r3, #1
 8002414:	d105      	bne.n	8002422 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002416:	4b9e      	ldr	r3, [pc, #632]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	4a9d      	ldr	r2, [pc, #628]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 800241c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002420:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002422:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002426:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	2b00      	cmp	r3, #0
 8002430:	f000 825e 	beq.w	80028f0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002434:	4b96      	ldr	r3, [pc, #600]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f003 030c 	and.w	r3, r3, #12
 800243c:	2b08      	cmp	r3, #8
 800243e:	f000 821f 	beq.w	8002880 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002442:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002446:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	2b02      	cmp	r3, #2
 8002450:	f040 8170 	bne.w	8002734 <HAL_RCC_OscConfig+0xedc>
 8002454:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002458:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800245c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002460:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002462:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002466:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	fa93 f2a3 	rbit	r2, r3
 8002470:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002474:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002478:	601a      	str	r2, [r3, #0]
  return result;
 800247a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800247e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002482:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002484:	fab3 f383 	clz	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800248e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	461a      	mov	r2, r3
 8002496:	2300      	movs	r3, #0
 8002498:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249a:	f7fe fae5 	bl	8000a68 <HAL_GetTick>
 800249e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a2:	e009      	b.n	80024b8 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a4:	f7fe fae0 	bl	8000a68 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d901      	bls.n	80024b8 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e21c      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
 80024b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024bc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80024c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024ca:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	fa93 f2a3 	rbit	r2, r3
 80024d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024d8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80024dc:	601a      	str	r2, [r3, #0]
  return result;
 80024de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80024e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e8:	fab3 f383 	clz	r3, r3
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	095b      	lsrs	r3, r3, #5
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d102      	bne.n	8002502 <HAL_RCC_OscConfig+0xcaa>
 80024fc:	4b64      	ldr	r3, [pc, #400]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	e027      	b.n	8002552 <HAL_RCC_OscConfig+0xcfa>
 8002502:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002506:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800250a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800250e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002510:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002514:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	fa93 f2a3 	rbit	r2, r3
 800251e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002522:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800252c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002530:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800253a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	fa93 f2a3 	rbit	r2, r3
 8002544:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002548:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	4b50      	ldr	r3, [pc, #320]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002556:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800255a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800255e:	6011      	str	r1, [r2, #0]
 8002560:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002564:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	fa92 f1a2 	rbit	r1, r2
 800256e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002572:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002576:	6011      	str	r1, [r2, #0]
  return result;
 8002578:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800257c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	fab2 f282 	clz	r2, r2
 8002586:	b2d2      	uxtb	r2, r2
 8002588:	f042 0220 	orr.w	r2, r2, #32
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	f002 021f 	and.w	r2, r2, #31
 8002592:	2101      	movs	r1, #1
 8002594:	fa01 f202 	lsl.w	r2, r1, r2
 8002598:	4013      	ands	r3, r2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d182      	bne.n	80024a4 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800259e:	4b3c      	ldr	r3, [pc, #240]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 80025a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a2:	f023 020f 	bic.w	r2, r3, #15
 80025a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b2:	4937      	ldr	r1, [pc, #220]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80025b8:	4b35      	ldr	r3, [pc, #212]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80025c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6a19      	ldr	r1, [r3, #32]
 80025cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	69db      	ldr	r3, [r3, #28]
 80025d8:	430b      	orrs	r3, r1
 80025da:	492d      	ldr	r1, [pc, #180]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
 80025e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025e4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80025e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80025ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025f2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	fa93 f2a3 	rbit	r2, r3
 80025fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002600:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002604:	601a      	str	r2, [r3, #0]
  return result;
 8002606:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800260a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800260e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002610:	fab3 f383 	clz	r3, r3
 8002614:	b2db      	uxtb	r3, r3
 8002616:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800261a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	461a      	mov	r2, r3
 8002622:	2301      	movs	r3, #1
 8002624:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002626:	f7fe fa1f 	bl	8000a68 <HAL_GetTick>
 800262a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800262e:	e009      	b.n	8002644 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002630:	f7fe fa1a 	bl	8000a68 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e156      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
 8002644:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002648:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800264c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002650:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002652:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002656:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	fa93 f2a3 	rbit	r2, r3
 8002660:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002664:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002668:	601a      	str	r2, [r3, #0]
  return result;
 800266a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800266e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002672:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002674:	fab3 f383 	clz	r3, r3
 8002678:	b2db      	uxtb	r3, r3
 800267a:	095b      	lsrs	r3, r3, #5
 800267c:	b2db      	uxtb	r3, r3
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b01      	cmp	r3, #1
 8002686:	d105      	bne.n	8002694 <HAL_RCC_OscConfig+0xe3c>
 8002688:	4b01      	ldr	r3, [pc, #4]	@ (8002690 <HAL_RCC_OscConfig+0xe38>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	e02a      	b.n	80026e4 <HAL_RCC_OscConfig+0xe8c>
 800268e:	bf00      	nop
 8002690:	40021000 	.word	0x40021000
 8002694:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002698:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800269c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026a6:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	fa93 f2a3 	rbit	r2, r3
 80026b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026b4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026be:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80026c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026cc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	fa93 f2a3 	rbit	r2, r3
 80026d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026da:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	4b86      	ldr	r3, [pc, #536]	@ (80028fc <HAL_RCC_OscConfig+0x10a4>)
 80026e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80026e8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80026ec:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80026f0:	6011      	str	r1, [r2, #0]
 80026f2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80026f6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	fa92 f1a2 	rbit	r1, r2
 8002700:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002704:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002708:	6011      	str	r1, [r2, #0]
  return result;
 800270a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800270e:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002712:	6812      	ldr	r2, [r2, #0]
 8002714:	fab2 f282 	clz	r2, r2
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	f042 0220 	orr.w	r2, r2, #32
 800271e:	b2d2      	uxtb	r2, r2
 8002720:	f002 021f 	and.w	r2, r2, #31
 8002724:	2101      	movs	r1, #1
 8002726:	fa01 f202 	lsl.w	r2, r1, r2
 800272a:	4013      	ands	r3, r2
 800272c:	2b00      	cmp	r3, #0
 800272e:	f43f af7f 	beq.w	8002630 <HAL_RCC_OscConfig+0xdd8>
 8002732:	e0dd      	b.n	80028f0 <HAL_RCC_OscConfig+0x1098>
 8002734:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002738:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800273c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002740:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002746:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	fa93 f2a3 	rbit	r2, r3
 8002750:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002754:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002758:	601a      	str	r2, [r3, #0]
  return result;
 800275a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800275e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002762:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002764:	fab3 f383 	clz	r3, r3
 8002768:	b2db      	uxtb	r3, r3
 800276a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800276e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	461a      	mov	r2, r3
 8002776:	2300      	movs	r3, #0
 8002778:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277a:	f7fe f975 	bl	8000a68 <HAL_GetTick>
 800277e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002782:	e009      	b.n	8002798 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002784:	f7fe f970 	bl	8000a68 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e0ac      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
 8002798:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800279c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80027a0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027aa:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	fa93 f2a3 	rbit	r2, r3
 80027b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80027bc:	601a      	str	r2, [r3, #0]
  return result;
 80027be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80027c6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027c8:	fab3 f383 	clz	r3, r3
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	095b      	lsrs	r3, r3, #5
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f043 0301 	orr.w	r3, r3, #1
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d102      	bne.n	80027e2 <HAL_RCC_OscConfig+0xf8a>
 80027dc:	4b47      	ldr	r3, [pc, #284]	@ (80028fc <HAL_RCC_OscConfig+0x10a4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	e027      	b.n	8002832 <HAL_RCC_OscConfig+0xfda>
 80027e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027e6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80027ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027f4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	fa93 f2a3 	rbit	r2, r3
 80027fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002802:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800280c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002810:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800281a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	fa93 f2a3 	rbit	r2, r3
 8002824:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002828:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	4b33      	ldr	r3, [pc, #204]	@ (80028fc <HAL_RCC_OscConfig+0x10a4>)
 8002830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002832:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002836:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800283a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800283e:	6011      	str	r1, [r2, #0]
 8002840:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002844:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002848:	6812      	ldr	r2, [r2, #0]
 800284a:	fa92 f1a2 	rbit	r1, r2
 800284e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002852:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002856:	6011      	str	r1, [r2, #0]
  return result;
 8002858:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800285c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	fab2 f282 	clz	r2, r2
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	f042 0220 	orr.w	r2, r2, #32
 800286c:	b2d2      	uxtb	r2, r2
 800286e:	f002 021f 	and.w	r2, r2, #31
 8002872:	2101      	movs	r1, #1
 8002874:	fa01 f202 	lsl.w	r2, r1, r2
 8002878:	4013      	ands	r3, r2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d182      	bne.n	8002784 <HAL_RCC_OscConfig+0xf2c>
 800287e:	e037      	b.n	80028f0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002880:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002884:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e02e      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002894:	4b19      	ldr	r3, [pc, #100]	@ (80028fc <HAL_RCC_OscConfig+0x10a4>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800289c:	4b17      	ldr	r3, [pc, #92]	@ (80028fc <HAL_RCC_OscConfig+0x10a4>)
 800289e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80028a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80028a8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80028ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d117      	bne.n	80028ec <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80028bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80028c0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d10b      	bne.n	80028ec <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80028d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028d8:	f003 020f 	and.w	r2, r3, #15
 80028dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d001      	beq.n	80028f0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e000      	b.n	80028f2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40021000 	.word	0x40021000

08002900 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b09e      	sub	sp, #120	@ 0x78
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800290a:	2300      	movs	r3, #0
 800290c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e162      	b.n	8002bde <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002918:	4b90      	ldr	r3, [pc, #576]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	429a      	cmp	r2, r3
 8002924:	d910      	bls.n	8002948 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002926:	4b8d      	ldr	r3, [pc, #564]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f023 0207 	bic.w	r2, r3, #7
 800292e:	498b      	ldr	r1, [pc, #556]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	4313      	orrs	r3, r2
 8002934:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002936:	4b89      	ldr	r3, [pc, #548]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	429a      	cmp	r2, r3
 8002942:	d001      	beq.n	8002948 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e14a      	b.n	8002bde <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d008      	beq.n	8002966 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002954:	4b82      	ldr	r3, [pc, #520]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	497f      	ldr	r1, [pc, #508]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002962:	4313      	orrs	r3, r2
 8002964:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 80dc 	beq.w	8002b2c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d13c      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xf6>
 800297c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002980:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002982:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002984:	fa93 f3a3 	rbit	r3, r3
 8002988:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800298a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298c:	fab3 f383 	clz	r3, r3
 8002990:	b2db      	uxtb	r3, r3
 8002992:	095b      	lsrs	r3, r3, #5
 8002994:	b2db      	uxtb	r3, r3
 8002996:	f043 0301 	orr.w	r3, r3, #1
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b01      	cmp	r3, #1
 800299e:	d102      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xa6>
 80029a0:	4b6f      	ldr	r3, [pc, #444]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	e00f      	b.n	80029c6 <HAL_RCC_ClockConfig+0xc6>
 80029a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80029aa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029ae:	fa93 f3a3 	rbit	r3, r3
 80029b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80029b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80029b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80029ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80029c2:	4b67      	ldr	r3, [pc, #412]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 80029c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80029ca:	65ba      	str	r2, [r7, #88]	@ 0x58
 80029cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80029ce:	fa92 f2a2 	rbit	r2, r2
 80029d2:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80029d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80029d6:	fab2 f282 	clz	r2, r2
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	f042 0220 	orr.w	r2, r2, #32
 80029e0:	b2d2      	uxtb	r2, r2
 80029e2:	f002 021f 	and.w	r2, r2, #31
 80029e6:	2101      	movs	r1, #1
 80029e8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ec:	4013      	ands	r3, r2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d17b      	bne.n	8002aea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e0f3      	b.n	8002bde <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d13c      	bne.n	8002a78 <HAL_RCC_ClockConfig+0x178>
 80029fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a02:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a06:	fa93 f3a3 	rbit	r3, r3
 8002a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002a0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a0e:	fab3 f383 	clz	r3, r3
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	095b      	lsrs	r3, r3, #5
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d102      	bne.n	8002a28 <HAL_RCC_ClockConfig+0x128>
 8002a22:	4b4f      	ldr	r3, [pc, #316]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	e00f      	b.n	8002a48 <HAL_RCC_ClockConfig+0x148>
 8002a28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a30:	fa93 f3a3 	rbit	r3, r3
 8002a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a3e:	fa93 f3a3 	rbit	r3, r3
 8002a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a44:	4b46      	ldr	r3, [pc, #280]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a4c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002a4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a50:	fa92 f2a2 	rbit	r2, r2
 8002a54:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002a56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a58:	fab2 f282 	clz	r2, r2
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	f042 0220 	orr.w	r2, r2, #32
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	f002 021f 	and.w	r2, r2, #31
 8002a68:	2101      	movs	r1, #1
 8002a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a6e:	4013      	ands	r3, r2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d13a      	bne.n	8002aea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0b2      	b.n	8002bde <HAL_RCC_ClockConfig+0x2de>
 8002a78:	2302      	movs	r3, #2
 8002a7a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a7e:	fa93 f3a3 	rbit	r3, r3
 8002a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a86:	fab3 f383 	clz	r3, r3
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	095b      	lsrs	r3, r3, #5
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d102      	bne.n	8002aa0 <HAL_RCC_ClockConfig+0x1a0>
 8002a9a:	4b31      	ldr	r3, [pc, #196]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	e00d      	b.n	8002abc <HAL_RCC_ClockConfig+0x1bc>
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa6:	fa93 f3a3 	rbit	r3, r3
 8002aaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002aac:	2302      	movs	r3, #2
 8002aae:	623b      	str	r3, [r7, #32]
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	fa93 f3a3 	rbit	r3, r3
 8002ab6:	61fb      	str	r3, [r7, #28]
 8002ab8:	4b29      	ldr	r3, [pc, #164]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	2202      	movs	r2, #2
 8002abe:	61ba      	str	r2, [r7, #24]
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	fa92 f2a2 	rbit	r2, r2
 8002ac6:	617a      	str	r2, [r7, #20]
  return result;
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	fab2 f282 	clz	r2, r2
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	f042 0220 	orr.w	r2, r2, #32
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	f002 021f 	and.w	r2, r2, #31
 8002ada:	2101      	movs	r1, #1
 8002adc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e079      	b.n	8002bde <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aea:	4b1d      	ldr	r3, [pc, #116]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f023 0203 	bic.w	r2, r3, #3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	491a      	ldr	r1, [pc, #104]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002afc:	f7fd ffb4 	bl	8000a68 <HAL_GetTick>
 8002b00:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b02:	e00a      	b.n	8002b1a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b04:	f7fd ffb0 	bl	8000a68 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e061      	b.n	8002bde <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	4b11      	ldr	r3, [pc, #68]	@ (8002b60 <HAL_RCC_ClockConfig+0x260>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f003 020c 	and.w	r2, r3, #12
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d1eb      	bne.n	8002b04 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0307 	and.w	r3, r3, #7
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d214      	bcs.n	8002b64 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3a:	4b08      	ldr	r3, [pc, #32]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f023 0207 	bic.w	r2, r3, #7
 8002b42:	4906      	ldr	r1, [pc, #24]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4a:	4b04      	ldr	r3, [pc, #16]	@ (8002b5c <HAL_RCC_ClockConfig+0x25c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d005      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e040      	b.n	8002bde <HAL_RCC_ClockConfig+0x2de>
 8002b5c:	40022000 	.word	0x40022000
 8002b60:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d008      	beq.n	8002b82 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b70:	4b1d      	ldr	r3, [pc, #116]	@ (8002be8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	491a      	ldr	r1, [pc, #104]	@ (8002be8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0308 	and.w	r3, r3, #8
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d009      	beq.n	8002ba2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b8e:	4b16      	ldr	r3, [pc, #88]	@ (8002be8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	4912      	ldr	r1, [pc, #72]	@ (8002be8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ba2:	f000 f829 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002ba6:	4601      	mov	r1, r0
 8002ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8002be8 <HAL_RCC_ClockConfig+0x2e8>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bb0:	22f0      	movs	r2, #240	@ 0xf0
 8002bb2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	fa92 f2a2 	rbit	r2, r2
 8002bba:	60fa      	str	r2, [r7, #12]
  return result;
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	fab2 f282 	clz	r2, r2
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	40d3      	lsrs	r3, r2
 8002bc6:	4a09      	ldr	r2, [pc, #36]	@ (8002bec <HAL_RCC_ClockConfig+0x2ec>)
 8002bc8:	5cd3      	ldrb	r3, [r2, r3]
 8002bca:	fa21 f303 	lsr.w	r3, r1, r3
 8002bce:	4a08      	ldr	r2, [pc, #32]	@ (8002bf0 <HAL_RCC_ClockConfig+0x2f0>)
 8002bd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002bd2:	4b08      	ldr	r3, [pc, #32]	@ (8002bf4 <HAL_RCC_ClockConfig+0x2f4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fd ff02 	bl	80009e0 <HAL_InitTick>
  
  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3778      	adds	r7, #120	@ 0x78
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	40021000 	.word	0x40021000
 8002bec:	0800609c 	.word	0x0800609c
 8002bf0:	20000000 	.word	0x20000000
 8002bf4:	20000004 	.word	0x20000004

08002bf8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b087      	sub	sp, #28
 8002bfc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	2300      	movs	r3, #0
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002c12:	4b1f      	ldr	r3, [pc, #124]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f003 030c 	and.w	r3, r3, #12
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d002      	beq.n	8002c28 <HAL_RCC_GetSysClockFreq+0x30>
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d003      	beq.n	8002c2e <HAL_RCC_GetSysClockFreq+0x36>
 8002c26:	e029      	b.n	8002c7c <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c28:	4b1a      	ldr	r3, [pc, #104]	@ (8002c94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c2a:	613b      	str	r3, [r7, #16]
      break;
 8002c2c:	e029      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	0c9b      	lsrs	r3, r3, #18
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	4a18      	ldr	r2, [pc, #96]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c38:	5cd3      	ldrb	r3, [r2, r3]
 8002c3a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002c3c:	4b14      	ldr	r3, [pc, #80]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	f003 030f 	and.w	r3, r3, #15
 8002c44:	4a15      	ldr	r2, [pc, #84]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c46:	5cd3      	ldrb	r3, [r2, r3]
 8002c48:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d008      	beq.n	8002c66 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c54:	4a0f      	ldr	r2, [pc, #60]	@ (8002c94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	e007      	b.n	8002c76 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c66:	4a0b      	ldr	r2, [pc, #44]	@ (8002c94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	fb02 f303 	mul.w	r3, r2, r3
 8002c74:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	613b      	str	r3, [r7, #16]
      break;
 8002c7a:	e002      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c7c:	4b05      	ldr	r3, [pc, #20]	@ (8002c94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c7e:	613b      	str	r3, [r7, #16]
      break;
 8002c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c82:	693b      	ldr	r3, [r7, #16]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	371c      	adds	r7, #28
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	40021000 	.word	0x40021000
 8002c94:	007a1200 	.word	0x007a1200
 8002c98:	080060b4 	.word	0x080060b4
 8002c9c:	080060c4 	.word	0x080060c4

08002ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ca4:	4b03      	ldr	r3, [pc, #12]	@ (8002cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000000 	.word	0x20000000

08002cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002cbe:	f7ff ffef 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002cc2:	4601      	mov	r1, r0
 8002cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ccc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002cd0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	fa92 f2a2 	rbit	r2, r2
 8002cd8:	603a      	str	r2, [r7, #0]
  return result;
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	fab2 f282 	clz	r2, r2
 8002ce0:	b2d2      	uxtb	r2, r2
 8002ce2:	40d3      	lsrs	r3, r2
 8002ce4:	4a04      	ldr	r2, [pc, #16]	@ (8002cf8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002ce6:	5cd3      	ldrb	r3, [r2, r3]
 8002ce8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002cec:	4618      	mov	r0, r3
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	080060ac 	.word	0x080060ac

08002cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002d02:	f7ff ffcd 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002d06:	4601      	mov	r1, r0
 8002d08:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002d10:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002d14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	fa92 f2a2 	rbit	r2, r2
 8002d1c:	603a      	str	r2, [r7, #0]
  return result;
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	fab2 f282 	clz	r2, r2
 8002d24:	b2d2      	uxtb	r2, r2
 8002d26:	40d3      	lsrs	r3, r2
 8002d28:	4a04      	ldr	r2, [pc, #16]	@ (8002d3c <HAL_RCC_GetPCLK2Freq+0x40>)
 8002d2a:	5cd3      	ldrb	r3, [r2, r3]
 8002d2c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002d30:	4618      	mov	r0, r3
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	080060ac 	.word	0x080060ac

08002d40 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b092      	sub	sp, #72	@ 0x48
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002d50:	2300      	movs	r3, #0
 8002d52:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 80d4 	beq.w	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d64:	4b4e      	ldr	r3, [pc, #312]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10e      	bne.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d70:	4b4b      	ldr	r3, [pc, #300]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d72:	69db      	ldr	r3, [r3, #28]
 8002d74:	4a4a      	ldr	r2, [pc, #296]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d7a:	61d3      	str	r3, [r2, #28]
 8002d7c:	4b48      	ldr	r3, [pc, #288]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d84:	60bb      	str	r3, [r7, #8]
 8002d86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8e:	4b45      	ldr	r3, [pc, #276]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d118      	bne.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d9a:	4b42      	ldr	r3, [pc, #264]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a41      	ldr	r2, [pc, #260]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002da0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002da4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002da6:	f7fd fe5f 	bl	8000a68 <HAL_GetTick>
 8002daa:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dac:	e008      	b.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dae:	f7fd fe5b 	bl	8000a68 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b64      	cmp	r3, #100	@ 0x64
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e1d6      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc0:	4b38      	ldr	r3, [pc, #224]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0f0      	beq.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002dcc:	4b34      	ldr	r3, [pc, #208]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 8084 	beq.w	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002de6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d07c      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002dec:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002df6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002dfa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfe:	fa93 f3a3 	rbit	r3, r3
 8002e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e06:	fab3 f383 	clz	r3, r3
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4b26      	ldr	r3, [pc, #152]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e10:	4413      	add	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	461a      	mov	r2, r3
 8002e16:	2301      	movs	r3, #1
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e22:	fa93 f3a3 	rbit	r3, r3
 8002e26:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e2a:	fab3 f383 	clz	r3, r3
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	461a      	mov	r2, r3
 8002e32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e34:	4413      	add	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	461a      	mov	r2, r3
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e3e:	4a18      	ldr	r2, [pc, #96]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e42:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d04b      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4e:	f7fd fe0b 	bl	8000a68 <HAL_GetTick>
 8002e52:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e54:	e00a      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e56:	f7fd fe07 	bl	8000a68 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e180      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e72:	fa93 f3a3 	rbit	r3, r3
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e78:	2302      	movs	r3, #2
 8002e7a:	623b      	str	r3, [r7, #32]
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	fa93 f3a3 	rbit	r3, r3
 8002e82:	61fb      	str	r3, [r7, #28]
  return result;
 8002e84:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e86:	fab3 f383 	clz	r3, r3
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	095b      	lsrs	r3, r3, #5
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	f043 0302 	orr.w	r3, r3, #2
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d108      	bne.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002e9a:	4b01      	ldr	r3, [pc, #4]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	e00d      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	40007000 	.word	0x40007000
 8002ea8:	10908100 	.word	0x10908100
 8002eac:	2302      	movs	r3, #2
 8002eae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	fa93 f3a3 	rbit	r3, r3
 8002eb6:	617b      	str	r3, [r7, #20]
 8002eb8:	4b9a      	ldr	r3, [pc, #616]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ebc:	2202      	movs	r2, #2
 8002ebe:	613a      	str	r2, [r7, #16]
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	fa92 f2a2 	rbit	r2, r2
 8002ec6:	60fa      	str	r2, [r7, #12]
  return result;
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	fab2 f282 	clz	r2, r2
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	f002 021f 	and.w	r2, r2, #31
 8002eda:	2101      	movs	r1, #1
 8002edc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0b7      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002ee6:	4b8f      	ldr	r3, [pc, #572]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	498c      	ldr	r1, [pc, #560]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ef8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d105      	bne.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f00:	4b88      	ldr	r3, [pc, #544]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	4a87      	ldr	r2, [pc, #540]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f0a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d008      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f18:	4b82      	ldr	r3, [pc, #520]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1c:	f023 0203 	bic.w	r2, r3, #3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	497f      	ldr	r1, [pc, #508]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d008      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f36:	4b7b      	ldr	r3, [pc, #492]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	4978      	ldr	r1, [pc, #480]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f54:	4b73      	ldr	r3, [pc, #460]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	4970      	ldr	r1, [pc, #448]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0320 	and.w	r3, r3, #32
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f72:	4b6c      	ldr	r3, [pc, #432]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f76:	f023 0210 	bic.w	r2, r3, #16
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	4969      	ldr	r1, [pc, #420]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d008      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002f90:	4b64      	ldr	r3, [pc, #400]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f9c:	4961      	ldr	r1, [pc, #388]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fae:	4b5d      	ldr	r3, [pc, #372]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	f023 0220 	bic.w	r2, r3, #32
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	495a      	ldr	r1, [pc, #360]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fcc:	4b55      	ldr	r3, [pc, #340]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd8:	4952      	ldr	r1, [pc, #328]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0308 	and.w	r3, r3, #8
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d008      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fea:	4b4e      	ldr	r3, [pc, #312]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	494b      	ldr	r1, [pc, #300]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0310 	and.w	r3, r3, #16
 8003004:	2b00      	cmp	r3, #0
 8003006:	d008      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003008:	4b46      	ldr	r3, [pc, #280]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	4943      	ldr	r1, [pc, #268]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003016:	4313      	orrs	r3, r2
 8003018:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003022:	2b00      	cmp	r3, #0
 8003024:	d008      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003026:	4b3f      	ldr	r3, [pc, #252]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003032:	493c      	ldr	r1, [pc, #240]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003034:	4313      	orrs	r3, r2
 8003036:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003044:	4b37      	ldr	r3, [pc, #220]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003048:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003050:	4934      	ldr	r1, [pc, #208]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003052:	4313      	orrs	r3, r2
 8003054:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800305e:	2b00      	cmp	r3, #0
 8003060:	d008      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003062:	4b30      	ldr	r3, [pc, #192]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003066:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800306e:	492d      	ldr	r1, [pc, #180]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003070:	4313      	orrs	r3, r2
 8003072:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003080:	4b28      	ldr	r3, [pc, #160]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003084:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800308c:	4925      	ldr	r1, [pc, #148]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800308e:	4313      	orrs	r3, r2
 8003090:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d008      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800309e:	4b21      	ldr	r3, [pc, #132]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	491e      	ldr	r1, [pc, #120]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80030bc:	4b19      	ldr	r3, [pc, #100]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c8:	4916      	ldr	r1, [pc, #88]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d008      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80030da:	4b12      	ldr	r3, [pc, #72]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030de:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030e6:	490f      	ldr	r1, [pc, #60]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d008      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80030f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003104:	4907      	ldr	r1, [pc, #28]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003106:	4313      	orrs	r3, r2
 8003108:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00c      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003116:	4b03      	ldr	r3, [pc, #12]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	e002      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003122:	bf00      	nop
 8003124:	40021000 	.word	0x40021000
 8003128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800312a:	4913      	ldr	r1, [pc, #76]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800312c:	4313      	orrs	r3, r2
 800312e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800313c:	4b0e      	ldr	r3, [pc, #56]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800313e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003140:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003148:	490b      	ldr	r1, [pc, #44]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800314a:	4313      	orrs	r3, r2
 800314c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d008      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800315a:	4b07      	ldr	r3, [pc, #28]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003166:	4904      	ldr	r1, [pc, #16]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003168:	4313      	orrs	r3, r2
 800316a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3748      	adds	r7, #72	@ 0x48
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000

0800317c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e040      	b.n	8003210 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003192:	2b00      	cmp	r3, #0
 8003194:	d106      	bne.n	80031a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7fd fb6a 	bl	8000878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2224      	movs	r2, #36	@ 0x24
 80031a8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0201 	bic.w	r2, r2, #1
 80031b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d002      	beq.n	80031c8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 fd94 	bl	8003cf0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 fbbd 	bl	8003948 <UART_SetConfig>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d101      	bne.n	80031d8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e01b      	b.n	8003210 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0201 	orr.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fe13 	bl	8003e34 <UART_CheckIdleState>
 800320e:	4603      	mov	r3, r0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08a      	sub	sp, #40	@ 0x28
 800321c:	af02      	add	r7, sp, #8
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	603b      	str	r3, [r7, #0]
 8003224:	4613      	mov	r3, r2
 8003226:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800322c:	2b20      	cmp	r3, #32
 800322e:	d177      	bne.n	8003320 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d002      	beq.n	800323c <HAL_UART_Transmit+0x24>
 8003236:	88fb      	ldrh	r3, [r7, #6]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e070      	b.n	8003322 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2221      	movs	r2, #33	@ 0x21
 800324c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800324e:	f7fd fc0b 	bl	8000a68 <HAL_GetTick>
 8003252:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	88fa      	ldrh	r2, [r7, #6]
 8003258:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	88fa      	ldrh	r2, [r7, #6]
 8003260:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800326c:	d108      	bne.n	8003280 <HAL_UART_Transmit+0x68>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d104      	bne.n	8003280 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003276:	2300      	movs	r3, #0
 8003278:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	61bb      	str	r3, [r7, #24]
 800327e:	e003      	b.n	8003288 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003284:	2300      	movs	r3, #0
 8003286:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003288:	e02f      	b.n	80032ea <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	2200      	movs	r2, #0
 8003292:	2180      	movs	r1, #128	@ 0x80
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 fe75 	bl	8003f84 <UART_WaitOnFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d004      	beq.n	80032aa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2220      	movs	r2, #32
 80032a4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e03b      	b.n	8003322 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d10b      	bne.n	80032c8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	881a      	ldrh	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032bc:	b292      	uxth	r2, r2
 80032be:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	3302      	adds	r3, #2
 80032c4:	61bb      	str	r3, [r7, #24]
 80032c6:	e007      	b.n	80032d8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	781a      	ldrb	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	3301      	adds	r3, #1
 80032d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032de:	b29b      	uxth	r3, r3
 80032e0:	3b01      	subs	r3, #1
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1c9      	bne.n	800328a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2200      	movs	r2, #0
 80032fe:	2140      	movs	r1, #64	@ 0x40
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f000 fe3f 	bl	8003f84 <UART_WaitOnFlagUntilTimeout>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d004      	beq.n	8003316 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2220      	movs	r2, #32
 8003310:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e005      	b.n	8003322 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2220      	movs	r2, #32
 800331a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800331c:	2300      	movs	r3, #0
 800331e:	e000      	b.n	8003322 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003320:	2302      	movs	r3, #2
  }
}
 8003322:	4618      	mov	r0, r3
 8003324:	3720      	adds	r7, #32
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
	...

0800332c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b0ba      	sub	sp, #232	@ 0xe8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003352:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003356:	f640 030f 	movw	r3, #2063	@ 0x80f
 800335a:	4013      	ands	r3, r2
 800335c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003360:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003364:	2b00      	cmp	r3, #0
 8003366:	d115      	bne.n	8003394 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800336c:	f003 0320 	and.w	r3, r3, #32
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00f      	beq.n	8003394 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003378:	f003 0320 	and.w	r3, r3, #32
 800337c:	2b00      	cmp	r3, #0
 800337e:	d009      	beq.n	8003394 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 82ab 	beq.w	80038e0 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	4798      	blx	r3
      }
      return;
 8003392:	e2a5      	b.n	80038e0 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003394:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 8117 	beq.w	80035cc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800339e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80033aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80033ae:	4b85      	ldr	r3, [pc, #532]	@ (80035c4 <HAL_UART_IRQHandler+0x298>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f000 810a 	beq.w	80035cc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80033b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d011      	beq.n	80033e8 <HAL_UART_IRQHandler+0xbc>
 80033c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00b      	beq.n	80033e8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2201      	movs	r2, #1
 80033d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033de:	f043 0201 	orr.w	r2, r3, #1
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80033e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d011      	beq.n	8003418 <HAL_UART_IRQHandler+0xec>
 80033f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00b      	beq.n	8003418 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2202      	movs	r2, #2
 8003406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800340e:	f043 0204 	orr.w	r2, r3, #4
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	d011      	beq.n	8003448 <HAL_UART_IRQHandler+0x11c>
 8003424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00b      	beq.n	8003448 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2204      	movs	r2, #4
 8003436:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800343e:	f043 0202 	orr.w	r2, r3, #2
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	2b00      	cmp	r3, #0
 8003452:	d017      	beq.n	8003484 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003458:	f003 0320 	and.w	r3, r3, #32
 800345c:	2b00      	cmp	r3, #0
 800345e:	d105      	bne.n	800346c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003460:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003464:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00b      	beq.n	8003484 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2208      	movs	r2, #8
 8003472:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800347a:	f043 0208 	orr.w	r2, r3, #8
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800348c:	2b00      	cmp	r3, #0
 800348e:	d012      	beq.n	80034b6 <HAL_UART_IRQHandler+0x18a>
 8003490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003494:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00c      	beq.n	80034b6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034ac:	f043 0220 	orr.w	r2, r3, #32
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8211 	beq.w	80038e4 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80034c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034c6:	f003 0320 	and.w	r3, r3, #32
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00d      	beq.n	80034ea <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80034ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034d2:	f003 0320 	and.w	r3, r3, #32
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d007      	beq.n	80034ea <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034fe:	2b40      	cmp	r3, #64	@ 0x40
 8003500:	d005      	beq.n	800350e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003502:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003506:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800350a:	2b00      	cmp	r3, #0
 800350c:	d04f      	beq.n	80035ae <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 fe6c 	bl	80041ec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800351e:	2b40      	cmp	r3, #64	@ 0x40
 8003520:	d141      	bne.n	80035a6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	3308      	adds	r3, #8
 8003528:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003530:	e853 3f00 	ldrex	r3, [r3]
 8003534:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003538:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800353c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003540:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	3308      	adds	r3, #8
 800354a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800354e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003552:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003556:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800355a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800355e:	e841 2300 	strex	r3, r2, [r1]
 8003562:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003566:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1d9      	bne.n	8003522 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003572:	2b00      	cmp	r3, #0
 8003574:	d013      	beq.n	800359e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800357a:	4a13      	ldr	r2, [pc, #76]	@ (80035c8 <HAL_UART_IRQHandler+0x29c>)
 800357c:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003582:	4618      	mov	r0, r3
 8003584:	f7fd fc71 	bl	8000e6a <HAL_DMA_Abort_IT>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d017      	beq.n	80035be <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003598:	4610      	mov	r0, r2
 800359a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800359c:	e00f      	b.n	80035be <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f9c8 	bl	8003934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035a4:	e00b      	b.n	80035be <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f9c4 	bl	8003934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035ac:	e007      	b.n	80035be <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f9c0 	bl	8003934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80035bc:	e192      	b.n	80038e4 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035be:	bf00      	nop
    return;
 80035c0:	e190      	b.n	80038e4 <HAL_UART_IRQHandler+0x5b8>
 80035c2:	bf00      	nop
 80035c4:	04000120 	.word	0x04000120
 80035c8:	08004497 	.word	0x08004497

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	f040 814b 	bne.w	800386c <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80035d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035da:	f003 0310 	and.w	r3, r3, #16
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f000 8144 	beq.w	800386c <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80035e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035e8:	f003 0310 	and.w	r3, r3, #16
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 813d 	beq.w	800386c <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2210      	movs	r2, #16
 80035f8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003604:	2b40      	cmp	r3, #64	@ 0x40
 8003606:	f040 80b5 	bne.w	8003774 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003616:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800361a:	2b00      	cmp	r3, #0
 800361c:	f000 8164 	beq.w	80038e8 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003626:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800362a:	429a      	cmp	r2, r3
 800362c:	f080 815c 	bcs.w	80038e8 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003636:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	2b20      	cmp	r3, #32
 8003642:	f000 8086 	beq.w	8003752 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800364e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003652:	e853 3f00 	ldrex	r3, [r3]
 8003656:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800365a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800365e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003662:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	461a      	mov	r2, r3
 800366c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003670:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003674:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003678:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800367c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003680:	e841 2300 	strex	r3, r2, [r1]
 8003684:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003688:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1da      	bne.n	8003646 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	3308      	adds	r3, #8
 8003696:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003698:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800369a:	e853 3f00 	ldrex	r3, [r3]
 800369e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80036a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036a2:	f023 0301 	bic.w	r3, r3, #1
 80036a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	3308      	adds	r3, #8
 80036b0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80036b4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80036b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ba:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80036bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80036c0:	e841 2300 	strex	r3, r2, [r1]
 80036c4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80036c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1e1      	bne.n	8003690 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	3308      	adds	r3, #8
 80036d2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036d6:	e853 3f00 	ldrex	r3, [r3]
 80036da:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80036dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	3308      	adds	r3, #8
 80036ec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80036f0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80036f2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036f4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80036f6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80036f8:	e841 2300 	strex	r3, r2, [r1]
 80036fc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80036fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1e3      	bne.n	80036cc <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2220      	movs	r2, #32
 8003708:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800371a:	e853 3f00 	ldrex	r3, [r3]
 800371e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003720:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003722:	f023 0310 	bic.w	r3, r3, #16
 8003726:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	461a      	mov	r2, r3
 8003730:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003734:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003736:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003738:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800373a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800373c:	e841 2300 	strex	r3, r2, [r1]
 8003740:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1e4      	bne.n	8003712 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800374c:	4618      	mov	r0, r3
 800374e:	f7fd fb4e 	bl	8000dee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2202      	movs	r2, #2
 8003756:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003764:	b29b      	uxth	r3, r3
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	b29b      	uxth	r3, r3
 800376a:	4619      	mov	r1, r3
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f001 fc65 	bl	800503c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003772:	e0b9      	b.n	80038e8 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003780:	b29b      	uxth	r3, r3
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 80ab 	beq.w	80038ec <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003796:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 80a6 	beq.w	80038ec <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037a8:	e853 3f00 	ldrex	r3, [r3]
 80037ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80037ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	461a      	mov	r2, r3
 80037be:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80037c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80037c4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037ca:	e841 2300 	strex	r3, r2, [r1]
 80037ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1e4      	bne.n	80037a0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	3308      	adds	r3, #8
 80037dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e0:	e853 3f00 	ldrex	r3, [r3]
 80037e4:	623b      	str	r3, [r7, #32]
   return(result);
 80037e6:	6a3b      	ldr	r3, [r7, #32]
 80037e8:	f023 0301 	bic.w	r3, r3, #1
 80037ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3308      	adds	r3, #8
 80037f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80037fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80037fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003802:	e841 2300 	strex	r3, r2, [r1]
 8003806:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1e3      	bne.n	80037d6 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2220      	movs	r2, #32
 8003812:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	e853 3f00 	ldrex	r3, [r3]
 800382e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f023 0310 	bic.w	r3, r3, #16
 8003836:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003844:	61fb      	str	r3, [r7, #28]
 8003846:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003848:	69b9      	ldr	r1, [r7, #24]
 800384a:	69fa      	ldr	r2, [r7, #28]
 800384c:	e841 2300 	strex	r3, r2, [r1]
 8003850:	617b      	str	r3, [r7, #20]
   return(result);
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1e4      	bne.n	8003822 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2202      	movs	r2, #2
 800385c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800385e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003862:	4619      	mov	r1, r3
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f001 fbe9 	bl	800503c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800386a:	e03f      	b.n	80038ec <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800386c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003870:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00e      	beq.n	8003896 <HAL_UART_IRQHandler+0x56a>
 8003878:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800387c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800388c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 fe41 	bl	8004516 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003894:	e02d      	b.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800389a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00e      	beq.n	80038c0 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80038a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d008      	beq.n	80038c0 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d01c      	beq.n	80038f0 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	4798      	blx	r3
    }
    return;
 80038be:	e017      	b.n	80038f0 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80038c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d012      	beq.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
 80038cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00c      	beq.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 fdf2 	bl	80044c2 <UART_EndTransmit_IT>
    return;
 80038de:	e008      	b.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
      return;
 80038e0:	bf00      	nop
 80038e2:	e006      	b.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
    return;
 80038e4:	bf00      	nop
 80038e6:	e004      	b.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
      return;
 80038e8:	bf00      	nop
 80038ea:	e002      	b.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
      return;
 80038ec:	bf00      	nop
 80038ee:	e000      	b.n	80038f2 <HAL_UART_IRQHandler+0x5c6>
    return;
 80038f0:	bf00      	nop
  }

}
 80038f2:	37e8      	adds	r7, #232	@ 0xe8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689a      	ldr	r2, [r3, #8]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	431a      	orrs	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	431a      	orrs	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69db      	ldr	r3, [r3, #28]
 8003968:	4313      	orrs	r3, r2
 800396a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	4b92      	ldr	r3, [pc, #584]	@ (8003bbc <UART_SetConfig+0x274>)
 8003974:	4013      	ands	r3, r2
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6812      	ldr	r2, [r2, #0]
 800397a:	6979      	ldr	r1, [r7, #20]
 800397c:	430b      	orrs	r3, r1
 800397e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	68da      	ldr	r2, [r3, #12]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a80      	ldr	r2, [pc, #512]	@ (8003bc0 <UART_SetConfig+0x278>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d120      	bne.n	8003a06 <UART_SetConfig+0xbe>
 80039c4:	4b7f      	ldr	r3, [pc, #508]	@ (8003bc4 <UART_SetConfig+0x27c>)
 80039c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c8:	f003 0303 	and.w	r3, r3, #3
 80039cc:	2b03      	cmp	r3, #3
 80039ce:	d817      	bhi.n	8003a00 <UART_SetConfig+0xb8>
 80039d0:	a201      	add	r2, pc, #4	@ (adr r2, 80039d8 <UART_SetConfig+0x90>)
 80039d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d6:	bf00      	nop
 80039d8:	080039e9 	.word	0x080039e9
 80039dc:	080039f5 	.word	0x080039f5
 80039e0:	080039fb 	.word	0x080039fb
 80039e4:	080039ef 	.word	0x080039ef
 80039e8:	2301      	movs	r3, #1
 80039ea:	77fb      	strb	r3, [r7, #31]
 80039ec:	e0b5      	b.n	8003b5a <UART_SetConfig+0x212>
 80039ee:	2302      	movs	r3, #2
 80039f0:	77fb      	strb	r3, [r7, #31]
 80039f2:	e0b2      	b.n	8003b5a <UART_SetConfig+0x212>
 80039f4:	2304      	movs	r3, #4
 80039f6:	77fb      	strb	r3, [r7, #31]
 80039f8:	e0af      	b.n	8003b5a <UART_SetConfig+0x212>
 80039fa:	2308      	movs	r3, #8
 80039fc:	77fb      	strb	r3, [r7, #31]
 80039fe:	e0ac      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a00:	2310      	movs	r3, #16
 8003a02:	77fb      	strb	r3, [r7, #31]
 8003a04:	e0a9      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a6f      	ldr	r2, [pc, #444]	@ (8003bc8 <UART_SetConfig+0x280>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d124      	bne.n	8003a5a <UART_SetConfig+0x112>
 8003a10:	4b6c      	ldr	r3, [pc, #432]	@ (8003bc4 <UART_SetConfig+0x27c>)
 8003a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a1c:	d011      	beq.n	8003a42 <UART_SetConfig+0xfa>
 8003a1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a22:	d817      	bhi.n	8003a54 <UART_SetConfig+0x10c>
 8003a24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a28:	d011      	beq.n	8003a4e <UART_SetConfig+0x106>
 8003a2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a2e:	d811      	bhi.n	8003a54 <UART_SetConfig+0x10c>
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <UART_SetConfig+0xf4>
 8003a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a38:	d006      	beq.n	8003a48 <UART_SetConfig+0x100>
 8003a3a:	e00b      	b.n	8003a54 <UART_SetConfig+0x10c>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	77fb      	strb	r3, [r7, #31]
 8003a40:	e08b      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a42:	2302      	movs	r3, #2
 8003a44:	77fb      	strb	r3, [r7, #31]
 8003a46:	e088      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a48:	2304      	movs	r3, #4
 8003a4a:	77fb      	strb	r3, [r7, #31]
 8003a4c:	e085      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a4e:	2308      	movs	r3, #8
 8003a50:	77fb      	strb	r3, [r7, #31]
 8003a52:	e082      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a54:	2310      	movs	r3, #16
 8003a56:	77fb      	strb	r3, [r7, #31]
 8003a58:	e07f      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a5b      	ldr	r2, [pc, #364]	@ (8003bcc <UART_SetConfig+0x284>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d124      	bne.n	8003aae <UART_SetConfig+0x166>
 8003a64:	4b57      	ldr	r3, [pc, #348]	@ (8003bc4 <UART_SetConfig+0x27c>)
 8003a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a68:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003a6c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a70:	d011      	beq.n	8003a96 <UART_SetConfig+0x14e>
 8003a72:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a76:	d817      	bhi.n	8003aa8 <UART_SetConfig+0x160>
 8003a78:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a7c:	d011      	beq.n	8003aa2 <UART_SetConfig+0x15a>
 8003a7e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a82:	d811      	bhi.n	8003aa8 <UART_SetConfig+0x160>
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d003      	beq.n	8003a90 <UART_SetConfig+0x148>
 8003a88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a8c:	d006      	beq.n	8003a9c <UART_SetConfig+0x154>
 8003a8e:	e00b      	b.n	8003aa8 <UART_SetConfig+0x160>
 8003a90:	2300      	movs	r3, #0
 8003a92:	77fb      	strb	r3, [r7, #31]
 8003a94:	e061      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a96:	2302      	movs	r3, #2
 8003a98:	77fb      	strb	r3, [r7, #31]
 8003a9a:	e05e      	b.n	8003b5a <UART_SetConfig+0x212>
 8003a9c:	2304      	movs	r3, #4
 8003a9e:	77fb      	strb	r3, [r7, #31]
 8003aa0:	e05b      	b.n	8003b5a <UART_SetConfig+0x212>
 8003aa2:	2308      	movs	r3, #8
 8003aa4:	77fb      	strb	r3, [r7, #31]
 8003aa6:	e058      	b.n	8003b5a <UART_SetConfig+0x212>
 8003aa8:	2310      	movs	r3, #16
 8003aaa:	77fb      	strb	r3, [r7, #31]
 8003aac:	e055      	b.n	8003b5a <UART_SetConfig+0x212>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a47      	ldr	r2, [pc, #284]	@ (8003bd0 <UART_SetConfig+0x288>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d124      	bne.n	8003b02 <UART_SetConfig+0x1ba>
 8003ab8:	4b42      	ldr	r3, [pc, #264]	@ (8003bc4 <UART_SetConfig+0x27c>)
 8003aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003ac0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ac4:	d011      	beq.n	8003aea <UART_SetConfig+0x1a2>
 8003ac6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003aca:	d817      	bhi.n	8003afc <UART_SetConfig+0x1b4>
 8003acc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ad0:	d011      	beq.n	8003af6 <UART_SetConfig+0x1ae>
 8003ad2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ad6:	d811      	bhi.n	8003afc <UART_SetConfig+0x1b4>
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <UART_SetConfig+0x19c>
 8003adc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ae0:	d006      	beq.n	8003af0 <UART_SetConfig+0x1a8>
 8003ae2:	e00b      	b.n	8003afc <UART_SetConfig+0x1b4>
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	77fb      	strb	r3, [r7, #31]
 8003ae8:	e037      	b.n	8003b5a <UART_SetConfig+0x212>
 8003aea:	2302      	movs	r3, #2
 8003aec:	77fb      	strb	r3, [r7, #31]
 8003aee:	e034      	b.n	8003b5a <UART_SetConfig+0x212>
 8003af0:	2304      	movs	r3, #4
 8003af2:	77fb      	strb	r3, [r7, #31]
 8003af4:	e031      	b.n	8003b5a <UART_SetConfig+0x212>
 8003af6:	2308      	movs	r3, #8
 8003af8:	77fb      	strb	r3, [r7, #31]
 8003afa:	e02e      	b.n	8003b5a <UART_SetConfig+0x212>
 8003afc:	2310      	movs	r3, #16
 8003afe:	77fb      	strb	r3, [r7, #31]
 8003b00:	e02b      	b.n	8003b5a <UART_SetConfig+0x212>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a33      	ldr	r2, [pc, #204]	@ (8003bd4 <UART_SetConfig+0x28c>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d124      	bne.n	8003b56 <UART_SetConfig+0x20e>
 8003b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc4 <UART_SetConfig+0x27c>)
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b10:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003b14:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b18:	d011      	beq.n	8003b3e <UART_SetConfig+0x1f6>
 8003b1a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b1e:	d817      	bhi.n	8003b50 <UART_SetConfig+0x208>
 8003b20:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b24:	d011      	beq.n	8003b4a <UART_SetConfig+0x202>
 8003b26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b2a:	d811      	bhi.n	8003b50 <UART_SetConfig+0x208>
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <UART_SetConfig+0x1f0>
 8003b30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b34:	d006      	beq.n	8003b44 <UART_SetConfig+0x1fc>
 8003b36:	e00b      	b.n	8003b50 <UART_SetConfig+0x208>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	77fb      	strb	r3, [r7, #31]
 8003b3c:	e00d      	b.n	8003b5a <UART_SetConfig+0x212>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	77fb      	strb	r3, [r7, #31]
 8003b42:	e00a      	b.n	8003b5a <UART_SetConfig+0x212>
 8003b44:	2304      	movs	r3, #4
 8003b46:	77fb      	strb	r3, [r7, #31]
 8003b48:	e007      	b.n	8003b5a <UART_SetConfig+0x212>
 8003b4a:	2308      	movs	r3, #8
 8003b4c:	77fb      	strb	r3, [r7, #31]
 8003b4e:	e004      	b.n	8003b5a <UART_SetConfig+0x212>
 8003b50:	2310      	movs	r3, #16
 8003b52:	77fb      	strb	r3, [r7, #31]
 8003b54:	e001      	b.n	8003b5a <UART_SetConfig+0x212>
 8003b56:	2310      	movs	r3, #16
 8003b58:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b62:	d16b      	bne.n	8003c3c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003b64:	7ffb      	ldrb	r3, [r7, #31]
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d838      	bhi.n	8003bdc <UART_SetConfig+0x294>
 8003b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b70 <UART_SetConfig+0x228>)
 8003b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b70:	08003b95 	.word	0x08003b95
 8003b74:	08003b9d 	.word	0x08003b9d
 8003b78:	08003ba5 	.word	0x08003ba5
 8003b7c:	08003bdd 	.word	0x08003bdd
 8003b80:	08003bab 	.word	0x08003bab
 8003b84:	08003bdd 	.word	0x08003bdd
 8003b88:	08003bdd 	.word	0x08003bdd
 8003b8c:	08003bdd 	.word	0x08003bdd
 8003b90:	08003bb3 	.word	0x08003bb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b94:	f7ff f890 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003b98:	61b8      	str	r0, [r7, #24]
        break;
 8003b9a:	e024      	b.n	8003be6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b9c:	f7ff f8ae 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8003ba0:	61b8      	str	r0, [r7, #24]
        break;
 8003ba2:	e020      	b.n	8003be6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd8 <UART_SetConfig+0x290>)
 8003ba6:	61bb      	str	r3, [r7, #24]
        break;
 8003ba8:	e01d      	b.n	8003be6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003baa:	f7ff f825 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8003bae:	61b8      	str	r0, [r7, #24]
        break;
 8003bb0:	e019      	b.n	8003be6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bb6:	61bb      	str	r3, [r7, #24]
        break;
 8003bb8:	e015      	b.n	8003be6 <UART_SetConfig+0x29e>
 8003bba:	bf00      	nop
 8003bbc:	efff69f3 	.word	0xefff69f3
 8003bc0:	40013800 	.word	0x40013800
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	40004400 	.word	0x40004400
 8003bcc:	40004800 	.word	0x40004800
 8003bd0:	40004c00 	.word	0x40004c00
 8003bd4:	40005000 	.word	0x40005000
 8003bd8:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	77bb      	strb	r3, [r7, #30]
        break;
 8003be4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d073      	beq.n	8003cd4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	005a      	lsls	r2, r3, #1
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	085b      	lsrs	r3, r3, #1
 8003bf6:	441a      	add	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	2b0f      	cmp	r3, #15
 8003c06:	d916      	bls.n	8003c36 <UART_SetConfig+0x2ee>
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c0e:	d212      	bcs.n	8003c36 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	f023 030f 	bic.w	r3, r3, #15
 8003c18:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	085b      	lsrs	r3, r3, #1
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	89fb      	ldrh	r3, [r7, #14]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	89fa      	ldrh	r2, [r7, #14]
 8003c32:	60da      	str	r2, [r3, #12]
 8003c34:	e04e      	b.n	8003cd4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	77bb      	strb	r3, [r7, #30]
 8003c3a:	e04b      	b.n	8003cd4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c3c:	7ffb      	ldrb	r3, [r7, #31]
 8003c3e:	2b08      	cmp	r3, #8
 8003c40:	d827      	bhi.n	8003c92 <UART_SetConfig+0x34a>
 8003c42:	a201      	add	r2, pc, #4	@ (adr r2, 8003c48 <UART_SetConfig+0x300>)
 8003c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c48:	08003c6d 	.word	0x08003c6d
 8003c4c:	08003c75 	.word	0x08003c75
 8003c50:	08003c7d 	.word	0x08003c7d
 8003c54:	08003c93 	.word	0x08003c93
 8003c58:	08003c83 	.word	0x08003c83
 8003c5c:	08003c93 	.word	0x08003c93
 8003c60:	08003c93 	.word	0x08003c93
 8003c64:	08003c93 	.word	0x08003c93
 8003c68:	08003c8b 	.word	0x08003c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c6c:	f7ff f824 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003c70:	61b8      	str	r0, [r7, #24]
        break;
 8003c72:	e013      	b.n	8003c9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c74:	f7ff f842 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8003c78:	61b8      	str	r0, [r7, #24]
        break;
 8003c7a:	e00f      	b.n	8003c9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cec <UART_SetConfig+0x3a4>)
 8003c7e:	61bb      	str	r3, [r7, #24]
        break;
 8003c80:	e00c      	b.n	8003c9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c82:	f7fe ffb9 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8003c86:	61b8      	str	r0, [r7, #24]
        break;
 8003c88:	e008      	b.n	8003c9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c8e:	61bb      	str	r3, [r7, #24]
        break;
 8003c90:	e004      	b.n	8003c9c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	77bb      	strb	r3, [r7, #30]
        break;
 8003c9a:	bf00      	nop
    }

    if (pclk != 0U)
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d018      	beq.n	8003cd4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	085a      	lsrs	r2, r3, #1
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	441a      	add	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	2b0f      	cmp	r3, #15
 8003cba:	d909      	bls.n	8003cd0 <UART_SetConfig+0x388>
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cc2:	d205      	bcs.n	8003cd0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	60da      	str	r2, [r3, #12]
 8003cce:	e001      	b.n	8003cd4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003ce0:	7fbb      	ldrb	r3, [r7, #30]
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3720      	adds	r7, #32
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	007a1200 	.word	0x007a1200

08003cf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00a      	beq.n	8003d1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00a      	beq.n	8003d5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00a      	beq.n	8003d80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d84:	f003 0310 	and.w	r3, r3, #16
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00a      	beq.n	8003da2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da6:	f003 0320 	and.w	r3, r3, #32
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00a      	beq.n	8003dc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d01a      	beq.n	8003e06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dee:	d10a      	bne.n	8003e06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00a      	beq.n	8003e28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	605a      	str	r2, [r3, #4]
  }
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b098      	sub	sp, #96	@ 0x60
 8003e38:	af02      	add	r7, sp, #8
 8003e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e44:	f7fc fe10 	bl	8000a68 <HAL_GetTick>
 8003e48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0308 	and.w	r3, r3, #8
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d12e      	bne.n	8003eb6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e60:	2200      	movs	r2, #0
 8003e62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f88c 	bl	8003f84 <UART_WaitOnFlagUntilTimeout>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d021      	beq.n	8003eb6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e7a:	e853 3f00 	ldrex	r3, [r3]
 8003e7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e86:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e90:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e98:	e841 2300 	strex	r3, r2, [r1]
 8003e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1e6      	bne.n	8003e72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e062      	b.n	8003f7c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d149      	bne.n	8003f58 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ec4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 f856 	bl	8003f84 <UART_WaitOnFlagUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d03c      	beq.n	8003f58 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	e853 3f00 	ldrex	r3, [r3]
 8003eea:	623b      	str	r3, [r7, #32]
   return(result);
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003efc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003efe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f04:	e841 2300 	strex	r3, r2, [r1]
 8003f08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1e6      	bne.n	8003ede <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	3308      	adds	r3, #8
 8003f16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	e853 3f00 	ldrex	r3, [r3]
 8003f1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f023 0301 	bic.w	r3, r3, #1
 8003f26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	3308      	adds	r3, #8
 8003f2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f30:	61fa      	str	r2, [r7, #28]
 8003f32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f34:	69b9      	ldr	r1, [r7, #24]
 8003f36:	69fa      	ldr	r2, [r7, #28]
 8003f38:	e841 2300 	strex	r3, r2, [r1]
 8003f3c:	617b      	str	r3, [r7, #20]
   return(result);
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1e5      	bne.n	8003f10 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2220      	movs	r2, #32
 8003f48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e011      	b.n	8003f7c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2220      	movs	r2, #32
 8003f62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3758      	adds	r7, #88	@ 0x58
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	4613      	mov	r3, r2
 8003f92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f94:	e04f      	b.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9c:	d04b      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9e:	f7fc fd63 	bl	8000a68 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d302      	bcc.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e04e      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d037      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b80      	cmp	r3, #128	@ 0x80
 8003fca:	d034      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b40      	cmp	r3, #64	@ 0x40
 8003fd0:	d031      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d110      	bne.n	8004002 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 f8ff 	bl	80041ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2208      	movs	r2, #8
 8003ff2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e029      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800400c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004010:	d111      	bne.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800401a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f8e5 	bl	80041ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2220      	movs	r2, #32
 8004026:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e00f      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69da      	ldr	r2, [r3, #28]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	4013      	ands	r3, r2
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	429a      	cmp	r2, r3
 8004044:	bf0c      	ite	eq
 8004046:	2301      	moveq	r3, #1
 8004048:	2300      	movne	r3, #0
 800404a:	b2db      	uxtb	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	429a      	cmp	r2, r3
 8004052:	d0a0      	beq.n	8003f96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
	...

08004060 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b096      	sub	sp, #88	@ 0x58
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	4613      	mov	r3, r2
 800406c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	88fa      	ldrh	r2, [r7, #6]
 8004078:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2222      	movs	r2, #34	@ 0x22
 8004088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004090:	2b00      	cmp	r3, #0
 8004092:	d028      	beq.n	80040e6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004098:	4a3e      	ldr	r2, [pc, #248]	@ (8004194 <UART_Start_Receive_DMA+0x134>)
 800409a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040a0:	4a3d      	ldr	r2, [pc, #244]	@ (8004198 <UART_Start_Receive_DMA+0x138>)
 80040a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040a8:	4a3c      	ldr	r2, [pc, #240]	@ (800419c <UART_Start_Receive_DMA+0x13c>)
 80040aa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040b0:	2200      	movs	r2, #0
 80040b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	3324      	adds	r3, #36	@ 0x24
 80040be:	4619      	mov	r1, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c4:	461a      	mov	r2, r3
 80040c6:	88fb      	ldrh	r3, [r7, #6]
 80040c8:	f7fc fe32 	bl	8000d30 <HAL_DMA_Start_IT>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d009      	beq.n	80040e6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2210      	movs	r2, #16
 80040d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2220      	movs	r2, #32
 80040de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e051      	b.n	800418a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d018      	beq.n	8004120 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040f6:	e853 3f00 	ldrex	r3, [r3]
 80040fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80040fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004102:	657b      	str	r3, [r7, #84]	@ 0x54
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	461a      	mov	r2, r3
 800410a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800410c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800410e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004110:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004112:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004114:	e841 2300 	strex	r3, r2, [r1]
 8004118:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800411a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1e6      	bne.n	80040ee <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	3308      	adds	r3, #8
 8004126:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412a:	e853 3f00 	ldrex	r3, [r3]
 800412e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004132:	f043 0301 	orr.w	r3, r3, #1
 8004136:	653b      	str	r3, [r7, #80]	@ 0x50
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3308      	adds	r3, #8
 800413e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004140:	637a      	str	r2, [r7, #52]	@ 0x34
 8004142:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004144:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004146:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004148:	e841 2300 	strex	r3, r2, [r1]
 800414c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800414e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e5      	bne.n	8004120 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3308      	adds	r3, #8
 800415a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	613b      	str	r3, [r7, #16]
   return(result);
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800416a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	3308      	adds	r3, #8
 8004172:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004174:	623a      	str	r2, [r7, #32]
 8004176:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004178:	69f9      	ldr	r1, [r7, #28]
 800417a:	6a3a      	ldr	r2, [r7, #32]
 800417c:	e841 2300 	strex	r3, r2, [r1]
 8004180:	61bb      	str	r3, [r7, #24]
   return(result);
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1e5      	bne.n	8004154 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3758      	adds	r7, #88	@ 0x58
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	080042b5 	.word	0x080042b5
 8004198:	080043db 	.word	0x080043db
 800419c:	08004419 	.word	0x08004419

080041a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b089      	sub	sp, #36	@ 0x24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	e853 3f00 	ldrex	r3, [r3]
 80041b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	61bb      	str	r3, [r7, #24]
 80041c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ca:	6979      	ldr	r1, [r7, #20]
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	613b      	str	r3, [r7, #16]
   return(result);
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1e6      	bne.n	80041a8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2220      	movs	r2, #32
 80041de:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80041e0:	bf00      	nop
 80041e2:	3724      	adds	r7, #36	@ 0x24
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b095      	sub	sp, #84	@ 0x54
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041fc:	e853 3f00 	ldrex	r3, [r3]
 8004200:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004212:	643b      	str	r3, [r7, #64]	@ 0x40
 8004214:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004216:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004218:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800421a:	e841 2300 	strex	r3, r2, [r1]
 800421e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1e6      	bne.n	80041f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	3308      	adds	r3, #8
 800422c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422e:	6a3b      	ldr	r3, [r7, #32]
 8004230:	e853 3f00 	ldrex	r3, [r3]
 8004234:	61fb      	str	r3, [r7, #28]
   return(result);
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	f023 0301 	bic.w	r3, r3, #1
 800423c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	3308      	adds	r3, #8
 8004244:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004246:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004248:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800424c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800424e:	e841 2300 	strex	r3, r2, [r1]
 8004252:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1e5      	bne.n	8004226 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800425e:	2b01      	cmp	r3, #1
 8004260:	d118      	bne.n	8004294 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	e853 3f00 	ldrex	r3, [r3]
 800426e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f023 0310 	bic.w	r3, r3, #16
 8004276:	647b      	str	r3, [r7, #68]	@ 0x44
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	461a      	mov	r2, r3
 800427e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004280:	61bb      	str	r3, [r7, #24]
 8004282:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004284:	6979      	ldr	r1, [r7, #20]
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	e841 2300 	strex	r3, r2, [r1]
 800428c:	613b      	str	r3, [r7, #16]
   return(result);
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1e6      	bne.n	8004262 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2220      	movs	r2, #32
 8004298:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80042a8:	bf00      	nop
 80042aa:	3754      	adds	r7, #84	@ 0x54
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b09c      	sub	sp, #112	@ 0x70
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	d071      	beq.n	80043ae <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80042ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042cc:	2200      	movs	r2, #0
 80042ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042da:	e853 3f00 	ldrex	r3, [r3]
 80042de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80042e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042f2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80042f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042f8:	e841 2300 	strex	r3, r2, [r1]
 80042fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80042fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004300:	2b00      	cmp	r3, #0
 8004302:	d1e6      	bne.n	80042d2 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004304:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3308      	adds	r3, #8
 800430a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800430e:	e853 3f00 	ldrex	r3, [r3]
 8004312:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004316:	f023 0301 	bic.w	r3, r3, #1
 800431a:	667b      	str	r3, [r7, #100]	@ 0x64
 800431c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	3308      	adds	r3, #8
 8004322:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004324:	647a      	str	r2, [r7, #68]	@ 0x44
 8004326:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004328:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800432a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800432c:	e841 2300 	strex	r3, r2, [r1]
 8004330:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1e5      	bne.n	8004304 <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004338:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	3308      	adds	r3, #8
 800433e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004342:	e853 3f00 	ldrex	r3, [r3]
 8004346:	623b      	str	r3, [r7, #32]
   return(result);
 8004348:	6a3b      	ldr	r3, [r7, #32]
 800434a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800434e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004350:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	3308      	adds	r3, #8
 8004356:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004358:	633a      	str	r2, [r7, #48]	@ 0x30
 800435a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800435e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004360:	e841 2300 	strex	r3, r2, [r1]
 8004364:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1e5      	bne.n	8004338 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800436c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800436e:	2220      	movs	r2, #32
 8004370:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004374:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004378:	2b01      	cmp	r3, #1
 800437a:	d118      	bne.n	80043ae <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800437c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	e853 3f00 	ldrex	r3, [r3]
 8004388:	60fb      	str	r3, [r7, #12]
   return(result);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f023 0310 	bic.w	r3, r3, #16
 8004390:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800439a:	61fb      	str	r3, [r7, #28]
 800439c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439e:	69b9      	ldr	r1, [r7, #24]
 80043a0:	69fa      	ldr	r2, [r7, #28]
 80043a2:	e841 2300 	strex	r3, r2, [r1]
 80043a6:	617b      	str	r3, [r7, #20]
   return(result);
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1e6      	bne.n	800437c <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043b0:	2200      	movs	r2, #0
 80043b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d107      	bne.n	80043cc <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043c2:	4619      	mov	r1, r3
 80043c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80043c6:	f000 fe39 	bl	800503c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80043ca:	e002      	b.n	80043d2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80043cc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80043ce:	f7ff fa9d 	bl	800390c <HAL_UART_RxCpltCallback>
}
 80043d2:	bf00      	nop
 80043d4:	3770      	adds	r7, #112	@ 0x70
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b084      	sub	sp, #16
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d109      	bne.n	800440a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043fc:	085b      	lsrs	r3, r3, #1
 80043fe:	b29b      	uxth	r3, r3
 8004400:	4619      	mov	r1, r3
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f000 fe1a 	bl	800503c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004408:	e002      	b.n	8004410 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f7ff fa88 	bl	8003920 <HAL_UART_RxHalfCpltCallback>
}
 8004410:	bf00      	nop
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004424:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800442a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004432:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800443e:	2b80      	cmp	r3, #128	@ 0x80
 8004440:	d109      	bne.n	8004456 <UART_DMAError+0x3e>
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	2b21      	cmp	r3, #33	@ 0x21
 8004446:	d106      	bne.n	8004456 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	2200      	movs	r2, #0
 800444c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8004450:	6978      	ldr	r0, [r7, #20]
 8004452:	f7ff fea5 	bl	80041a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004460:	2b40      	cmp	r3, #64	@ 0x40
 8004462:	d109      	bne.n	8004478 <UART_DMAError+0x60>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2b22      	cmp	r3, #34	@ 0x22
 8004468:	d106      	bne.n	8004478 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	2200      	movs	r2, #0
 800446e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8004472:	6978      	ldr	r0, [r7, #20]
 8004474:	f7ff feba 	bl	80041ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800447e:	f043 0210 	orr.w	r2, r3, #16
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004488:	6978      	ldr	r0, [r7, #20]
 800448a:	f7ff fa53 	bl	8003934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800448e:	bf00      	nop
 8004490:	3718      	adds	r7, #24
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b084      	sub	sp, #16
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f7ff fa3d 	bl	8003934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044ba:	bf00      	nop
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b088      	sub	sp, #32
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	e853 3f00 	ldrex	r3, [r3]
 80044d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044de:	61fb      	str	r3, [r7, #28]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	461a      	mov	r2, r3
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	61bb      	str	r3, [r7, #24]
 80044ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ec:	6979      	ldr	r1, [r7, #20]
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	613b      	str	r3, [r7, #16]
   return(result);
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1e6      	bne.n	80044ca <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2220      	movs	r2, #32
 8004500:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f7ff f9f5 	bl	80038f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800450e:	bf00      	nop
 8004510:	3720      	adds	r7, #32
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b08c      	sub	sp, #48	@ 0x30
 800452e:	af00      	add	r7, sp, #0
 8004530:	60f8      	str	r0, [r7, #12]
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	4613      	mov	r3, r2
 8004536:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800453e:	2b20      	cmp	r3, #32
 8004540:	d142      	bne.n	80045c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d002      	beq.n	800454e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8004548:	88fb      	ldrh	r3, [r7, #6]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d101      	bne.n	8004552 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e03b      	b.n	80045ca <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2201      	movs	r2, #1
 8004556:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800455e:	88fb      	ldrh	r3, [r7, #6]
 8004560:	461a      	mov	r2, r3
 8004562:	68b9      	ldr	r1, [r7, #8]
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f7ff fd7b 	bl	8004060 <UART_Start_Receive_DMA>
 800456a:	4603      	mov	r3, r0
 800456c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004574:	2b00      	cmp	r3, #0
 8004576:	d124      	bne.n	80045c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800457c:	2b01      	cmp	r3, #1
 800457e:	d11d      	bne.n	80045bc <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2210      	movs	r2, #16
 8004586:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	e853 3f00 	ldrex	r3, [r3]
 8004594:	617b      	str	r3, [r7, #20]
   return(result);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f043 0310 	orr.w	r3, r3, #16
 800459c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	461a      	mov	r2, r3
 80045a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045a8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045aa:	6a39      	ldr	r1, [r7, #32]
 80045ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045ae:	e841 2300 	strex	r3, r2, [r1]
 80045b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1e6      	bne.n	8004588 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80045ba:	e002      	b.n	80045c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80045c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80045c6:	e000      	b.n	80045ca <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80045c8:	2302      	movs	r3, #2
  }
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3730      	adds	r7, #48	@ 0x30
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
	...

080045d4 <cmdhandler_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void cmdhandler_init( UART_HandleTypeDef* huart )
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
	// create a commands queue
	cmdqueue_init( &cmdhandler_vars.cmdq );
 80045dc:	4813      	ldr	r0, [pc, #76]	@ (800462c <cmdhandler_init+0x58>)
 80045de:	f000 f89b 	bl	8004718 <cmdqueue_init>

	// set up uart port.
	serial_uart_init(huart, &cmdhandler_vars.cmdq );
 80045e2:	4912      	ldr	r1, [pc, #72]	@ (800462c <cmdhandler_init+0x58>)
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fc83 	bl	8004ef0 <serial_uart_init>
	serial_uart_receiveToIdle( huart );
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 fc94 	bl	8004f18 <serial_uart_receiveToIdle>

	// to let us know to uart received new data;
	serial_uart_registerCB( cmdhandler_redirectCmds );
 80045f0:	480f      	ldr	r0, [pc, #60]	@ (8004630 <cmdhandler_init+0x5c>)
 80045f2:	f000 fcaf 	bl	8004f54 <serial_uart_registerCB>

	// initialize cmd handlers list.
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 80045f6:	2300      	movs	r3, #0
 80045f8:	73fb      	strb	r3, [r7, #15]
 80045fa:	e010      	b.n	800461e <cmdhandler_init+0x4a>
	{
		cmdhandler_vars.cmdhandler_list[i].moduleId		= MODULE_ID_NONE;
 80045fc:	7bfb      	ldrb	r3, [r7, #15]
 80045fe:	4a0b      	ldr	r2, [pc, #44]	@ (800462c <cmdhandler_init+0x58>)
 8004600:	3306      	adds	r3, #6
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4413      	add	r3, r2
 8004606:	2200      	movs	r2, #0
 8004608:	711a      	strb	r2, [r3, #4]
		cmdhandler_vars.cmdhandler_list[i].funPtr 		= NULL;
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	4a07      	ldr	r2, [pc, #28]	@ (800462c <cmdhandler_init+0x58>)
 800460e:	3306      	adds	r3, #6
 8004610:	00db      	lsls	r3, r3, #3
 8004612:	4413      	add	r3, r2
 8004614:	2200      	movs	r2, #0
 8004616:	609a      	str	r2, [r3, #8]
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 8004618:	7bfb      	ldrb	r3, [r7, #15]
 800461a:	3301      	adds	r3, #1
 800461c:	73fb      	strb	r3, [r7, #15]
 800461e:	7bfb      	ldrb	r3, [r7, #15]
 8004620:	2b09      	cmp	r3, #9
 8004622:	d9eb      	bls.n	80045fc <cmdhandler_init+0x28>
	}
	return;
 8004624:	bf00      	nop
}
 8004626:	3710      	adds	r7, #16
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	20000178 	.word	0x20000178
 8004630:	08004699 	.word	0x08004699

08004634 <cmdhandler_registerModuleCmdHandler>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t cmdhandler_registerModuleCmdHandler( tCmdhandler_moduleCmdHandler handler )
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	463b      	mov	r3, r7
 800463c:	e883 0003 	stmia.w	r3, {r0, r1}
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 8004640:	2300      	movs	r3, #0
 8004642:	73fb      	strb	r3, [r7, #15]
 8004644:	e01b      	b.n	800467e <cmdhandler_registerModuleCmdHandler+0x4a>
	{
		// find empty handler.
		if ( cmdhandler_vars.cmdhandler_list[i].moduleId == MODULE_ID_NONE )
 8004646:	7bfb      	ldrb	r3, [r7, #15]
 8004648:	4a12      	ldr	r2, [pc, #72]	@ (8004694 <cmdhandler_registerModuleCmdHandler+0x60>)
 800464a:	3306      	adds	r3, #6
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	4413      	add	r3, r2
 8004650:	791b      	ldrb	r3, [r3, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d110      	bne.n	8004678 <cmdhandler_registerModuleCmdHandler+0x44>
		{
			cmdhandler_vars.cmdhandler_list[i].moduleId = handler.moduleId;
 8004656:	7bfb      	ldrb	r3, [r7, #15]
 8004658:	7839      	ldrb	r1, [r7, #0]
 800465a:	4a0e      	ldr	r2, [pc, #56]	@ (8004694 <cmdhandler_registerModuleCmdHandler+0x60>)
 800465c:	3306      	adds	r3, #6
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	460a      	mov	r2, r1
 8004664:	711a      	strb	r2, [r3, #4]
			cmdhandler_vars.cmdhandler_list[i].funPtr 	 = handler.funPtr;
 8004666:	7bfb      	ldrb	r3, [r7, #15]
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	490a      	ldr	r1, [pc, #40]	@ (8004694 <cmdhandler_registerModuleCmdHandler+0x60>)
 800466c:	3306      	adds	r3, #6
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	440b      	add	r3, r1
 8004672:	609a      	str	r2, [r3, #8]
			return 0;
 8004674:	2300      	movs	r3, #0
 8004676:	e006      	b.n	8004686 <cmdhandler_registerModuleCmdHandler+0x52>
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 8004678:	7bfb      	ldrb	r3, [r7, #15]
 800467a:	3301      	adds	r3, #1
 800467c:	73fb      	strb	r3, [r7, #15]
 800467e:	7bfb      	ldrb	r3, [r7, #15]
 8004680:	2b09      	cmp	r3, #9
 8004682:	d9e0      	bls.n	8004646 <cmdhandler_registerModuleCmdHandler+0x12>
		}
	}

	// if we looped through the whole list without finding an empty slot.
	return 1;
 8004684:	2301      	movs	r3, #1
}
 8004686:	4618      	mov	r0, r3
 8004688:	3714      	adds	r7, #20
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	20000178 	.word	0x20000178

08004698 <cmdhandler_redirectCmds>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void cmdhandler_redirectCmds()
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
	tCmdhandler_cmd* pCmd;

	// if there is commands in queue, pop the latest.
	if ( 1 == cmdqueue_pop( &cmdhandler_vars.cmdq, &pCmd ) )
 800469e:	463b      	mov	r3, r7
 80046a0:	4619      	mov	r1, r3
 80046a2:	481c      	ldr	r0, [pc, #112]	@ (8004714 <cmdhandler_redirectCmds+0x7c>)
 80046a4:	f000 f8a8 	bl	80047f8 <cmdqueue_pop>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d02e      	beq.n	800470c <cmdhandler_redirectCmds+0x74>
		return;

	// send the command to the relevant module.

	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 80046ae:	2300      	movs	r3, #0
 80046b0:	71fb      	strb	r3, [r7, #7]
 80046b2:	e027      	b.n	8004704 <cmdhandler_redirectCmds+0x6c>
	{
		if ( cmdhandler_vars.cmdhandler_list[i].funPtr != NULL && cmdhandler_vars.cmdhandler_list[i].moduleId == pCmd->id.module )
 80046b4:	79fb      	ldrb	r3, [r7, #7]
 80046b6:	4a17      	ldr	r2, [pc, #92]	@ (8004714 <cmdhandler_redirectCmds+0x7c>)
 80046b8:	3306      	adds	r3, #6
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	4413      	add	r3, r2
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d018      	beq.n	80046f6 <cmdhandler_redirectCmds+0x5e>
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	4a13      	ldr	r2, [pc, #76]	@ (8004714 <cmdhandler_redirectCmds+0x7c>)
 80046c8:	3306      	adds	r3, #6
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	4413      	add	r3, r2
 80046ce:	791a      	ldrb	r2, [r3, #4]
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d10e      	bne.n	80046f6 <cmdhandler_redirectCmds+0x5e>
		{
			cmdhandler_vars.cmdhandler_list[i].funPtr( *pCmd );
 80046d8:	79fb      	ldrb	r3, [r7, #7]
 80046da:	4a0e      	ldr	r2, [pc, #56]	@ (8004714 <cmdhandler_redirectCmds+0x7c>)
 80046dc:	3306      	adds	r3, #6
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	4413      	add	r3, r2
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046ea:	4798      	blx	r3
			cmdqueue_freeCmd( pCmd );
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 f8b0 	bl	8004854 <cmdqueue_freeCmd>
 80046f4:	e003      	b.n	80046fe <cmdhandler_redirectCmds+0x66>
		}
		else
		{
			// commands module is unknown for us, free the cmd.
			cmdqueue_freeCmd( pCmd );
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f000 f8ab 	bl	8004854 <cmdqueue_freeCmd>
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 80046fe:	79fb      	ldrb	r3, [r7, #7]
 8004700:	3301      	adds	r3, #1
 8004702:	71fb      	strb	r3, [r7, #7]
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	2b09      	cmp	r3, #9
 8004708:	d9d4      	bls.n	80046b4 <cmdhandler_redirectCmds+0x1c>
		}
	}

	return;
 800470a:	e000      	b.n	800470e <cmdhandler_redirectCmds+0x76>
		return;
 800470c:	bf00      	nop
}
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	20000178 	.word	0x20000178

08004718 <cmdqueue_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t cmdqueue_init( tCmdqueue* cmdq )
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
	cmdq->head = 0;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	629a      	str	r2, [r3, #40]	@ 0x28
	cmdq->tail = 0;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	62da      	str	r2, [r3, #44]	@ 0x2c
	cmdq->count= 0;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	631a      	str	r2, [r3, #48]	@ 0x30

    return 0;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <cmdqueue_push>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t cmdqueue_push( tCmdqueue* cmdq, uint8_t *pData )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
    if ( !pData || pData[0] != CMD_NEW )
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <cmdqueue_push+0x18>
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	2bab      	cmp	r3, #171	@ 0xab
 8004756:	d001      	beq.n	800475c <cmdqueue_push+0x1c>
    {
        return 1;
 8004758:	2301      	movs	r3, #1
 800475a:	e047      	b.n	80047ec <cmdqueue_push+0xac>
    }

    // create a new cmd and allocate memory for that.
    tCmdhandler_cmd* cmd = (tCmdhandler_cmd*)malloc(sizeof(tCmdhandler_cmd));
 800475c:	2008      	movs	r0, #8
 800475e:	f000 fd25 	bl	80051ac <malloc>
 8004762:	4603      	mov	r3, r0
 8004764:	60fb      	str	r3, [r7, #12]

    // parse data into cmd
    cmd->id.module  = pData[2];
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	789a      	ldrb	r2, [r3, #2]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	701a      	strb	r2, [r3, #0]
    cmd->id.cmd		= pData[1];
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	785a      	ldrb	r2, [r3, #1]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	705a      	strb	r2, [r3, #1]

    memcpy( &cmd->dataSize, &pData[3], 2 );
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	3302      	adds	r3, #2
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	3203      	adds	r2, #3
 800477e:	8812      	ldrh	r2, [r2, #0]
 8004780:	b292      	uxth	r2, r2
 8004782:	801a      	strh	r2, [r3, #0]

	if ( cmd->dataSize != 0 )
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	885b      	ldrh	r3, [r3, #2]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d012      	beq.n	80047b2 <cmdqueue_push+0x72>
	{
		cmd->pData = (uint8_t*) malloc( cmd->dataSize );
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	885b      	ldrh	r3, [r3, #2]
 8004790:	4618      	mov	r0, r3
 8004792:	f000 fd0b 	bl	80051ac <malloc>
 8004796:	4603      	mov	r3, r0
 8004798:	461a      	mov	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	605a      	str	r2, [r3, #4]
		memcpy( cmd->pData, &pData[5], cmd->dataSize );
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6858      	ldr	r0, [r3, #4]
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	1d59      	adds	r1, r3, #5
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	885b      	ldrh	r3, [r3, #2]
 80047aa:	461a      	mov	r2, r3
 80047ac:	f000 ff5f 	bl	800566e <memcpy>
 80047b0:	e002      	b.n	80047b8 <cmdqueue_push+0x78>
	}
	else
	{
		cmd->pData = NULL;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	605a      	str	r2, [r3, #4]
	}

	// push cmd into the queue
	cmdq->pCmdList[cmdq->tail] = cmd;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68f9      	ldr	r1, [r7, #12]
 80047c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    cmdq->tail = (cmdq->tail + 1) % CMD_Q_SIZE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c8:	1c59      	adds	r1, r3, #1
 80047ca:	4b0a      	ldr	r3, [pc, #40]	@ (80047f4 <cmdqueue_push+0xb4>)
 80047cc:	fba3 2301 	umull	r2, r3, r3, r1
 80047d0:	08da      	lsrs	r2, r3, #3
 80047d2:	4613      	mov	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	1aca      	subs	r2, r1, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	62da      	str	r2, [r3, #44]	@ 0x2c
    cmdq->count++;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	631a      	str	r2, [r3, #48]	@ 0x30

    return 0;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	cccccccd 	.word	0xcccccccd

080047f8 <cmdqueue_pop>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t cmdqueue_pop( tCmdqueue* cmdq, tCmdhandler_cmd** pCmd )
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
    if ( cmdq->count == 0)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <cmdqueue_pop+0x16>
    {
        return 1;
 800480a:	2301      	movs	r3, #1
 800480c:	e01a      	b.n	8004844 <cmdqueue_pop+0x4c>
    }

    *pCmd = cmdq->pCmdList[cmdq->head];
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	601a      	str	r2, [r3, #0]
    cmdq->head = (cmdq->head + 1) % CMD_Q_SIZE;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004820:	1c59      	adds	r1, r3, #1
 8004822:	4b0b      	ldr	r3, [pc, #44]	@ (8004850 <cmdqueue_pop+0x58>)
 8004824:	fba3 2301 	umull	r2, r3, r3, r1
 8004828:	08da      	lsrs	r2, r3, #3
 800482a:	4613      	mov	r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	4413      	add	r3, r2
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	1aca      	subs	r2, r1, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	629a      	str	r2, [r3, #40]	@ 0x28
    cmdq->count--;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483c:	1e5a      	subs	r2, r3, #1
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	631a      	str	r2, [r3, #48]	@ 0x30

    return 0;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	cccccccd 	.word	0xcccccccd

08004854 <cmdqueue_freeCmd>:

uint8_t cmdqueue_freeCmd( tCmdhandler_cmd* pCmd )
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
	if( pCmd != NULL )
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00b      	beq.n	800487a <cmdqueue_freeCmd+0x26>
	{
		if ( pCmd->pData != NULL )
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d004      	beq.n	8004874 <cmdqueue_freeCmd+0x20>
			free( pCmd->pData );
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	4618      	mov	r0, r3
 8004870:	f000 fca4 	bl	80051bc <free>
		free( pCmd );
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 fca1 	bl	80051bc <free>
	}
	return 0;
 800487a:	2300      	movs	r3, #0
};
 800487c:	4618      	mov	r0, r3
 800487e:	3708      	adds	r7, #8
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <flash_init>:
/************************************
 * Function
 * **********************************
 */
void flash_init()
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
	// register led commands with for the command handler to recognize.
	tCmdhandler_moduleCmdHandler cmd_handler = { .moduleId = MODULE_ID_FLASH, .funPtr = flash_cmd_handler };
 800488a:	4a07      	ldr	r2, [pc, #28]	@ (80048a8 <flash_init+0x24>)
 800488c:	463b      	mov	r3, r7
 800488e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004892:	e883 0003 	stmia.w	r3, {r0, r1}

	cmdhandler_registerModuleCmdHandler( cmd_handler );
 8004896:	463b      	mov	r3, r7
 8004898:	e893 0003 	ldmia.w	r3, {r0, r1}
 800489c:	f7ff feca 	bl	8004634 <cmdhandler_registerModuleCmdHandler>
}
 80048a0:	bf00      	nop
 80048a2:	3708      	adds	r7, #8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	08006060 	.word	0x08006060

080048ac <flash_write>:
/************************************
 * Function
 * **********************************
 */
uint8_t flash_write( uint32_t Address, uint8_t* pData, uint32_t size )
{
 80048ac:	b5b0      	push	{r4, r5, r7, lr}
 80048ae:	b08a      	sub	sp, #40	@ 0x28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
	// check if valid flash address.
	if ( Address < APP_BOOT_FLAG_ADD || Address > FLASH_END_ADD )
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	4a35      	ldr	r2, [pc, #212]	@ (8004990 <flash_write+0xe4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d303      	bcc.n	80048c8 <flash_write+0x1c>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4a34      	ldr	r2, [pc, #208]	@ (8004994 <flash_write+0xe8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d901      	bls.n	80048cc <flash_write+0x20>
	{
		// return if address is within the boot area.
		return 1;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e05c      	b.n	8004986 <flash_write+0xda>
	}

	// check for valid input
	if ( pData == NULL && size == 0 )
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d104      	bne.n	80048dc <flash_write+0x30>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <flash_write+0x30>
	{
		return 1;
 80048d8:	2301      	movs	r3, #1
 80048da:	e054      	b.n	8004986 <flash_write+0xda>
  __ASM volatile ("cpsid i" : : : "memory");
 80048dc:	b672      	cpsid	i
}
 80048de:	bf00      	nop
	}

	// Disable interrupts
	__disable_irq();

	HAL_FLASH_Unlock();
 80048e0:	f7fc fc7e 	bl	80011e0 <HAL_FLASH_Unlock>
	uint32_t remaining_bytes = size;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_StatusTypeDef status = HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	76bb      	strb	r3, [r7, #26]
	uint32_t read_offset = 0;
 80048ec:	2300      	movs	r3, #0
 80048ee:	623b      	str	r3, [r7, #32]
	uint32_t write_offset = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	61fb      	str	r3, [r7, #28]
	uint8_t oneByte= 0;
 80048f4:	2300      	movs	r3, #0
 80048f6:	76fb      	strb	r3, [r7, #27]

	while( remaining_bytes )
 80048f8:	e03d      	b.n	8004976 <flash_write+0xca>
	{
		uint16_t inData= 0xffff;
 80048fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80048fe:	827b      	strh	r3, [r7, #18]
		uint32_t writing_address = Address + write_offset;
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	4413      	add	r3, r2
 8004906:	617b      	str	r3, [r7, #20]

		if ( remaining_bytes >= HALF_WORD )
 8004908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490a:	2b01      	cmp	r3, #1
 800490c:	d906      	bls.n	800491c <flash_write+0x70>
			memcpy (&inData, &pData[read_offset], HALF_WORD);
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	4413      	add	r3, r2
 8004914:	881b      	ldrh	r3, [r3, #0]
 8004916:	b29b      	uxth	r3, r3
 8004918:	827b      	strh	r3, [r7, #18]
 800491a:	e006      	b.n	800492a <flash_write+0x7e>
		else
		{
			// if there is only one byte, move it to inData.
			memcpy (&inData, &pData[read_offset], 1);
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	6a3b      	ldr	r3, [r7, #32]
 8004920:	4413      	add	r3, r2
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	74bb      	strb	r3, [r7, #18]
			oneByte = 1;
 8004926:	2301      	movs	r3, #1
 8004928:	76fb      	strb	r3, [r7, #27]
		}
		status = HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, writing_address, inData );
 800492a:	8a7b      	ldrh	r3, [r7, #18]
 800492c:	b29b      	uxth	r3, r3
 800492e:	2200      	movs	r2, #0
 8004930:	461c      	mov	r4, r3
 8004932:	4615      	mov	r5, r2
 8004934:	4622      	mov	r2, r4
 8004936:	462b      	mov	r3, r5
 8004938:	6979      	ldr	r1, [r7, #20]
 800493a:	2001      	movs	r0, #1
 800493c:	f7fc fbe0 	bl	8001100 <HAL_FLASH_Program>
 8004940:	4603      	mov	r3, r0
 8004942:	76bb      	strb	r3, [r7, #26]
		if ( status == HAL_OK )
 8004944:	7ebb      	ldrb	r3, [r7, #26]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d115      	bne.n	8004976 <flash_write+0xca>
		{
			if ( oneByte == 1 )
 800494a:	7efb      	ldrb	r3, [r7, #27]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d109      	bne.n	8004964 <flash_write+0xb8>
			{
				remaining_bytes -= 1;
 8004950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004952:	3b01      	subs	r3, #1
 8004954:	627b      	str	r3, [r7, #36]	@ 0x24
				read_offset 	+= 1;
 8004956:	6a3b      	ldr	r3, [r7, #32]
 8004958:	3301      	adds	r3, #1
 800495a:	623b      	str	r3, [r7, #32]
				write_offset	+= 1;
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	3301      	adds	r3, #1
 8004960:	61fb      	str	r3, [r7, #28]
 8004962:	e008      	b.n	8004976 <flash_write+0xca>
			}
			else
			{
				remaining_bytes -= HALF_WORD;
 8004964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004966:	3b02      	subs	r3, #2
 8004968:	627b      	str	r3, [r7, #36]	@ 0x24
				read_offset 	+= HALF_WORD;
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	3302      	adds	r3, #2
 800496e:	623b      	str	r3, [r7, #32]
				write_offset	+= HALF_WORD;
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	3302      	adds	r3, #2
 8004974:	61fb      	str	r3, [r7, #28]
	while( remaining_bytes )
 8004976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004978:	2b00      	cmp	r3, #0
 800497a:	d1be      	bne.n	80048fa <flash_write+0x4e>

		}

	}

	HAL_FLASH_Lock();
 800497c:	f7fc fc56 	bl	800122c <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8004980:	b662      	cpsie	i
}
 8004982:	bf00      	nop
	// Re-enable interrupts
	__enable_irq();

	return 0;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3728      	adds	r7, #40	@ 0x28
 800498a:	46bd      	mov	sp, r7
 800498c:	bdb0      	pop	{r4, r5, r7, pc}
 800498e:	bf00      	nop
 8004990:	0803f800 	.word	0x0803f800
 8004994:	08080000 	.word	0x08080000

08004998 <flash_read>:
/************************************
 * Function
 * **********************************
 */
uint8_t flash_read(uint32_t address, uint8_t* pData, uint32_t size)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
	memcpy( pData, address, size );
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	4619      	mov	r1, r3
 80049aa:	68b8      	ldr	r0, [r7, #8]
 80049ac:	f000 fe5f 	bl	800566e <memcpy>
	return 0;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
	...

080049bc <flash_erasePage>:
/************************************
 * Function
 * **********************************
 */
uint8_t flash_erasePage( uint32_t Address, uint32_t nrPages )
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b088      	sub	sp, #32
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
	// make sure we are not going to erase ourself
	if ( Address < APP_BOOT_FLAG_ADD )
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a16      	ldr	r2, [pc, #88]	@ (8004a24 <flash_erasePage+0x68>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d205      	bcs.n	80049da <flash_erasePage+0x1e>
	{
		printf( "trying to erase boot area 0x:%08x", Address );
 80049ce:	6879      	ldr	r1, [r7, #4]
 80049d0:	4815      	ldr	r0, [pc, #84]	@ (8004a28 <flash_erasePage+0x6c>)
 80049d2:	f000 fd6b 	bl	80054ac <iprintf>
		return 1;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e01f      	b.n	8004a1a <flash_erasePage+0x5e>
	}

	// find page start address.
	uint32_t pageStartAddress = ( Address / FLASH_PAGE_SIZE ) * FLASH_PAGE_SIZE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80049e0:	f023 0307 	bic.w	r3, r3, #7
 80049e4:	61fb      	str	r3, [r7, #28]

	FLASH_EraseInitTypeDef eraseInit;
	eraseInit.NbPages 		= nrPages;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	617b      	str	r3, [r7, #20]
	eraseInit.PageAddress 	= pageStartAddress;
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	613b      	str	r3, [r7, #16]
	eraseInit.TypeErase 	= FLASH_TYPEERASE_PAGES;
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]

	uint32_t pageError;

	HAL_FLASH_Unlock();
 80049f2:	f7fc fbf5 	bl	80011e0 <HAL_FLASH_Unlock>
	HAL_StatusTypeDef status = HAL_FLASHEx_Erase( &eraseInit, &pageError);
 80049f6:	f107 0208 	add.w	r2, r7, #8
 80049fa:	f107 030c 	add.w	r3, r7, #12
 80049fe:	4611      	mov	r1, r2
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7fc fcb1 	bl	8001368 <HAL_FLASHEx_Erase>
 8004a06:	4603      	mov	r3, r0
 8004a08:	76fb      	strb	r3, [r7, #27]
	HAL_FLASH_Lock();
 8004a0a:	f7fc fc0f 	bl	800122c <HAL_FLASH_Lock>
	if ( status != HAL_OK )
 8004a0e:	7efb      	ldrb	r3, [r7, #27]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <flash_erasePage+0x5c>
		return 1;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e000      	b.n	8004a1a <flash_erasePage+0x5e>

	return 0;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3720      	adds	r7, #32
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	0803f800 	.word	0x0803f800
 8004a28:	08006068 	.word	0x08006068

08004a2c <flash_cmd_handler>:
/************************************
 * Function
 * **********************************
 */
void flash_cmd_handler( tCmdhandler_cmd inCmd )
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	463b      	mov	r3, r7
 8004a34:	e883 0003 	stmia.w	r3, {r0, r1}
	if( inCmd.id.module !=  MODULE_ID_FLASH )
 8004a38:	783b      	ldrb	r3, [r7, #0]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d121      	bne.n	8004a82 <flash_cmd_handler+0x56>
		return;

	switch( inCmd.id.cmd )
 8004a3e:	787b      	ldrb	r3, [r7, #1]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d002      	beq.n	8004a4a <flash_cmd_handler+0x1e>
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d010      	beq.n	8004a6a <flash_cmd_handler+0x3e>
			memcpy( &address, &inCmd.pData[0], 4 );
			flash_erasePage( address, 1 );
			break;
		}
		default:
			break;
 8004a48:	e01a      	b.n	8004a80 <flash_cmd_handler+0x54>
			uint32_t address = 0;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	613b      	str	r3, [r7, #16]
			memcpy( &address, &inCmd.pData[0], 4);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	613b      	str	r3, [r7, #16]
			uint8_t* pData 	 = &inCmd.pData[4];
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3304      	adds	r3, #4
 8004a58:	617b      	str	r3, [r7, #20]
			flash_write(address, pData, inCmd.dataSize - 4 );
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	887a      	ldrh	r2, [r7, #2]
 8004a5e:	3a04      	subs	r2, #4
 8004a60:	6979      	ldr	r1, [r7, #20]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7ff ff22 	bl	80048ac <flash_write>
			break;
 8004a68:	e00a      	b.n	8004a80 <flash_cmd_handler+0x54>
			uint32_t address = 0;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	60fb      	str	r3, [r7, #12]
			memcpy( &address, &inCmd.pData[0], 4 );
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	60fb      	str	r3, [r7, #12]
			flash_erasePage( address, 1 );
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2101      	movs	r1, #1
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff ff9f 	bl	80049bc <flash_erasePage>
			break;
 8004a7e:	bf00      	nop
	}

	return;
 8004a80:	e000      	b.n	8004a84 <flash_cmd_handler+0x58>
		return;
 8004a82:	bf00      	nop
}
 8004a84:	3718      	adds	r7, #24
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
	...

08004a8c <fwUpgrade_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void fwUpgrade_init()
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
	// register led commands with for the command handler to recognize.
	tCmdhandler_moduleCmdHandler cmd_handler = { .moduleId = MODULE_ID_FW_UPGRADE, .funPtr = fwUpgrade_cmd_handler };
 8004a92:	4a07      	ldr	r2, [pc, #28]	@ (8004ab0 <fwUpgrade_init+0x24>)
 8004a94:	463b      	mov	r3, r7
 8004a96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a9a:	e883 0003 	stmia.w	r3, {r0, r1}

	cmdhandler_registerModuleCmdHandler( cmd_handler );
 8004a9e:	463b      	mov	r3, r7
 8004aa0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004aa4:	f7ff fdc6 	bl	8004634 <cmdhandler_registerModuleCmdHandler>
	return;
 8004aa8:	bf00      	nop
}
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	0800608c 	.word	0x0800608c

08004ab4 <fwUpgrade_eraseApp>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t fwUpgrade_eraseApp()
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
	uint32_t address 	= APP_START_ADD;
 8004aba:	4b08      	ldr	r3, [pc, #32]	@ (8004adc <fwUpgrade_eraseApp+0x28>)
 8004abc:	60fb      	str	r3, [r7, #12]
	uint32_t eraseArea 	= FLASH_END_ADD - APP_START_ADD;
 8004abe:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004ac2:	60bb      	str	r3, [r7, #8]
	uint32_t nrPages   	= eraseArea / FLASH_PAGE_SIZE ;
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	0adb      	lsrs	r3, r3, #11
 8004ac8:	607b      	str	r3, [r7, #4]

	return flash_erasePage( address, nrPages );
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f7ff ff75 	bl	80049bc <flash_erasePage>
 8004ad2:	4603      	mov	r3, r0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3710      	adds	r7, #16
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	08040000 	.word	0x08040000

08004ae0 <fwUpgrade_cmd_handler>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void fwUpgrade_cmd_handler( tCmdhandler_cmd inCmd )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	463b      	mov	r3, r7
 8004ae8:	e883 0003 	stmia.w	r3, {r0, r1}
	// make sure the command is for us.
	if ( inCmd.id.module != MODULE_ID_FW_UPGRADE )
 8004aec:	783b      	ldrb	r3, [r7, #0]
 8004aee:	2b03      	cmp	r3, #3
 8004af0:	d119      	bne.n	8004b26 <fwUpgrade_cmd_handler+0x46>
		return;

	switch( inCmd.id.cmd )
 8004af2:	787b      	ldrb	r3, [r7, #1]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d002      	beq.n	8004afe <fwUpgrade_cmd_handler+0x1e>
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d003      	beq.n	8004b04 <fwUpgrade_cmd_handler+0x24>
			// call write
			flash_write( address, pData, inCmd.dataSize - 4 );
			break;
		}
		default:
			break;
 8004afc:	e012      	b.n	8004b24 <fwUpgrade_cmd_handler+0x44>
			fwUpgrade_eraseApp();
 8004afe:	f7ff ffd9 	bl	8004ab4 <fwUpgrade_eraseApp>
			break;
 8004b02:	e00f      	b.n	8004b24 <fwUpgrade_cmd_handler+0x44>
			uint32_t address = 0;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60bb      	str	r3, [r7, #8]
			memcpy( &address, &inCmd.pData[0], 4);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	60bb      	str	r3, [r7, #8]
			uint8_t* pData 	 = &inCmd.pData[4];
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3304      	adds	r3, #4
 8004b12:	60fb      	str	r3, [r7, #12]
			flash_write( address, pData, inCmd.dataSize - 4 );
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	887a      	ldrh	r2, [r7, #2]
 8004b18:	3a04      	subs	r2, #4
 8004b1a:	68f9      	ldr	r1, [r7, #12]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff fec5 	bl	80048ac <flash_write>
			break;
 8004b22:	bf00      	nop
	}

	return;
 8004b24:	e000      	b.n	8004b28 <fwUpgrade_cmd_handler+0x48>
		return;
 8004b26:	bf00      	nop
}
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
	...

08004b30 <led_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void led_init()
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
	// register led commands with for the command handler to recognize.
	tCmdhandler_moduleCmdHandler cmd_handler = { .moduleId = MODULE_ID_LED, .funPtr = led_cmd_handler };
 8004b36:	4a07      	ldr	r2, [pc, #28]	@ (8004b54 <led_init+0x24>)
 8004b38:	463b      	mov	r3, r7
 8004b3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b3e:	e883 0003 	stmia.w	r3, {r0, r1}

	cmdhandler_registerModuleCmdHandler( cmd_handler );
 8004b42:	463b      	mov	r3, r7
 8004b44:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004b48:	f7ff fd74 	bl	8004634 <cmdhandler_registerModuleCmdHandler>
	return;
 8004b4c:	bf00      	nop
}
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	08006094 	.word	0x08006094

08004b58 <led_toggle>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void led_toggle( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_TogglePin( GPIOx, GPIO_Pin );
 8004b64:	887b      	ldrh	r3, [r7, #2]
 8004b66:	4619      	mov	r1, r3
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f7fc fe43 	bl	80017f4 <HAL_GPIO_TogglePin>
	return;
 8004b6e:	bf00      	nop
}
 8004b70:	3708      	adds	r7, #8
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <led_run>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void led_run()
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	af00      	add	r7, sp, #0
	led_toggle( LD2_GPIO_Port, LD2_Pin);
 8004b7a:	2120      	movs	r1, #32
 8004b7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b80:	f7ff ffea 	bl	8004b58 <led_toggle>
}
 8004b84:	bf00      	nop
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <led_cmd_handler>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void led_cmd_handler( tCmdhandler_cmd inCmd )
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	463b      	mov	r3, r7
 8004b90:	e883 0003 	stmia.w	r3, {r0, r1}
	// make sure the command is for us.
	if ( inCmd.id.module != MODULE_ID_LED )
 8004b94:	783b      	ldrb	r3, [r7, #0]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d11f      	bne.n	8004bda <led_cmd_handler+0x52>
		return;

	switch( inCmd.id.cmd )
 8004b9a:	787b      	ldrb	r3, [r7, #1]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d002      	beq.n	8004ba6 <led_cmd_handler+0x1e>
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d013      	beq.n	8004bcc <led_cmd_handler+0x44>
		{
			led_toggle( LD2_GPIO_Port, LD2_Pin);
			break;
		}
		default:
			break;
 8004ba4:	e018      	b.n	8004bd8 <led_cmd_handler+0x50>
			uint8_t set = 0;// (uint8_t)param;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	73fb      	strb	r3, [r7, #15]
			memcpy(&set, &inCmd.pData, inCmd.dataSize );
 8004baa:	887b      	ldrh	r3, [r7, #2]
 8004bac:	461a      	mov	r2, r3
 8004bae:	463b      	mov	r3, r7
 8004bb0:	1d19      	adds	r1, r3, #4
 8004bb2:	f107 030f 	add.w	r3, r7, #15
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fd59 	bl	800566e <memcpy>
			HAL_GPIO_WritePin( LD2_GPIO_Port, LD2_Pin, set);
 8004bbc:	7bfb      	ldrb	r3, [r7, #15]
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	2120      	movs	r1, #32
 8004bc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004bc6:	f7fc fdfd 	bl	80017c4 <HAL_GPIO_WritePin>
			break;
 8004bca:	e005      	b.n	8004bd8 <led_cmd_handler+0x50>
			led_toggle( LD2_GPIO_Port, LD2_Pin);
 8004bcc:	2120      	movs	r1, #32
 8004bce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004bd2:	f7ff ffc1 	bl	8004b58 <led_toggle>
			break;
 8004bd6:	bf00      	nop
	}

	return;
 8004bd8:	e000      	b.n	8004bdc <led_cmd_handler+0x54>
		return;
 8004bda:	bf00      	nop
}
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
	...

08004be4 <scheduler_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void scheduler_init( void )
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
	schedulerVars.nrOfTasks = 0;
 8004bea:	4b2a      	ldr	r3, [pc, #168]	@ (8004c94 <scheduler_init+0xb0>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	701a      	strb	r2, [r3, #0]
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_TASKS; i += 1 )
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	71fb      	strb	r3, [r7, #7]
 8004bf4:	e020      	b.n	8004c38 <scheduler_init+0x54>
	{
		schedulerVars.taskList[i].pTask = NULL;
 8004bf6:	79fa      	ldrb	r2, [r7, #7]
 8004bf8:	4926      	ldr	r1, [pc, #152]	@ (8004c94 <scheduler_init+0xb0>)
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	4413      	add	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	440b      	add	r3, r1
 8004c04:	3304      	adds	r3, #4
 8004c06:	2200      	movs	r2, #0
 8004c08:	601a      	str	r2, [r3, #0]
		schedulerVars.taskList[i].delay = 0;
 8004c0a:	79fa      	ldrb	r2, [r7, #7]
 8004c0c:	4921      	ldr	r1, [pc, #132]	@ (8004c94 <scheduler_init+0xb0>)
 8004c0e:	4613      	mov	r3, r2
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	4413      	add	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	3308      	adds	r3, #8
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	601a      	str	r2, [r3, #0]
		schedulerVars.taskList[i].lastExecutionTime = 0;
 8004c1e:	79fa      	ldrb	r2, [r7, #7]
 8004c20:	491c      	ldr	r1, [pc, #112]	@ (8004c94 <scheduler_init+0xb0>)
 8004c22:	4613      	mov	r3, r2
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	4413      	add	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	440b      	add	r3, r1
 8004c2c:	330c      	adds	r3, #12
 8004c2e:	2200      	movs	r2, #0
 8004c30:	601a      	str	r2, [r3, #0]
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_TASKS; i += 1 )
 8004c32:	79fb      	ldrb	r3, [r7, #7]
 8004c34:	3301      	adds	r3, #1
 8004c36:	71fb      	strb	r3, [r7, #7]
 8004c38:	79fb      	ldrb	r3, [r7, #7]
 8004c3a:	2b09      	cmp	r3, #9
 8004c3c:	d9db      	bls.n	8004bf6 <scheduler_init+0x12>
	}

	// init run once queue.
	schedulerVars.RunOnceQueue.head  = 0;
 8004c3e:	4b15      	ldr	r3, [pc, #84]	@ (8004c94 <scheduler_init+0xb0>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
	schedulerVars.RunOnceQueue.tail  = 0;
 8004c46:	4b13      	ldr	r3, [pc, #76]	@ (8004c94 <scheduler_init+0xb0>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
	schedulerVars.RunOnceQueue.full  = 0;
 8004c4e:	4b11      	ldr	r3, [pc, #68]	@ (8004c94 <scheduler_init+0xb0>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
	schedulerVars.RunOnceQueue.empty = 1;
 8004c56:	4b0f      	ldr	r3, [pc, #60]	@ (8004c94 <scheduler_init+0xb0>)
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
	schedulerVars.RunOnceQueue.size  = 0;
 8004c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c94 <scheduler_init+0xb0>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_RUN_ONCE_TASKS; i += 1 )
 8004c66:	2300      	movs	r3, #0
 8004c68:	71bb      	strb	r3, [r7, #6]
 8004c6a:	e009      	b.n	8004c80 <scheduler_init+0x9c>
	{
		schedulerVars.RunOnceQueue.runOnceTaskList[i].pTask = NULL;
 8004c6c:	79bb      	ldrb	r3, [r7, #6]
 8004c6e:	4a09      	ldr	r2, [pc, #36]	@ (8004c94 <scheduler_init+0xb0>)
 8004c70:	3320      	adds	r3, #32
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4413      	add	r3, r2
 8004c76:	2200      	movs	r2, #0
 8004c78:	605a      	str	r2, [r3, #4]
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_RUN_ONCE_TASKS; i += 1 )
 8004c7a:	79bb      	ldrb	r3, [r7, #6]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	71bb      	strb	r3, [r7, #6]
 8004c80:	79bb      	ldrb	r3, [r7, #6]
 8004c82:	2b13      	cmp	r3, #19
 8004c84:	d9f2      	bls.n	8004c6c <scheduler_init+0x88>
	}
}
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	200001fc 	.word	0x200001fc

08004c98 <scheduler_addTask>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t scheduler_addTask( uint32_t delay, void (*pTask)(void) )
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_TASKS; i += 1 )
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	73fb      	strb	r3, [r7, #15]
 8004ca6:	e029      	b.n	8004cfc <scheduler_addTask+0x64>
	{
		// search for available task.
		if ( schedulerVars.taskList[i].pTask == NULL )
 8004ca8:	7bfa      	ldrb	r2, [r7, #15]
 8004caa:	4919      	ldr	r1, [pc, #100]	@ (8004d10 <scheduler_addTask+0x78>)
 8004cac:	4613      	mov	r3, r2
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	4413      	add	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d11b      	bne.n	8004cf6 <scheduler_addTask+0x5e>
		{
			schedulerVars.taskList[i].pTask = pTask;
 8004cbe:	7bfa      	ldrb	r2, [r7, #15]
 8004cc0:	4913      	ldr	r1, [pc, #76]	@ (8004d10 <scheduler_addTask+0x78>)
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	4413      	add	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	3304      	adds	r3, #4
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	601a      	str	r2, [r3, #0]
			schedulerVars.taskList[i].delay = delay;
 8004cd2:	7bfa      	ldrb	r2, [r7, #15]
 8004cd4:	490e      	ldr	r1, [pc, #56]	@ (8004d10 <scheduler_addTask+0x78>)
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	005b      	lsls	r3, r3, #1
 8004cda:	4413      	add	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	440b      	add	r3, r1
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	601a      	str	r2, [r3, #0]
			schedulerVars.nrOfTasks += 1;
 8004ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8004d10 <scheduler_addTask+0x78>)
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	3301      	adds	r3, #1
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	4b08      	ldr	r3, [pc, #32]	@ (8004d10 <scheduler_addTask+0x78>)
 8004cf0:	701a      	strb	r2, [r3, #0]
			return 1;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e006      	b.n	8004d04 <scheduler_addTask+0x6c>
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_TASKS; i += 1 )
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	2b09      	cmp	r3, #9
 8004d00:	d9d2      	bls.n	8004ca8 <scheduler_addTask+0x10>
		}
	}
	// no available task was found
	return 0;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr
 8004d10:	200001fc 	.word	0x200001fc

08004d14 <scheduler_pushTask>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t scheduler_pushTask( void (*pTask)(void) )
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
	// is queue full?
	if ( schedulerVars.RunOnceQueue.full )
 8004d1c:	4b21      	ldr	r3, [pc, #132]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d1e:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d001      	beq.n	8004d2a <scheduler_pushTask+0x16>
		return 1;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e036      	b.n	8004d98 <scheduler_pushTask+0x84>

	// if not, add task.
	schedulerVars.RunOnceQueue.runOnceTaskList[ schedulerVars.RunOnceQueue.tail ].pTask = pTask;
 8004d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d2c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004d30:	4a1c      	ldr	r2, [pc, #112]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d32:	3320      	adds	r3, #32
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	4413      	add	r3, r2
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	605a      	str	r2, [r3, #4]

	// increase tail index and size.
	schedulerVars.RunOnceQueue.tail = ( schedulerVars.RunOnceQueue.tail + 1 ) % SCHEDULER_MAX_NR_RUN_ONCE_TASKS;
 8004d3c:	4b19      	ldr	r3, [pc, #100]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d3e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004d42:	1c5a      	adds	r2, r3, #1
 8004d44:	4b18      	ldr	r3, [pc, #96]	@ (8004da8 <scheduler_pushTask+0x94>)
 8004d46:	fb83 1302 	smull	r1, r3, r3, r2
 8004d4a:	10d9      	asrs	r1, r3, #3
 8004d4c:	17d3      	asrs	r3, r2, #31
 8004d4e:	1ac9      	subs	r1, r1, r3
 8004d50:	460b      	mov	r3, r1
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	440b      	add	r3, r1
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	1ad1      	subs	r1, r2, r3
 8004d5a:	b2ca      	uxtb	r2, r1
 8004d5c:	4b11      	ldr	r3, [pc, #68]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d5e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
	schedulerVars.RunOnceQueue.size += 1;
 8004d62:	4b10      	ldr	r3, [pc, #64]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d64:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004d68:	3301      	adds	r3, #1
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d6e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	// if queue was empty, it is not now.
	if ( schedulerVars.RunOnceQueue.empty )
 8004d72:	4b0c      	ldr	r3, [pc, #48]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d74:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <scheduler_pushTask+0x70>
	{
		schedulerVars.RunOnceQueue.empty = 0;
 8004d7c:	4b09      	ldr	r3, [pc, #36]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
	}

	// check if full and update full.
	if( schedulerVars.RunOnceQueue.size == SCHEDULER_MAX_NR_RUN_ONCE_TASKS )
 8004d84:	4b07      	ldr	r3, [pc, #28]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d86:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004d8a:	2b14      	cmp	r3, #20
 8004d8c:	d103      	bne.n	8004d96 <scheduler_pushTask+0x82>
	{
		schedulerVars.RunOnceQueue.full = 1;
 8004d8e:	4b05      	ldr	r3, [pc, #20]	@ (8004da4 <scheduler_pushTask+0x90>)
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
	}

	return 0;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr
 8004da4:	200001fc 	.word	0x200001fc
 8004da8:	66666667 	.word	0x66666667

08004dac <scheduler_run>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void scheduler_run( void )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
	uint32_t now = 0;
 8004db2:	2300      	movs	r3, #0
 8004db4:	60bb      	str	r3, [r7, #8]
	while( 1 )
	{
		// run once tasks:
		while ( !schedulerVars.RunOnceQueue.empty )
 8004db6:	e00d      	b.n	8004dd4 <scheduler_run+0x28>
		{
			void (*pRunOnce)(void) = NULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	607b      	str	r3, [r7, #4]

			if ( 0 == scheduler_popTask( &pRunOnce ) )
 8004dbc:	1d3b      	adds	r3, r7, #4
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 f848 	bl	8004e54 <scheduler_popTask>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d104      	bne.n	8004dd4 <scheduler_run+0x28>
				if ( pRunOnce != NULL )
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d001      	beq.n	8004dd4 <scheduler_run+0x28>
					{
						pRunOnce();
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4798      	blx	r3
		while ( !schedulerVars.RunOnceQueue.empty )
 8004dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8004e50 <scheduler_run+0xa4>)
 8004dd6:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d0ec      	beq.n	8004db8 <scheduler_run+0xc>
					}
		}

		// repeated tasks:
		now = HAL_GetTick();
 8004dde:	f7fb fe43 	bl	8000a68 <HAL_GetTick>
 8004de2:	60b8      	str	r0, [r7, #8]
		for ( uint8_t i = 0; i < schedulerVars.nrOfTasks; i += 1 )
 8004de4:	2300      	movs	r3, #0
 8004de6:	73fb      	strb	r3, [r7, #15]
 8004de8:	e02c      	b.n	8004e44 <scheduler_run+0x98>
		{
			if ( now - schedulerVars.taskList[i].lastExecutionTime  >= schedulerVars.taskList[i].delay )
 8004dea:	7bfa      	ldrb	r2, [r7, #15]
 8004dec:	4918      	ldr	r1, [pc, #96]	@ (8004e50 <scheduler_run+0xa4>)
 8004dee:	4613      	mov	r3, r2
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	4413      	add	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	440b      	add	r3, r1
 8004df8:	330c      	adds	r3, #12
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	1ad1      	subs	r1, r2, r3
 8004e00:	7bfa      	ldrb	r2, [r7, #15]
 8004e02:	4813      	ldr	r0, [pc, #76]	@ (8004e50 <scheduler_run+0xa4>)
 8004e04:	4613      	mov	r3, r2
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	4413      	add	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	4403      	add	r3, r0
 8004e0e:	3308      	adds	r3, #8
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4299      	cmp	r1, r3
 8004e14:	d313      	bcc.n	8004e3e <scheduler_run+0x92>
			{
				// execute task
				schedulerVars.taskList[i].pTask();
 8004e16:	7bfa      	ldrb	r2, [r7, #15]
 8004e18:	490d      	ldr	r1, [pc, #52]	@ (8004e50 <scheduler_run+0xa4>)
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	4413      	add	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	440b      	add	r3, r1
 8004e24:	3304      	adds	r3, #4
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4798      	blx	r3
				schedulerVars.taskList[i].lastExecutionTime = now;
 8004e2a:	7bfa      	ldrb	r2, [r7, #15]
 8004e2c:	4908      	ldr	r1, [pc, #32]	@ (8004e50 <scheduler_run+0xa4>)
 8004e2e:	4613      	mov	r3, r2
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	4413      	add	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	440b      	add	r3, r1
 8004e38:	330c      	adds	r3, #12
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	601a      	str	r2, [r3, #0]
		for ( uint8_t i = 0; i < schedulerVars.nrOfTasks; i += 1 )
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
 8004e40:	3301      	adds	r3, #1
 8004e42:	73fb      	strb	r3, [r7, #15]
 8004e44:	4b02      	ldr	r3, [pc, #8]	@ (8004e50 <scheduler_run+0xa4>)
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	7bfa      	ldrb	r2, [r7, #15]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d3cd      	bcc.n	8004dea <scheduler_run+0x3e>
		while ( !schedulerVars.RunOnceQueue.empty )
 8004e4e:	e7c1      	b.n	8004dd4 <scheduler_run+0x28>
 8004e50:	200001fc 	.word	0x200001fc

08004e54 <scheduler_popTask>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t scheduler_popTask( void (**pTask)(void) )
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
	// is queue empty?
	if ( schedulerVars.RunOnceQueue.empty )
 8004e5c:	4b22      	ldr	r3, [pc, #136]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004e5e:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d001      	beq.n	8004e6a <scheduler_popTask+0x16>
		return 1;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e037      	b.n	8004eda <scheduler_popTask+0x86>

	// pick that oldest task.
	*pTask = schedulerVars.RunOnceQueue.runOnceTaskList[ schedulerVars.RunOnceQueue.head ].pTask;
 8004e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004e6c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004e70:	4a1d      	ldr	r2, [pc, #116]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004e72:	3320      	adds	r3, #32
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	4413      	add	r3, r2
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	601a      	str	r2, [r3, #0]

	// update head index
	schedulerVars.RunOnceQueue.head = ( schedulerVars.RunOnceQueue.head + 1 ) % SCHEDULER_MAX_NR_RUN_ONCE_TASKS;
 8004e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004e80:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	4b19      	ldr	r3, [pc, #100]	@ (8004eec <scheduler_popTask+0x98>)
 8004e88:	fb83 1302 	smull	r1, r3, r3, r2
 8004e8c:	10d9      	asrs	r1, r3, #3
 8004e8e:	17d3      	asrs	r3, r2, #31
 8004e90:	1ac9      	subs	r1, r1, r3
 8004e92:	460b      	mov	r3, r1
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	440b      	add	r3, r1
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	1ad1      	subs	r1, r2, r3
 8004e9c:	b2ca      	uxtb	r2, r1
 8004e9e:	4b12      	ldr	r3, [pc, #72]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004ea0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
	schedulerVars.RunOnceQueue.size -= 1;
 8004ea4:	4b10      	ldr	r3, [pc, #64]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004ea6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	4b0e      	ldr	r3, [pc, #56]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004eb0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	// if it was full, it is not now
	if ( schedulerVars.RunOnceQueue.full == 1 )
 8004eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004eb6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d103      	bne.n	8004ec6 <scheduler_popTask+0x72>
	{
		schedulerVars.RunOnceQueue.full = 0;
 8004ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
	}

	// check if empty
	if ( schedulerVars.RunOnceQueue.size == 0 )
 8004ec6:	4b08      	ldr	r3, [pc, #32]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004ec8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d103      	bne.n	8004ed8 <scheduler_popTask+0x84>
	{
		schedulerVars.RunOnceQueue.empty = 1;
 8004ed0:	4b05      	ldr	r3, [pc, #20]	@ (8004ee8 <scheduler_popTask+0x94>)
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
	}
	return 0;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	200001fc 	.word	0x200001fc
 8004eec:	66666667 	.word	0x66666667

08004ef0 <serial_uart_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void serial_uart_init(  UART_HandleTypeDef *huart, tCmdqueue* cmdq )
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
	serialVars.pUart  		= huart;
 8004efa:	4a06      	ldr	r2, [pc, #24]	@ (8004f14 <serial_uart_init+0x24>)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6013      	str	r3, [r2, #0]
	serialVars.cmdq			= cmdq;
 8004f00:	4a04      	ldr	r2, [pc, #16]	@ (8004f14 <serial_uart_init+0x24>)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	6053      	str	r3, [r2, #4]

	return;
 8004f06:	bf00      	nop
}
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	200002d0 	.word	0x200002d0

08004f18 <serial_uart_receiveToIdle>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t serial_uart_receiveToIdle()
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA( serialVars.pUart, serialVars.pRxBuff, RX_BUF_SIZE );
 8004f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f4c <serial_uart_receiveToIdle+0x34>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f24:	490a      	ldr	r1, [pc, #40]	@ (8004f50 <serial_uart_receiveToIdle+0x38>)
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff faff 	bl	800452a <HAL_UARTEx_ReceiveToIdle_DMA>

	  // not interested of half transfer interrupt.
	  __HAL_DMA_DISABLE_IT( serialVars.pUart->hdmarx, DMA_IT_HT );
 8004f2c:	4b07      	ldr	r3, [pc, #28]	@ (8004f4c <serial_uart_receiveToIdle+0x34>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	4b05      	ldr	r3, [pc, #20]	@ (8004f4c <serial_uart_receiveToIdle+0x34>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f022 0204 	bic.w	r2, r2, #4
 8004f42:	601a      	str	r2, [r3, #0]
	return 0;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	200002d0 	.word	0x200002d0
 8004f50:	200002d8 	.word	0x200002d8

08004f54 <serial_uart_registerCB>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void serial_uart_registerCB( void (*pCB)(void) )
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
	serialVars.pCmdHandlerCB = pCB;
 8004f5c:	4a04      	ldr	r2, [pc, #16]	@ (8004f70 <serial_uart_registerCB+0x1c>)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr
 8004f70:	200002d0 	.word	0x200002d0

08004f74 <calculate_crc>:
/*
 * ********************************************
 * 					function
 * ********************************************/

uint32_t calculate_crc(uint8_t *data, uint32_t length) {
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8004f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f82:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < length; i++) {
 8004f84:	2300      	movs	r3, #0
 8004f86:	613b      	str	r3, [r7, #16]
 8004f88:	e021      	b.n	8004fce <calculate_crc+0x5a>
        crc ^= data[i];
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	4413      	add	r3, r2
 8004f90:	781b      	ldrb	r3, [r3, #0]
 8004f92:	461a      	mov	r2, r3
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	4053      	eors	r3, r2
 8004f98:	617b      	str	r3, [r7, #20]
        for (uint8_t j = 0; j < 8; j++) {
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	73fb      	strb	r3, [r7, #15]
 8004f9e:	e010      	b.n	8004fc2 <calculate_crc+0x4e>
            if (crc & 1) {
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d005      	beq.n	8004fb6 <calculate_crc+0x42>
                crc = (crc >> 1) ^ 0x04C11DB7;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	085a      	lsrs	r2, r3, #1
 8004fae:	4b0e      	ldr	r3, [pc, #56]	@ (8004fe8 <calculate_crc+0x74>)
 8004fb0:	4053      	eors	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]
 8004fb4:	e002      	b.n	8004fbc <calculate_crc+0x48>
            } else {
                crc >>= 1;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	085b      	lsrs	r3, r3, #1
 8004fba:	617b      	str	r3, [r7, #20]
        for (uint8_t j = 0; j < 8; j++) {
 8004fbc:	7bfb      	ldrb	r3, [r7, #15]
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	73fb      	strb	r3, [r7, #15]
 8004fc2:	7bfb      	ldrb	r3, [r7, #15]
 8004fc4:	2b07      	cmp	r3, #7
 8004fc6:	d9eb      	bls.n	8004fa0 <calculate_crc+0x2c>
    for (uint32_t i = 0; i < length; i++) {
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	3301      	adds	r3, #1
 8004fcc:	613b      	str	r3, [r7, #16]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d3d9      	bcc.n	8004f8a <calculate_crc+0x16>
            }
        }
    }
    return crc ^ 0xFFFFFFFF;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	43db      	mvns	r3, r3
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	371c      	adds	r7, #28
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	04c11db7 	.word	0x04c11db7

08004fec <confirm_crc>:

uint8_t confirm_crc()
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
	// extract crc from incoming data
	uint32_t received_crc = 0;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	607b      	str	r3, [r7, #4]
	uint32_t crcIx = serialVars.receivedSize - 4;
 8004ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8005034 <confirm_crc+0x48>)
 8004ff8:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004ffc:	3b04      	subs	r3, #4
 8004ffe:	60fb      	str	r3, [r7, #12]
	memcpy( &received_crc, &serialVars.pRxBuff[crcIx], 4 );
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	3308      	adds	r3, #8
 8005004:	4a0b      	ldr	r2, [pc, #44]	@ (8005034 <confirm_crc+0x48>)
 8005006:	4413      	add	r3, r2
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	607b      	str	r3, [r7, #4]

	uint32_t calc_crc = calculate_crc( serialVars.pRxBuff, serialVars.receivedSize - 4  );
 800500c:	4b09      	ldr	r3, [pc, #36]	@ (8005034 <confirm_crc+0x48>)
 800500e:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8005012:	3b04      	subs	r3, #4
 8005014:	4619      	mov	r1, r3
 8005016:	4808      	ldr	r0, [pc, #32]	@ (8005038 <confirm_crc+0x4c>)
 8005018:	f7ff ffac 	bl	8004f74 <calculate_crc>
 800501c:	60b8      	str	r0, [r7, #8]

	if ( calc_crc == received_crc )
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	429a      	cmp	r2, r3
 8005024:	d101      	bne.n	800502a <confirm_crc+0x3e>
		return 0;
 8005026:	2300      	movs	r3, #0
 8005028:	e000      	b.n	800502c <confirm_crc+0x40>
	else
		return 1;
 800502a:	2301      	movs	r3, #1
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	200002d0 	.word	0x200002d0
 8005038:	200002d8 	.word	0x200002d8

0800503c <HAL_UARTEx_RxEventCallback>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	460b      	mov	r3, r1
 8005046:	807b      	strh	r3, [r7, #2]
	if ( huart->Instance == serialVars.pUart->Instance )
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	4b20      	ldr	r3, [pc, #128]	@ (80050d0 <HAL_UARTEx_RxEventCallback+0x94>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	429a      	cmp	r2, r3
 8005054:	d137      	bne.n	80050c6 <HAL_UARTEx_RxEventCallback+0x8a>
	{
		// restart receiving data.
		HAL_UARTEx_ReceiveToIdle_DMA( serialVars.pUart, serialVars.pRxBuff, RX_BUF_SIZE );
 8005056:	4b1e      	ldr	r3, [pc, #120]	@ (80050d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800505e:	491d      	ldr	r1, [pc, #116]	@ (80050d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8005060:	4618      	mov	r0, r3
 8005062:	f7ff fa62 	bl	800452a <HAL_UARTEx_ReceiveToIdle_DMA>
		serialVars.receivedSize = Size;
 8005066:	887b      	ldrh	r3, [r7, #2]
 8005068:	b2da      	uxtb	r2, r3
 800506a:	4b19      	ldr	r3, [pc, #100]	@ (80050d0 <HAL_UARTEx_RxEventCallback+0x94>)
 800506c:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108

		uint8_t res;
		if ( 0 == confirm_crc() )
 8005070:	f7ff ffbc 	bl	8004fec <confirm_crc>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d117      	bne.n	80050aa <HAL_UARTEx_RxEventCallback+0x6e>
		{
			// ack the received message.
			res = ACK;
 800507a:	2306      	movs	r3, #6
 800507c:	73fb      	strb	r3, [r7, #15]
			HAL_UART_Transmit( serialVars.pUart, &res, 1, HAL_MAX_DELAY );
 800507e:	4b14      	ldr	r3, [pc, #80]	@ (80050d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8005080:	6818      	ldr	r0, [r3, #0]
 8005082:	f107 010f 	add.w	r1, r7, #15
 8005086:	f04f 33ff 	mov.w	r3, #4294967295
 800508a:	2201      	movs	r2, #1
 800508c:	f7fe f8c4 	bl	8003218 <HAL_UART_Transmit>

			// copy in data to data buffer.
			cmdqueue_push( serialVars.cmdq, serialVars.pRxBuff );
 8005090:	4b0f      	ldr	r3, [pc, #60]	@ (80050d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	490f      	ldr	r1, [pc, #60]	@ (80050d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff fb52 	bl	8004740 <cmdqueue_push>
			scheduler_pushTask( serialVars.pCmdHandlerCB );
 800509c:	4b0c      	ldr	r3, [pc, #48]	@ (80050d0 <HAL_UARTEx_RxEventCallback+0x94>)
 800509e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff fe36 	bl	8004d14 <scheduler_pushTask>
			HAL_UART_Transmit( serialVars.pUart, &res, 1, HAL_MAX_DELAY );
			res = 0;
		}

	}
	return;
 80050a8:	e00d      	b.n	80050c6 <HAL_UARTEx_RxEventCallback+0x8a>
			res = NACK;
 80050aa:	2315      	movs	r3, #21
 80050ac:	73fb      	strb	r3, [r7, #15]
			HAL_UART_Transmit( serialVars.pUart, &res, 1, HAL_MAX_DELAY );
 80050ae:	4b08      	ldr	r3, [pc, #32]	@ (80050d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80050b0:	6818      	ldr	r0, [r3, #0]
 80050b2:	f107 010f 	add.w	r1, r7, #15
 80050b6:	f04f 33ff 	mov.w	r3, #4294967295
 80050ba:	2201      	movs	r2, #1
 80050bc:	f7fe f8ac 	bl	8003218 <HAL_UART_Transmit>
			res = 0;
 80050c0:	2300      	movs	r3, #0
 80050c2:	73fb      	strb	r3, [r7, #15]
	return;
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop
}
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	200002d0 	.word	0x200002d0
 80050d4:	200002d8 	.word	0x200002d8

080050d8 <__NVIC_SystemReset>:
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80050dc:	f3bf 8f4f 	dsb	sy
}
 80050e0:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80050e2:	4b06      	ldr	r3, [pc, #24]	@ (80050fc <__NVIC_SystemReset+0x24>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80050ea:	4904      	ldr	r1, [pc, #16]	@ (80050fc <__NVIC_SystemReset+0x24>)
 80050ec:	4b04      	ldr	r3, [pc, #16]	@ (8005100 <__NVIC_SystemReset+0x28>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80050f2:	f3bf 8f4f 	dsb	sy
}
 80050f6:	bf00      	nop
    __NOP();
 80050f8:	bf00      	nop
 80050fa:	e7fd      	b.n	80050f8 <__NVIC_SystemReset+0x20>
 80050fc:	e000ed00 	.word	0xe000ed00
 8005100:	05fa0004 	.word	0x05fa0004

08005104 <systemRestart_setFlag>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void systemRestart_setFlag( uint32_t flag )
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
	uint32_t set_flag = (uint32_t) flag;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	60fb      	str	r3, [r7, #12]
	flash_erasePage( (uint32_t) APP_BOOT_FLAG_ADD, 1);
 8005110:	2101      	movs	r1, #1
 8005112:	4807      	ldr	r0, [pc, #28]	@ (8005130 <systemRestart_setFlag+0x2c>)
 8005114:	f7ff fc52 	bl	80049bc <flash_erasePage>
	flash_write( (uint32_t)APP_BOOT_FLAG_ADD, (uint8_t*)&set_flag, 4 );
 8005118:	f107 030c 	add.w	r3, r7, #12
 800511c:	2204      	movs	r2, #4
 800511e:	4619      	mov	r1, r3
 8005120:	4803      	ldr	r0, [pc, #12]	@ (8005130 <systemRestart_setFlag+0x2c>)
 8005122:	f7ff fbc3 	bl	80048ac <flash_write>
}
 8005126:	bf00      	nop
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	0803f800 	.word	0x0803f800

08005134 <systemRestart_getFlag>:

void systemRestart_getFlag( uint32_t* flag )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
	flash_read( APP_BOOT_FLAG_ADD, (uint8_t*)flag, 4 );
 800513c:	2204      	movs	r2, #4
 800513e:	6879      	ldr	r1, [r7, #4]
 8005140:	4807      	ldr	r0, [pc, #28]	@ (8005160 <systemRestart_getFlag+0x2c>)
 8005142:	f7ff fc29 	bl	8004998 <flash_read>
	if( *flag == GO_APP )
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a06      	ldr	r2, [pc, #24]	@ (8005164 <systemRestart_getFlag+0x30>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d102      	bne.n	8005156 <systemRestart_getFlag+0x22>
	{
		// for demonstration:
		// invalidate application flag to stay in boot next time.
		systemRestart_setFlag( GO_BOOT );
 8005150:	4805      	ldr	r0, [pc, #20]	@ (8005168 <systemRestart_getFlag+0x34>)
 8005152:	f7ff ffd7 	bl	8005104 <systemRestart_setFlag>
	}

}
 8005156:	bf00      	nop
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	0803f800 	.word	0x0803f800
 8005164:	abb0abb0 	.word	0xabb0abb0
 8005168:	b001b001 	.word	0xb001b001

0800516c <systemRestart_jumpToApp>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void systemRestart_jumpToApp()
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0

	// Start address of your application
    uint32_t app_start_address = APP_START_ADD;
 8005172:	4b0b      	ldr	r3, [pc, #44]	@ (80051a0 <systemRestart_jumpToApp+0x34>)
 8005174:	617b      	str	r3, [r7, #20]

    // Reset handler
    uint32_t reset_handler = *(volatile uint32_t*)(app_start_address + 4);
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	3304      	adds	r3, #4
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	613b      	str	r3, [r7, #16]

    // Stack pointer
    uint32_t stack_pointer = (uint32_t) *((__IO uint32_t*) app_start_address );
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	60fb      	str	r3, [r7, #12]

    // Set application function.
    void (*app_reset_handler)(void) = (void (*)(void))( reset_handler );
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	60bb      	str	r3, [r7, #8]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f383 8808 	msr	MSP, r3
}
 8005192:	bf00      	nop

    // Set the stack pointer to the application's stack pointer
    __set_MSP(stack_pointer);

    // Call the application
    app_reset_handler();
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	4798      	blx	r3
}
 8005198:	bf00      	nop
 800519a:	3718      	adds	r7, #24
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	08040000 	.word	0x08040000

080051a4 <systemRestart_restart>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void systemRestart_restart()
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
 80051a8:	f7ff ff96 	bl	80050d8 <__NVIC_SystemReset>

080051ac <malloc>:
 80051ac:	4b02      	ldr	r3, [pc, #8]	@ (80051b8 <malloc+0xc>)
 80051ae:	4601      	mov	r1, r0
 80051b0:	6818      	ldr	r0, [r3, #0]
 80051b2:	f000 b82d 	b.w	8005210 <_malloc_r>
 80051b6:	bf00      	nop
 80051b8:	20000018 	.word	0x20000018

080051bc <free>:
 80051bc:	4b02      	ldr	r3, [pc, #8]	@ (80051c8 <free+0xc>)
 80051be:	4601      	mov	r1, r0
 80051c0:	6818      	ldr	r0, [r3, #0]
 80051c2:	f000 ba63 	b.w	800568c <_free_r>
 80051c6:	bf00      	nop
 80051c8:	20000018 	.word	0x20000018

080051cc <sbrk_aligned>:
 80051cc:	b570      	push	{r4, r5, r6, lr}
 80051ce:	4e0f      	ldr	r6, [pc, #60]	@ (800520c <sbrk_aligned+0x40>)
 80051d0:	460c      	mov	r4, r1
 80051d2:	6831      	ldr	r1, [r6, #0]
 80051d4:	4605      	mov	r5, r0
 80051d6:	b911      	cbnz	r1, 80051de <sbrk_aligned+0x12>
 80051d8:	f000 f9fa 	bl	80055d0 <_sbrk_r>
 80051dc:	6030      	str	r0, [r6, #0]
 80051de:	4621      	mov	r1, r4
 80051e0:	4628      	mov	r0, r5
 80051e2:	f000 f9f5 	bl	80055d0 <_sbrk_r>
 80051e6:	1c43      	adds	r3, r0, #1
 80051e8:	d103      	bne.n	80051f2 <sbrk_aligned+0x26>
 80051ea:	f04f 34ff 	mov.w	r4, #4294967295
 80051ee:	4620      	mov	r0, r4
 80051f0:	bd70      	pop	{r4, r5, r6, pc}
 80051f2:	1cc4      	adds	r4, r0, #3
 80051f4:	f024 0403 	bic.w	r4, r4, #3
 80051f8:	42a0      	cmp	r0, r4
 80051fa:	d0f8      	beq.n	80051ee <sbrk_aligned+0x22>
 80051fc:	1a21      	subs	r1, r4, r0
 80051fe:	4628      	mov	r0, r5
 8005200:	f000 f9e6 	bl	80055d0 <_sbrk_r>
 8005204:	3001      	adds	r0, #1
 8005206:	d1f2      	bne.n	80051ee <sbrk_aligned+0x22>
 8005208:	e7ef      	b.n	80051ea <sbrk_aligned+0x1e>
 800520a:	bf00      	nop
 800520c:	200003e0 	.word	0x200003e0

08005210 <_malloc_r>:
 8005210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005214:	1ccd      	adds	r5, r1, #3
 8005216:	f025 0503 	bic.w	r5, r5, #3
 800521a:	3508      	adds	r5, #8
 800521c:	2d0c      	cmp	r5, #12
 800521e:	bf38      	it	cc
 8005220:	250c      	movcc	r5, #12
 8005222:	2d00      	cmp	r5, #0
 8005224:	4606      	mov	r6, r0
 8005226:	db01      	blt.n	800522c <_malloc_r+0x1c>
 8005228:	42a9      	cmp	r1, r5
 800522a:	d904      	bls.n	8005236 <_malloc_r+0x26>
 800522c:	230c      	movs	r3, #12
 800522e:	6033      	str	r3, [r6, #0]
 8005230:	2000      	movs	r0, #0
 8005232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005236:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800530c <_malloc_r+0xfc>
 800523a:	f000 f869 	bl	8005310 <__malloc_lock>
 800523e:	f8d8 3000 	ldr.w	r3, [r8]
 8005242:	461c      	mov	r4, r3
 8005244:	bb44      	cbnz	r4, 8005298 <_malloc_r+0x88>
 8005246:	4629      	mov	r1, r5
 8005248:	4630      	mov	r0, r6
 800524a:	f7ff ffbf 	bl	80051cc <sbrk_aligned>
 800524e:	1c43      	adds	r3, r0, #1
 8005250:	4604      	mov	r4, r0
 8005252:	d158      	bne.n	8005306 <_malloc_r+0xf6>
 8005254:	f8d8 4000 	ldr.w	r4, [r8]
 8005258:	4627      	mov	r7, r4
 800525a:	2f00      	cmp	r7, #0
 800525c:	d143      	bne.n	80052e6 <_malloc_r+0xd6>
 800525e:	2c00      	cmp	r4, #0
 8005260:	d04b      	beq.n	80052fa <_malloc_r+0xea>
 8005262:	6823      	ldr	r3, [r4, #0]
 8005264:	4639      	mov	r1, r7
 8005266:	4630      	mov	r0, r6
 8005268:	eb04 0903 	add.w	r9, r4, r3
 800526c:	f000 f9b0 	bl	80055d0 <_sbrk_r>
 8005270:	4581      	cmp	r9, r0
 8005272:	d142      	bne.n	80052fa <_malloc_r+0xea>
 8005274:	6821      	ldr	r1, [r4, #0]
 8005276:	1a6d      	subs	r5, r5, r1
 8005278:	4629      	mov	r1, r5
 800527a:	4630      	mov	r0, r6
 800527c:	f7ff ffa6 	bl	80051cc <sbrk_aligned>
 8005280:	3001      	adds	r0, #1
 8005282:	d03a      	beq.n	80052fa <_malloc_r+0xea>
 8005284:	6823      	ldr	r3, [r4, #0]
 8005286:	442b      	add	r3, r5
 8005288:	6023      	str	r3, [r4, #0]
 800528a:	f8d8 3000 	ldr.w	r3, [r8]
 800528e:	685a      	ldr	r2, [r3, #4]
 8005290:	bb62      	cbnz	r2, 80052ec <_malloc_r+0xdc>
 8005292:	f8c8 7000 	str.w	r7, [r8]
 8005296:	e00f      	b.n	80052b8 <_malloc_r+0xa8>
 8005298:	6822      	ldr	r2, [r4, #0]
 800529a:	1b52      	subs	r2, r2, r5
 800529c:	d420      	bmi.n	80052e0 <_malloc_r+0xd0>
 800529e:	2a0b      	cmp	r2, #11
 80052a0:	d917      	bls.n	80052d2 <_malloc_r+0xc2>
 80052a2:	1961      	adds	r1, r4, r5
 80052a4:	42a3      	cmp	r3, r4
 80052a6:	6025      	str	r5, [r4, #0]
 80052a8:	bf18      	it	ne
 80052aa:	6059      	strne	r1, [r3, #4]
 80052ac:	6863      	ldr	r3, [r4, #4]
 80052ae:	bf08      	it	eq
 80052b0:	f8c8 1000 	streq.w	r1, [r8]
 80052b4:	5162      	str	r2, [r4, r5]
 80052b6:	604b      	str	r3, [r1, #4]
 80052b8:	4630      	mov	r0, r6
 80052ba:	f000 f82f 	bl	800531c <__malloc_unlock>
 80052be:	f104 000b 	add.w	r0, r4, #11
 80052c2:	1d23      	adds	r3, r4, #4
 80052c4:	f020 0007 	bic.w	r0, r0, #7
 80052c8:	1ac2      	subs	r2, r0, r3
 80052ca:	bf1c      	itt	ne
 80052cc:	1a1b      	subne	r3, r3, r0
 80052ce:	50a3      	strne	r3, [r4, r2]
 80052d0:	e7af      	b.n	8005232 <_malloc_r+0x22>
 80052d2:	6862      	ldr	r2, [r4, #4]
 80052d4:	42a3      	cmp	r3, r4
 80052d6:	bf0c      	ite	eq
 80052d8:	f8c8 2000 	streq.w	r2, [r8]
 80052dc:	605a      	strne	r2, [r3, #4]
 80052de:	e7eb      	b.n	80052b8 <_malloc_r+0xa8>
 80052e0:	4623      	mov	r3, r4
 80052e2:	6864      	ldr	r4, [r4, #4]
 80052e4:	e7ae      	b.n	8005244 <_malloc_r+0x34>
 80052e6:	463c      	mov	r4, r7
 80052e8:	687f      	ldr	r7, [r7, #4]
 80052ea:	e7b6      	b.n	800525a <_malloc_r+0x4a>
 80052ec:	461a      	mov	r2, r3
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	42a3      	cmp	r3, r4
 80052f2:	d1fb      	bne.n	80052ec <_malloc_r+0xdc>
 80052f4:	2300      	movs	r3, #0
 80052f6:	6053      	str	r3, [r2, #4]
 80052f8:	e7de      	b.n	80052b8 <_malloc_r+0xa8>
 80052fa:	230c      	movs	r3, #12
 80052fc:	6033      	str	r3, [r6, #0]
 80052fe:	4630      	mov	r0, r6
 8005300:	f000 f80c 	bl	800531c <__malloc_unlock>
 8005304:	e794      	b.n	8005230 <_malloc_r+0x20>
 8005306:	6005      	str	r5, [r0, #0]
 8005308:	e7d6      	b.n	80052b8 <_malloc_r+0xa8>
 800530a:	bf00      	nop
 800530c:	200003e4 	.word	0x200003e4

08005310 <__malloc_lock>:
 8005310:	4801      	ldr	r0, [pc, #4]	@ (8005318 <__malloc_lock+0x8>)
 8005312:	f000 b9aa 	b.w	800566a <__retarget_lock_acquire_recursive>
 8005316:	bf00      	nop
 8005318:	20000528 	.word	0x20000528

0800531c <__malloc_unlock>:
 800531c:	4801      	ldr	r0, [pc, #4]	@ (8005324 <__malloc_unlock+0x8>)
 800531e:	f000 b9a5 	b.w	800566c <__retarget_lock_release_recursive>
 8005322:	bf00      	nop
 8005324:	20000528 	.word	0x20000528

08005328 <std>:
 8005328:	2300      	movs	r3, #0
 800532a:	b510      	push	{r4, lr}
 800532c:	4604      	mov	r4, r0
 800532e:	e9c0 3300 	strd	r3, r3, [r0]
 8005332:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005336:	6083      	str	r3, [r0, #8]
 8005338:	8181      	strh	r1, [r0, #12]
 800533a:	6643      	str	r3, [r0, #100]	@ 0x64
 800533c:	81c2      	strh	r2, [r0, #14]
 800533e:	6183      	str	r3, [r0, #24]
 8005340:	4619      	mov	r1, r3
 8005342:	2208      	movs	r2, #8
 8005344:	305c      	adds	r0, #92	@ 0x5c
 8005346:	f000 f906 	bl	8005556 <memset>
 800534a:	4b0d      	ldr	r3, [pc, #52]	@ (8005380 <std+0x58>)
 800534c:	6263      	str	r3, [r4, #36]	@ 0x24
 800534e:	4b0d      	ldr	r3, [pc, #52]	@ (8005384 <std+0x5c>)
 8005350:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005352:	4b0d      	ldr	r3, [pc, #52]	@ (8005388 <std+0x60>)
 8005354:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005356:	4b0d      	ldr	r3, [pc, #52]	@ (800538c <std+0x64>)
 8005358:	6323      	str	r3, [r4, #48]	@ 0x30
 800535a:	4b0d      	ldr	r3, [pc, #52]	@ (8005390 <std+0x68>)
 800535c:	6224      	str	r4, [r4, #32]
 800535e:	429c      	cmp	r4, r3
 8005360:	d006      	beq.n	8005370 <std+0x48>
 8005362:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005366:	4294      	cmp	r4, r2
 8005368:	d002      	beq.n	8005370 <std+0x48>
 800536a:	33d0      	adds	r3, #208	@ 0xd0
 800536c:	429c      	cmp	r4, r3
 800536e:	d105      	bne.n	800537c <std+0x54>
 8005370:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005378:	f000 b976 	b.w	8005668 <__retarget_lock_init_recursive>
 800537c:	bd10      	pop	{r4, pc}
 800537e:	bf00      	nop
 8005380:	080054d1 	.word	0x080054d1
 8005384:	080054f3 	.word	0x080054f3
 8005388:	0800552b 	.word	0x0800552b
 800538c:	0800554f 	.word	0x0800554f
 8005390:	200003e8 	.word	0x200003e8

08005394 <stdio_exit_handler>:
 8005394:	4a02      	ldr	r2, [pc, #8]	@ (80053a0 <stdio_exit_handler+0xc>)
 8005396:	4903      	ldr	r1, [pc, #12]	@ (80053a4 <stdio_exit_handler+0x10>)
 8005398:	4803      	ldr	r0, [pc, #12]	@ (80053a8 <stdio_exit_handler+0x14>)
 800539a:	f000 b869 	b.w	8005470 <_fwalk_sglue>
 800539e:	bf00      	nop
 80053a0:	2000000c 	.word	0x2000000c
 80053a4:	08005dc9 	.word	0x08005dc9
 80053a8:	2000001c 	.word	0x2000001c

080053ac <cleanup_stdio>:
 80053ac:	6841      	ldr	r1, [r0, #4]
 80053ae:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <cleanup_stdio+0x34>)
 80053b0:	4299      	cmp	r1, r3
 80053b2:	b510      	push	{r4, lr}
 80053b4:	4604      	mov	r4, r0
 80053b6:	d001      	beq.n	80053bc <cleanup_stdio+0x10>
 80053b8:	f000 fd06 	bl	8005dc8 <_fflush_r>
 80053bc:	68a1      	ldr	r1, [r4, #8]
 80053be:	4b09      	ldr	r3, [pc, #36]	@ (80053e4 <cleanup_stdio+0x38>)
 80053c0:	4299      	cmp	r1, r3
 80053c2:	d002      	beq.n	80053ca <cleanup_stdio+0x1e>
 80053c4:	4620      	mov	r0, r4
 80053c6:	f000 fcff 	bl	8005dc8 <_fflush_r>
 80053ca:	68e1      	ldr	r1, [r4, #12]
 80053cc:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <cleanup_stdio+0x3c>)
 80053ce:	4299      	cmp	r1, r3
 80053d0:	d004      	beq.n	80053dc <cleanup_stdio+0x30>
 80053d2:	4620      	mov	r0, r4
 80053d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d8:	f000 bcf6 	b.w	8005dc8 <_fflush_r>
 80053dc:	bd10      	pop	{r4, pc}
 80053de:	bf00      	nop
 80053e0:	200003e8 	.word	0x200003e8
 80053e4:	20000450 	.word	0x20000450
 80053e8:	200004b8 	.word	0x200004b8

080053ec <global_stdio_init.part.0>:
 80053ec:	b510      	push	{r4, lr}
 80053ee:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <global_stdio_init.part.0+0x30>)
 80053f0:	4c0b      	ldr	r4, [pc, #44]	@ (8005420 <global_stdio_init.part.0+0x34>)
 80053f2:	4a0c      	ldr	r2, [pc, #48]	@ (8005424 <global_stdio_init.part.0+0x38>)
 80053f4:	601a      	str	r2, [r3, #0]
 80053f6:	4620      	mov	r0, r4
 80053f8:	2200      	movs	r2, #0
 80053fa:	2104      	movs	r1, #4
 80053fc:	f7ff ff94 	bl	8005328 <std>
 8005400:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005404:	2201      	movs	r2, #1
 8005406:	2109      	movs	r1, #9
 8005408:	f7ff ff8e 	bl	8005328 <std>
 800540c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005410:	2202      	movs	r2, #2
 8005412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005416:	2112      	movs	r1, #18
 8005418:	f7ff bf86 	b.w	8005328 <std>
 800541c:	20000520 	.word	0x20000520
 8005420:	200003e8 	.word	0x200003e8
 8005424:	08005395 	.word	0x08005395

08005428 <__sfp_lock_acquire>:
 8005428:	4801      	ldr	r0, [pc, #4]	@ (8005430 <__sfp_lock_acquire+0x8>)
 800542a:	f000 b91e 	b.w	800566a <__retarget_lock_acquire_recursive>
 800542e:	bf00      	nop
 8005430:	20000529 	.word	0x20000529

08005434 <__sfp_lock_release>:
 8005434:	4801      	ldr	r0, [pc, #4]	@ (800543c <__sfp_lock_release+0x8>)
 8005436:	f000 b919 	b.w	800566c <__retarget_lock_release_recursive>
 800543a:	bf00      	nop
 800543c:	20000529 	.word	0x20000529

08005440 <__sinit>:
 8005440:	b510      	push	{r4, lr}
 8005442:	4604      	mov	r4, r0
 8005444:	f7ff fff0 	bl	8005428 <__sfp_lock_acquire>
 8005448:	6a23      	ldr	r3, [r4, #32]
 800544a:	b11b      	cbz	r3, 8005454 <__sinit+0x14>
 800544c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005450:	f7ff bff0 	b.w	8005434 <__sfp_lock_release>
 8005454:	4b04      	ldr	r3, [pc, #16]	@ (8005468 <__sinit+0x28>)
 8005456:	6223      	str	r3, [r4, #32]
 8005458:	4b04      	ldr	r3, [pc, #16]	@ (800546c <__sinit+0x2c>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1f5      	bne.n	800544c <__sinit+0xc>
 8005460:	f7ff ffc4 	bl	80053ec <global_stdio_init.part.0>
 8005464:	e7f2      	b.n	800544c <__sinit+0xc>
 8005466:	bf00      	nop
 8005468:	080053ad 	.word	0x080053ad
 800546c:	20000520 	.word	0x20000520

08005470 <_fwalk_sglue>:
 8005470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005474:	4607      	mov	r7, r0
 8005476:	4688      	mov	r8, r1
 8005478:	4614      	mov	r4, r2
 800547a:	2600      	movs	r6, #0
 800547c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005480:	f1b9 0901 	subs.w	r9, r9, #1
 8005484:	d505      	bpl.n	8005492 <_fwalk_sglue+0x22>
 8005486:	6824      	ldr	r4, [r4, #0]
 8005488:	2c00      	cmp	r4, #0
 800548a:	d1f7      	bne.n	800547c <_fwalk_sglue+0xc>
 800548c:	4630      	mov	r0, r6
 800548e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005492:	89ab      	ldrh	r3, [r5, #12]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d907      	bls.n	80054a8 <_fwalk_sglue+0x38>
 8005498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800549c:	3301      	adds	r3, #1
 800549e:	d003      	beq.n	80054a8 <_fwalk_sglue+0x38>
 80054a0:	4629      	mov	r1, r5
 80054a2:	4638      	mov	r0, r7
 80054a4:	47c0      	blx	r8
 80054a6:	4306      	orrs	r6, r0
 80054a8:	3568      	adds	r5, #104	@ 0x68
 80054aa:	e7e9      	b.n	8005480 <_fwalk_sglue+0x10>

080054ac <iprintf>:
 80054ac:	b40f      	push	{r0, r1, r2, r3}
 80054ae:	b507      	push	{r0, r1, r2, lr}
 80054b0:	4906      	ldr	r1, [pc, #24]	@ (80054cc <iprintf+0x20>)
 80054b2:	ab04      	add	r3, sp, #16
 80054b4:	6808      	ldr	r0, [r1, #0]
 80054b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80054ba:	6881      	ldr	r1, [r0, #8]
 80054bc:	9301      	str	r3, [sp, #4]
 80054be:	f000 f959 	bl	8005774 <_vfiprintf_r>
 80054c2:	b003      	add	sp, #12
 80054c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80054c8:	b004      	add	sp, #16
 80054ca:	4770      	bx	lr
 80054cc:	20000018 	.word	0x20000018

080054d0 <__sread>:
 80054d0:	b510      	push	{r4, lr}
 80054d2:	460c      	mov	r4, r1
 80054d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054d8:	f000 f868 	bl	80055ac <_read_r>
 80054dc:	2800      	cmp	r0, #0
 80054de:	bfab      	itete	ge
 80054e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80054e2:	89a3      	ldrhlt	r3, [r4, #12]
 80054e4:	181b      	addge	r3, r3, r0
 80054e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80054ea:	bfac      	ite	ge
 80054ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80054ee:	81a3      	strhlt	r3, [r4, #12]
 80054f0:	bd10      	pop	{r4, pc}

080054f2 <__swrite>:
 80054f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054f6:	461f      	mov	r7, r3
 80054f8:	898b      	ldrh	r3, [r1, #12]
 80054fa:	05db      	lsls	r3, r3, #23
 80054fc:	4605      	mov	r5, r0
 80054fe:	460c      	mov	r4, r1
 8005500:	4616      	mov	r6, r2
 8005502:	d505      	bpl.n	8005510 <__swrite+0x1e>
 8005504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005508:	2302      	movs	r3, #2
 800550a:	2200      	movs	r2, #0
 800550c:	f000 f83c 	bl	8005588 <_lseek_r>
 8005510:	89a3      	ldrh	r3, [r4, #12]
 8005512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005516:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800551a:	81a3      	strh	r3, [r4, #12]
 800551c:	4632      	mov	r2, r6
 800551e:	463b      	mov	r3, r7
 8005520:	4628      	mov	r0, r5
 8005522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005526:	f000 b863 	b.w	80055f0 <_write_r>

0800552a <__sseek>:
 800552a:	b510      	push	{r4, lr}
 800552c:	460c      	mov	r4, r1
 800552e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005532:	f000 f829 	bl	8005588 <_lseek_r>
 8005536:	1c43      	adds	r3, r0, #1
 8005538:	89a3      	ldrh	r3, [r4, #12]
 800553a:	bf15      	itete	ne
 800553c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800553e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005542:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005546:	81a3      	strheq	r3, [r4, #12]
 8005548:	bf18      	it	ne
 800554a:	81a3      	strhne	r3, [r4, #12]
 800554c:	bd10      	pop	{r4, pc}

0800554e <__sclose>:
 800554e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005552:	f000 b809 	b.w	8005568 <_close_r>

08005556 <memset>:
 8005556:	4402      	add	r2, r0
 8005558:	4603      	mov	r3, r0
 800555a:	4293      	cmp	r3, r2
 800555c:	d100      	bne.n	8005560 <memset+0xa>
 800555e:	4770      	bx	lr
 8005560:	f803 1b01 	strb.w	r1, [r3], #1
 8005564:	e7f9      	b.n	800555a <memset+0x4>
	...

08005568 <_close_r>:
 8005568:	b538      	push	{r3, r4, r5, lr}
 800556a:	4d06      	ldr	r5, [pc, #24]	@ (8005584 <_close_r+0x1c>)
 800556c:	2300      	movs	r3, #0
 800556e:	4604      	mov	r4, r0
 8005570:	4608      	mov	r0, r1
 8005572:	602b      	str	r3, [r5, #0]
 8005574:	f7fb f8cf 	bl	8000716 <_close>
 8005578:	1c43      	adds	r3, r0, #1
 800557a:	d102      	bne.n	8005582 <_close_r+0x1a>
 800557c:	682b      	ldr	r3, [r5, #0]
 800557e:	b103      	cbz	r3, 8005582 <_close_r+0x1a>
 8005580:	6023      	str	r3, [r4, #0]
 8005582:	bd38      	pop	{r3, r4, r5, pc}
 8005584:	20000524 	.word	0x20000524

08005588 <_lseek_r>:
 8005588:	b538      	push	{r3, r4, r5, lr}
 800558a:	4d07      	ldr	r5, [pc, #28]	@ (80055a8 <_lseek_r+0x20>)
 800558c:	4604      	mov	r4, r0
 800558e:	4608      	mov	r0, r1
 8005590:	4611      	mov	r1, r2
 8005592:	2200      	movs	r2, #0
 8005594:	602a      	str	r2, [r5, #0]
 8005596:	461a      	mov	r2, r3
 8005598:	f7fb f8e4 	bl	8000764 <_lseek>
 800559c:	1c43      	adds	r3, r0, #1
 800559e:	d102      	bne.n	80055a6 <_lseek_r+0x1e>
 80055a0:	682b      	ldr	r3, [r5, #0]
 80055a2:	b103      	cbz	r3, 80055a6 <_lseek_r+0x1e>
 80055a4:	6023      	str	r3, [r4, #0]
 80055a6:	bd38      	pop	{r3, r4, r5, pc}
 80055a8:	20000524 	.word	0x20000524

080055ac <_read_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4d07      	ldr	r5, [pc, #28]	@ (80055cc <_read_r+0x20>)
 80055b0:	4604      	mov	r4, r0
 80055b2:	4608      	mov	r0, r1
 80055b4:	4611      	mov	r1, r2
 80055b6:	2200      	movs	r2, #0
 80055b8:	602a      	str	r2, [r5, #0]
 80055ba:	461a      	mov	r2, r3
 80055bc:	f7fb f88e 	bl	80006dc <_read>
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	d102      	bne.n	80055ca <_read_r+0x1e>
 80055c4:	682b      	ldr	r3, [r5, #0]
 80055c6:	b103      	cbz	r3, 80055ca <_read_r+0x1e>
 80055c8:	6023      	str	r3, [r4, #0]
 80055ca:	bd38      	pop	{r3, r4, r5, pc}
 80055cc:	20000524 	.word	0x20000524

080055d0 <_sbrk_r>:
 80055d0:	b538      	push	{r3, r4, r5, lr}
 80055d2:	4d06      	ldr	r5, [pc, #24]	@ (80055ec <_sbrk_r+0x1c>)
 80055d4:	2300      	movs	r3, #0
 80055d6:	4604      	mov	r4, r0
 80055d8:	4608      	mov	r0, r1
 80055da:	602b      	str	r3, [r5, #0]
 80055dc:	f7fb f8d0 	bl	8000780 <_sbrk>
 80055e0:	1c43      	adds	r3, r0, #1
 80055e2:	d102      	bne.n	80055ea <_sbrk_r+0x1a>
 80055e4:	682b      	ldr	r3, [r5, #0]
 80055e6:	b103      	cbz	r3, 80055ea <_sbrk_r+0x1a>
 80055e8:	6023      	str	r3, [r4, #0]
 80055ea:	bd38      	pop	{r3, r4, r5, pc}
 80055ec:	20000524 	.word	0x20000524

080055f0 <_write_r>:
 80055f0:	b538      	push	{r3, r4, r5, lr}
 80055f2:	4d07      	ldr	r5, [pc, #28]	@ (8005610 <_write_r+0x20>)
 80055f4:	4604      	mov	r4, r0
 80055f6:	4608      	mov	r0, r1
 80055f8:	4611      	mov	r1, r2
 80055fa:	2200      	movs	r2, #0
 80055fc:	602a      	str	r2, [r5, #0]
 80055fe:	461a      	mov	r2, r3
 8005600:	f7fa ff35 	bl	800046e <_write>
 8005604:	1c43      	adds	r3, r0, #1
 8005606:	d102      	bne.n	800560e <_write_r+0x1e>
 8005608:	682b      	ldr	r3, [r5, #0]
 800560a:	b103      	cbz	r3, 800560e <_write_r+0x1e>
 800560c:	6023      	str	r3, [r4, #0]
 800560e:	bd38      	pop	{r3, r4, r5, pc}
 8005610:	20000524 	.word	0x20000524

08005614 <__errno>:
 8005614:	4b01      	ldr	r3, [pc, #4]	@ (800561c <__errno+0x8>)
 8005616:	6818      	ldr	r0, [r3, #0]
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	20000018 	.word	0x20000018

08005620 <__libc_init_array>:
 8005620:	b570      	push	{r4, r5, r6, lr}
 8005622:	4d0d      	ldr	r5, [pc, #52]	@ (8005658 <__libc_init_array+0x38>)
 8005624:	4c0d      	ldr	r4, [pc, #52]	@ (800565c <__libc_init_array+0x3c>)
 8005626:	1b64      	subs	r4, r4, r5
 8005628:	10a4      	asrs	r4, r4, #2
 800562a:	2600      	movs	r6, #0
 800562c:	42a6      	cmp	r6, r4
 800562e:	d109      	bne.n	8005644 <__libc_init_array+0x24>
 8005630:	4d0b      	ldr	r5, [pc, #44]	@ (8005660 <__libc_init_array+0x40>)
 8005632:	4c0c      	ldr	r4, [pc, #48]	@ (8005664 <__libc_init_array+0x44>)
 8005634:	f000 fd08 	bl	8006048 <_init>
 8005638:	1b64      	subs	r4, r4, r5
 800563a:	10a4      	asrs	r4, r4, #2
 800563c:	2600      	movs	r6, #0
 800563e:	42a6      	cmp	r6, r4
 8005640:	d105      	bne.n	800564e <__libc_init_array+0x2e>
 8005642:	bd70      	pop	{r4, r5, r6, pc}
 8005644:	f855 3b04 	ldr.w	r3, [r5], #4
 8005648:	4798      	blx	r3
 800564a:	3601      	adds	r6, #1
 800564c:	e7ee      	b.n	800562c <__libc_init_array+0xc>
 800564e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005652:	4798      	blx	r3
 8005654:	3601      	adds	r6, #1
 8005656:	e7f2      	b.n	800563e <__libc_init_array+0x1e>
 8005658:	08006110 	.word	0x08006110
 800565c:	08006110 	.word	0x08006110
 8005660:	08006110 	.word	0x08006110
 8005664:	08006114 	.word	0x08006114

08005668 <__retarget_lock_init_recursive>:
 8005668:	4770      	bx	lr

0800566a <__retarget_lock_acquire_recursive>:
 800566a:	4770      	bx	lr

0800566c <__retarget_lock_release_recursive>:
 800566c:	4770      	bx	lr

0800566e <memcpy>:
 800566e:	440a      	add	r2, r1
 8005670:	4291      	cmp	r1, r2
 8005672:	f100 33ff 	add.w	r3, r0, #4294967295
 8005676:	d100      	bne.n	800567a <memcpy+0xc>
 8005678:	4770      	bx	lr
 800567a:	b510      	push	{r4, lr}
 800567c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005680:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005684:	4291      	cmp	r1, r2
 8005686:	d1f9      	bne.n	800567c <memcpy+0xe>
 8005688:	bd10      	pop	{r4, pc}
	...

0800568c <_free_r>:
 800568c:	b538      	push	{r3, r4, r5, lr}
 800568e:	4605      	mov	r5, r0
 8005690:	2900      	cmp	r1, #0
 8005692:	d041      	beq.n	8005718 <_free_r+0x8c>
 8005694:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005698:	1f0c      	subs	r4, r1, #4
 800569a:	2b00      	cmp	r3, #0
 800569c:	bfb8      	it	lt
 800569e:	18e4      	addlt	r4, r4, r3
 80056a0:	f7ff fe36 	bl	8005310 <__malloc_lock>
 80056a4:	4a1d      	ldr	r2, [pc, #116]	@ (800571c <_free_r+0x90>)
 80056a6:	6813      	ldr	r3, [r2, #0]
 80056a8:	b933      	cbnz	r3, 80056b8 <_free_r+0x2c>
 80056aa:	6063      	str	r3, [r4, #4]
 80056ac:	6014      	str	r4, [r2, #0]
 80056ae:	4628      	mov	r0, r5
 80056b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056b4:	f7ff be32 	b.w	800531c <__malloc_unlock>
 80056b8:	42a3      	cmp	r3, r4
 80056ba:	d908      	bls.n	80056ce <_free_r+0x42>
 80056bc:	6820      	ldr	r0, [r4, #0]
 80056be:	1821      	adds	r1, r4, r0
 80056c0:	428b      	cmp	r3, r1
 80056c2:	bf01      	itttt	eq
 80056c4:	6819      	ldreq	r1, [r3, #0]
 80056c6:	685b      	ldreq	r3, [r3, #4]
 80056c8:	1809      	addeq	r1, r1, r0
 80056ca:	6021      	streq	r1, [r4, #0]
 80056cc:	e7ed      	b.n	80056aa <_free_r+0x1e>
 80056ce:	461a      	mov	r2, r3
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	b10b      	cbz	r3, 80056d8 <_free_r+0x4c>
 80056d4:	42a3      	cmp	r3, r4
 80056d6:	d9fa      	bls.n	80056ce <_free_r+0x42>
 80056d8:	6811      	ldr	r1, [r2, #0]
 80056da:	1850      	adds	r0, r2, r1
 80056dc:	42a0      	cmp	r0, r4
 80056de:	d10b      	bne.n	80056f8 <_free_r+0x6c>
 80056e0:	6820      	ldr	r0, [r4, #0]
 80056e2:	4401      	add	r1, r0
 80056e4:	1850      	adds	r0, r2, r1
 80056e6:	4283      	cmp	r3, r0
 80056e8:	6011      	str	r1, [r2, #0]
 80056ea:	d1e0      	bne.n	80056ae <_free_r+0x22>
 80056ec:	6818      	ldr	r0, [r3, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	6053      	str	r3, [r2, #4]
 80056f2:	4408      	add	r0, r1
 80056f4:	6010      	str	r0, [r2, #0]
 80056f6:	e7da      	b.n	80056ae <_free_r+0x22>
 80056f8:	d902      	bls.n	8005700 <_free_r+0x74>
 80056fa:	230c      	movs	r3, #12
 80056fc:	602b      	str	r3, [r5, #0]
 80056fe:	e7d6      	b.n	80056ae <_free_r+0x22>
 8005700:	6820      	ldr	r0, [r4, #0]
 8005702:	1821      	adds	r1, r4, r0
 8005704:	428b      	cmp	r3, r1
 8005706:	bf04      	itt	eq
 8005708:	6819      	ldreq	r1, [r3, #0]
 800570a:	685b      	ldreq	r3, [r3, #4]
 800570c:	6063      	str	r3, [r4, #4]
 800570e:	bf04      	itt	eq
 8005710:	1809      	addeq	r1, r1, r0
 8005712:	6021      	streq	r1, [r4, #0]
 8005714:	6054      	str	r4, [r2, #4]
 8005716:	e7ca      	b.n	80056ae <_free_r+0x22>
 8005718:	bd38      	pop	{r3, r4, r5, pc}
 800571a:	bf00      	nop
 800571c:	200003e4 	.word	0x200003e4

08005720 <__sfputc_r>:
 8005720:	6893      	ldr	r3, [r2, #8]
 8005722:	3b01      	subs	r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	b410      	push	{r4}
 8005728:	6093      	str	r3, [r2, #8]
 800572a:	da08      	bge.n	800573e <__sfputc_r+0x1e>
 800572c:	6994      	ldr	r4, [r2, #24]
 800572e:	42a3      	cmp	r3, r4
 8005730:	db01      	blt.n	8005736 <__sfputc_r+0x16>
 8005732:	290a      	cmp	r1, #10
 8005734:	d103      	bne.n	800573e <__sfputc_r+0x1e>
 8005736:	f85d 4b04 	ldr.w	r4, [sp], #4
 800573a:	f000 bb6d 	b.w	8005e18 <__swbuf_r>
 800573e:	6813      	ldr	r3, [r2, #0]
 8005740:	1c58      	adds	r0, r3, #1
 8005742:	6010      	str	r0, [r2, #0]
 8005744:	7019      	strb	r1, [r3, #0]
 8005746:	4608      	mov	r0, r1
 8005748:	f85d 4b04 	ldr.w	r4, [sp], #4
 800574c:	4770      	bx	lr

0800574e <__sfputs_r>:
 800574e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005750:	4606      	mov	r6, r0
 8005752:	460f      	mov	r7, r1
 8005754:	4614      	mov	r4, r2
 8005756:	18d5      	adds	r5, r2, r3
 8005758:	42ac      	cmp	r4, r5
 800575a:	d101      	bne.n	8005760 <__sfputs_r+0x12>
 800575c:	2000      	movs	r0, #0
 800575e:	e007      	b.n	8005770 <__sfputs_r+0x22>
 8005760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005764:	463a      	mov	r2, r7
 8005766:	4630      	mov	r0, r6
 8005768:	f7ff ffda 	bl	8005720 <__sfputc_r>
 800576c:	1c43      	adds	r3, r0, #1
 800576e:	d1f3      	bne.n	8005758 <__sfputs_r+0xa>
 8005770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005774 <_vfiprintf_r>:
 8005774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005778:	460d      	mov	r5, r1
 800577a:	b09d      	sub	sp, #116	@ 0x74
 800577c:	4614      	mov	r4, r2
 800577e:	4698      	mov	r8, r3
 8005780:	4606      	mov	r6, r0
 8005782:	b118      	cbz	r0, 800578c <_vfiprintf_r+0x18>
 8005784:	6a03      	ldr	r3, [r0, #32]
 8005786:	b90b      	cbnz	r3, 800578c <_vfiprintf_r+0x18>
 8005788:	f7ff fe5a 	bl	8005440 <__sinit>
 800578c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800578e:	07d9      	lsls	r1, r3, #31
 8005790:	d405      	bmi.n	800579e <_vfiprintf_r+0x2a>
 8005792:	89ab      	ldrh	r3, [r5, #12]
 8005794:	059a      	lsls	r2, r3, #22
 8005796:	d402      	bmi.n	800579e <_vfiprintf_r+0x2a>
 8005798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800579a:	f7ff ff66 	bl	800566a <__retarget_lock_acquire_recursive>
 800579e:	89ab      	ldrh	r3, [r5, #12]
 80057a0:	071b      	lsls	r3, r3, #28
 80057a2:	d501      	bpl.n	80057a8 <_vfiprintf_r+0x34>
 80057a4:	692b      	ldr	r3, [r5, #16]
 80057a6:	b99b      	cbnz	r3, 80057d0 <_vfiprintf_r+0x5c>
 80057a8:	4629      	mov	r1, r5
 80057aa:	4630      	mov	r0, r6
 80057ac:	f000 fb72 	bl	8005e94 <__swsetup_r>
 80057b0:	b170      	cbz	r0, 80057d0 <_vfiprintf_r+0x5c>
 80057b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057b4:	07dc      	lsls	r4, r3, #31
 80057b6:	d504      	bpl.n	80057c2 <_vfiprintf_r+0x4e>
 80057b8:	f04f 30ff 	mov.w	r0, #4294967295
 80057bc:	b01d      	add	sp, #116	@ 0x74
 80057be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057c2:	89ab      	ldrh	r3, [r5, #12]
 80057c4:	0598      	lsls	r0, r3, #22
 80057c6:	d4f7      	bmi.n	80057b8 <_vfiprintf_r+0x44>
 80057c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057ca:	f7ff ff4f 	bl	800566c <__retarget_lock_release_recursive>
 80057ce:	e7f3      	b.n	80057b8 <_vfiprintf_r+0x44>
 80057d0:	2300      	movs	r3, #0
 80057d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80057d4:	2320      	movs	r3, #32
 80057d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80057da:	f8cd 800c 	str.w	r8, [sp, #12]
 80057de:	2330      	movs	r3, #48	@ 0x30
 80057e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005990 <_vfiprintf_r+0x21c>
 80057e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80057e8:	f04f 0901 	mov.w	r9, #1
 80057ec:	4623      	mov	r3, r4
 80057ee:	469a      	mov	sl, r3
 80057f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057f4:	b10a      	cbz	r2, 80057fa <_vfiprintf_r+0x86>
 80057f6:	2a25      	cmp	r2, #37	@ 0x25
 80057f8:	d1f9      	bne.n	80057ee <_vfiprintf_r+0x7a>
 80057fa:	ebba 0b04 	subs.w	fp, sl, r4
 80057fe:	d00b      	beq.n	8005818 <_vfiprintf_r+0xa4>
 8005800:	465b      	mov	r3, fp
 8005802:	4622      	mov	r2, r4
 8005804:	4629      	mov	r1, r5
 8005806:	4630      	mov	r0, r6
 8005808:	f7ff ffa1 	bl	800574e <__sfputs_r>
 800580c:	3001      	adds	r0, #1
 800580e:	f000 80a7 	beq.w	8005960 <_vfiprintf_r+0x1ec>
 8005812:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005814:	445a      	add	r2, fp
 8005816:	9209      	str	r2, [sp, #36]	@ 0x24
 8005818:	f89a 3000 	ldrb.w	r3, [sl]
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 809f 	beq.w	8005960 <_vfiprintf_r+0x1ec>
 8005822:	2300      	movs	r3, #0
 8005824:	f04f 32ff 	mov.w	r2, #4294967295
 8005828:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800582c:	f10a 0a01 	add.w	sl, sl, #1
 8005830:	9304      	str	r3, [sp, #16]
 8005832:	9307      	str	r3, [sp, #28]
 8005834:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005838:	931a      	str	r3, [sp, #104]	@ 0x68
 800583a:	4654      	mov	r4, sl
 800583c:	2205      	movs	r2, #5
 800583e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005842:	4853      	ldr	r0, [pc, #332]	@ (8005990 <_vfiprintf_r+0x21c>)
 8005844:	f7fa fccc 	bl	80001e0 <memchr>
 8005848:	9a04      	ldr	r2, [sp, #16]
 800584a:	b9d8      	cbnz	r0, 8005884 <_vfiprintf_r+0x110>
 800584c:	06d1      	lsls	r1, r2, #27
 800584e:	bf44      	itt	mi
 8005850:	2320      	movmi	r3, #32
 8005852:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005856:	0713      	lsls	r3, r2, #28
 8005858:	bf44      	itt	mi
 800585a:	232b      	movmi	r3, #43	@ 0x2b
 800585c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005860:	f89a 3000 	ldrb.w	r3, [sl]
 8005864:	2b2a      	cmp	r3, #42	@ 0x2a
 8005866:	d015      	beq.n	8005894 <_vfiprintf_r+0x120>
 8005868:	9a07      	ldr	r2, [sp, #28]
 800586a:	4654      	mov	r4, sl
 800586c:	2000      	movs	r0, #0
 800586e:	f04f 0c0a 	mov.w	ip, #10
 8005872:	4621      	mov	r1, r4
 8005874:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005878:	3b30      	subs	r3, #48	@ 0x30
 800587a:	2b09      	cmp	r3, #9
 800587c:	d94b      	bls.n	8005916 <_vfiprintf_r+0x1a2>
 800587e:	b1b0      	cbz	r0, 80058ae <_vfiprintf_r+0x13a>
 8005880:	9207      	str	r2, [sp, #28]
 8005882:	e014      	b.n	80058ae <_vfiprintf_r+0x13a>
 8005884:	eba0 0308 	sub.w	r3, r0, r8
 8005888:	fa09 f303 	lsl.w	r3, r9, r3
 800588c:	4313      	orrs	r3, r2
 800588e:	9304      	str	r3, [sp, #16]
 8005890:	46a2      	mov	sl, r4
 8005892:	e7d2      	b.n	800583a <_vfiprintf_r+0xc6>
 8005894:	9b03      	ldr	r3, [sp, #12]
 8005896:	1d19      	adds	r1, r3, #4
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	9103      	str	r1, [sp, #12]
 800589c:	2b00      	cmp	r3, #0
 800589e:	bfbb      	ittet	lt
 80058a0:	425b      	neglt	r3, r3
 80058a2:	f042 0202 	orrlt.w	r2, r2, #2
 80058a6:	9307      	strge	r3, [sp, #28]
 80058a8:	9307      	strlt	r3, [sp, #28]
 80058aa:	bfb8      	it	lt
 80058ac:	9204      	strlt	r2, [sp, #16]
 80058ae:	7823      	ldrb	r3, [r4, #0]
 80058b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80058b2:	d10a      	bne.n	80058ca <_vfiprintf_r+0x156>
 80058b4:	7863      	ldrb	r3, [r4, #1]
 80058b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80058b8:	d132      	bne.n	8005920 <_vfiprintf_r+0x1ac>
 80058ba:	9b03      	ldr	r3, [sp, #12]
 80058bc:	1d1a      	adds	r2, r3, #4
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	9203      	str	r2, [sp, #12]
 80058c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80058c6:	3402      	adds	r4, #2
 80058c8:	9305      	str	r3, [sp, #20]
 80058ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80059a0 <_vfiprintf_r+0x22c>
 80058ce:	7821      	ldrb	r1, [r4, #0]
 80058d0:	2203      	movs	r2, #3
 80058d2:	4650      	mov	r0, sl
 80058d4:	f7fa fc84 	bl	80001e0 <memchr>
 80058d8:	b138      	cbz	r0, 80058ea <_vfiprintf_r+0x176>
 80058da:	9b04      	ldr	r3, [sp, #16]
 80058dc:	eba0 000a 	sub.w	r0, r0, sl
 80058e0:	2240      	movs	r2, #64	@ 0x40
 80058e2:	4082      	lsls	r2, r0
 80058e4:	4313      	orrs	r3, r2
 80058e6:	3401      	adds	r4, #1
 80058e8:	9304      	str	r3, [sp, #16]
 80058ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058ee:	4829      	ldr	r0, [pc, #164]	@ (8005994 <_vfiprintf_r+0x220>)
 80058f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80058f4:	2206      	movs	r2, #6
 80058f6:	f7fa fc73 	bl	80001e0 <memchr>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	d03f      	beq.n	800597e <_vfiprintf_r+0x20a>
 80058fe:	4b26      	ldr	r3, [pc, #152]	@ (8005998 <_vfiprintf_r+0x224>)
 8005900:	bb1b      	cbnz	r3, 800594a <_vfiprintf_r+0x1d6>
 8005902:	9b03      	ldr	r3, [sp, #12]
 8005904:	3307      	adds	r3, #7
 8005906:	f023 0307 	bic.w	r3, r3, #7
 800590a:	3308      	adds	r3, #8
 800590c:	9303      	str	r3, [sp, #12]
 800590e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005910:	443b      	add	r3, r7
 8005912:	9309      	str	r3, [sp, #36]	@ 0x24
 8005914:	e76a      	b.n	80057ec <_vfiprintf_r+0x78>
 8005916:	fb0c 3202 	mla	r2, ip, r2, r3
 800591a:	460c      	mov	r4, r1
 800591c:	2001      	movs	r0, #1
 800591e:	e7a8      	b.n	8005872 <_vfiprintf_r+0xfe>
 8005920:	2300      	movs	r3, #0
 8005922:	3401      	adds	r4, #1
 8005924:	9305      	str	r3, [sp, #20]
 8005926:	4619      	mov	r1, r3
 8005928:	f04f 0c0a 	mov.w	ip, #10
 800592c:	4620      	mov	r0, r4
 800592e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005932:	3a30      	subs	r2, #48	@ 0x30
 8005934:	2a09      	cmp	r2, #9
 8005936:	d903      	bls.n	8005940 <_vfiprintf_r+0x1cc>
 8005938:	2b00      	cmp	r3, #0
 800593a:	d0c6      	beq.n	80058ca <_vfiprintf_r+0x156>
 800593c:	9105      	str	r1, [sp, #20]
 800593e:	e7c4      	b.n	80058ca <_vfiprintf_r+0x156>
 8005940:	fb0c 2101 	mla	r1, ip, r1, r2
 8005944:	4604      	mov	r4, r0
 8005946:	2301      	movs	r3, #1
 8005948:	e7f0      	b.n	800592c <_vfiprintf_r+0x1b8>
 800594a:	ab03      	add	r3, sp, #12
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	462a      	mov	r2, r5
 8005950:	4b12      	ldr	r3, [pc, #72]	@ (800599c <_vfiprintf_r+0x228>)
 8005952:	a904      	add	r1, sp, #16
 8005954:	4630      	mov	r0, r6
 8005956:	f3af 8000 	nop.w
 800595a:	4607      	mov	r7, r0
 800595c:	1c78      	adds	r0, r7, #1
 800595e:	d1d6      	bne.n	800590e <_vfiprintf_r+0x19a>
 8005960:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005962:	07d9      	lsls	r1, r3, #31
 8005964:	d405      	bmi.n	8005972 <_vfiprintf_r+0x1fe>
 8005966:	89ab      	ldrh	r3, [r5, #12]
 8005968:	059a      	lsls	r2, r3, #22
 800596a:	d402      	bmi.n	8005972 <_vfiprintf_r+0x1fe>
 800596c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800596e:	f7ff fe7d 	bl	800566c <__retarget_lock_release_recursive>
 8005972:	89ab      	ldrh	r3, [r5, #12]
 8005974:	065b      	lsls	r3, r3, #25
 8005976:	f53f af1f 	bmi.w	80057b8 <_vfiprintf_r+0x44>
 800597a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800597c:	e71e      	b.n	80057bc <_vfiprintf_r+0x48>
 800597e:	ab03      	add	r3, sp, #12
 8005980:	9300      	str	r3, [sp, #0]
 8005982:	462a      	mov	r2, r5
 8005984:	4b05      	ldr	r3, [pc, #20]	@ (800599c <_vfiprintf_r+0x228>)
 8005986:	a904      	add	r1, sp, #16
 8005988:	4630      	mov	r0, r6
 800598a:	f000 f879 	bl	8005a80 <_printf_i>
 800598e:	e7e4      	b.n	800595a <_vfiprintf_r+0x1e6>
 8005990:	080060d4 	.word	0x080060d4
 8005994:	080060de 	.word	0x080060de
 8005998:	00000000 	.word	0x00000000
 800599c:	0800574f 	.word	0x0800574f
 80059a0:	080060da 	.word	0x080060da

080059a4 <_printf_common>:
 80059a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a8:	4616      	mov	r6, r2
 80059aa:	4698      	mov	r8, r3
 80059ac:	688a      	ldr	r2, [r1, #8]
 80059ae:	690b      	ldr	r3, [r1, #16]
 80059b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059b4:	4293      	cmp	r3, r2
 80059b6:	bfb8      	it	lt
 80059b8:	4613      	movlt	r3, r2
 80059ba:	6033      	str	r3, [r6, #0]
 80059bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059c0:	4607      	mov	r7, r0
 80059c2:	460c      	mov	r4, r1
 80059c4:	b10a      	cbz	r2, 80059ca <_printf_common+0x26>
 80059c6:	3301      	adds	r3, #1
 80059c8:	6033      	str	r3, [r6, #0]
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	0699      	lsls	r1, r3, #26
 80059ce:	bf42      	ittt	mi
 80059d0:	6833      	ldrmi	r3, [r6, #0]
 80059d2:	3302      	addmi	r3, #2
 80059d4:	6033      	strmi	r3, [r6, #0]
 80059d6:	6825      	ldr	r5, [r4, #0]
 80059d8:	f015 0506 	ands.w	r5, r5, #6
 80059dc:	d106      	bne.n	80059ec <_printf_common+0x48>
 80059de:	f104 0a19 	add.w	sl, r4, #25
 80059e2:	68e3      	ldr	r3, [r4, #12]
 80059e4:	6832      	ldr	r2, [r6, #0]
 80059e6:	1a9b      	subs	r3, r3, r2
 80059e8:	42ab      	cmp	r3, r5
 80059ea:	dc26      	bgt.n	8005a3a <_printf_common+0x96>
 80059ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059f0:	6822      	ldr	r2, [r4, #0]
 80059f2:	3b00      	subs	r3, #0
 80059f4:	bf18      	it	ne
 80059f6:	2301      	movne	r3, #1
 80059f8:	0692      	lsls	r2, r2, #26
 80059fa:	d42b      	bmi.n	8005a54 <_printf_common+0xb0>
 80059fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a00:	4641      	mov	r1, r8
 8005a02:	4638      	mov	r0, r7
 8005a04:	47c8      	blx	r9
 8005a06:	3001      	adds	r0, #1
 8005a08:	d01e      	beq.n	8005a48 <_printf_common+0xa4>
 8005a0a:	6823      	ldr	r3, [r4, #0]
 8005a0c:	6922      	ldr	r2, [r4, #16]
 8005a0e:	f003 0306 	and.w	r3, r3, #6
 8005a12:	2b04      	cmp	r3, #4
 8005a14:	bf02      	ittt	eq
 8005a16:	68e5      	ldreq	r5, [r4, #12]
 8005a18:	6833      	ldreq	r3, [r6, #0]
 8005a1a:	1aed      	subeq	r5, r5, r3
 8005a1c:	68a3      	ldr	r3, [r4, #8]
 8005a1e:	bf0c      	ite	eq
 8005a20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a24:	2500      	movne	r5, #0
 8005a26:	4293      	cmp	r3, r2
 8005a28:	bfc4      	itt	gt
 8005a2a:	1a9b      	subgt	r3, r3, r2
 8005a2c:	18ed      	addgt	r5, r5, r3
 8005a2e:	2600      	movs	r6, #0
 8005a30:	341a      	adds	r4, #26
 8005a32:	42b5      	cmp	r5, r6
 8005a34:	d11a      	bne.n	8005a6c <_printf_common+0xc8>
 8005a36:	2000      	movs	r0, #0
 8005a38:	e008      	b.n	8005a4c <_printf_common+0xa8>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	4652      	mov	r2, sl
 8005a3e:	4641      	mov	r1, r8
 8005a40:	4638      	mov	r0, r7
 8005a42:	47c8      	blx	r9
 8005a44:	3001      	adds	r0, #1
 8005a46:	d103      	bne.n	8005a50 <_printf_common+0xac>
 8005a48:	f04f 30ff 	mov.w	r0, #4294967295
 8005a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a50:	3501      	adds	r5, #1
 8005a52:	e7c6      	b.n	80059e2 <_printf_common+0x3e>
 8005a54:	18e1      	adds	r1, r4, r3
 8005a56:	1c5a      	adds	r2, r3, #1
 8005a58:	2030      	movs	r0, #48	@ 0x30
 8005a5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a5e:	4422      	add	r2, r4
 8005a60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a68:	3302      	adds	r3, #2
 8005a6a:	e7c7      	b.n	80059fc <_printf_common+0x58>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	4622      	mov	r2, r4
 8005a70:	4641      	mov	r1, r8
 8005a72:	4638      	mov	r0, r7
 8005a74:	47c8      	blx	r9
 8005a76:	3001      	adds	r0, #1
 8005a78:	d0e6      	beq.n	8005a48 <_printf_common+0xa4>
 8005a7a:	3601      	adds	r6, #1
 8005a7c:	e7d9      	b.n	8005a32 <_printf_common+0x8e>
	...

08005a80 <_printf_i>:
 8005a80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a84:	7e0f      	ldrb	r7, [r1, #24]
 8005a86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a88:	2f78      	cmp	r7, #120	@ 0x78
 8005a8a:	4691      	mov	r9, r2
 8005a8c:	4680      	mov	r8, r0
 8005a8e:	460c      	mov	r4, r1
 8005a90:	469a      	mov	sl, r3
 8005a92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a96:	d807      	bhi.n	8005aa8 <_printf_i+0x28>
 8005a98:	2f62      	cmp	r7, #98	@ 0x62
 8005a9a:	d80a      	bhi.n	8005ab2 <_printf_i+0x32>
 8005a9c:	2f00      	cmp	r7, #0
 8005a9e:	f000 80d2 	beq.w	8005c46 <_printf_i+0x1c6>
 8005aa2:	2f58      	cmp	r7, #88	@ 0x58
 8005aa4:	f000 80b9 	beq.w	8005c1a <_printf_i+0x19a>
 8005aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005aac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ab0:	e03a      	b.n	8005b28 <_printf_i+0xa8>
 8005ab2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ab6:	2b15      	cmp	r3, #21
 8005ab8:	d8f6      	bhi.n	8005aa8 <_printf_i+0x28>
 8005aba:	a101      	add	r1, pc, #4	@ (adr r1, 8005ac0 <_printf_i+0x40>)
 8005abc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ac0:	08005b19 	.word	0x08005b19
 8005ac4:	08005b2d 	.word	0x08005b2d
 8005ac8:	08005aa9 	.word	0x08005aa9
 8005acc:	08005aa9 	.word	0x08005aa9
 8005ad0:	08005aa9 	.word	0x08005aa9
 8005ad4:	08005aa9 	.word	0x08005aa9
 8005ad8:	08005b2d 	.word	0x08005b2d
 8005adc:	08005aa9 	.word	0x08005aa9
 8005ae0:	08005aa9 	.word	0x08005aa9
 8005ae4:	08005aa9 	.word	0x08005aa9
 8005ae8:	08005aa9 	.word	0x08005aa9
 8005aec:	08005c2d 	.word	0x08005c2d
 8005af0:	08005b57 	.word	0x08005b57
 8005af4:	08005be7 	.word	0x08005be7
 8005af8:	08005aa9 	.word	0x08005aa9
 8005afc:	08005aa9 	.word	0x08005aa9
 8005b00:	08005c4f 	.word	0x08005c4f
 8005b04:	08005aa9 	.word	0x08005aa9
 8005b08:	08005b57 	.word	0x08005b57
 8005b0c:	08005aa9 	.word	0x08005aa9
 8005b10:	08005aa9 	.word	0x08005aa9
 8005b14:	08005bef 	.word	0x08005bef
 8005b18:	6833      	ldr	r3, [r6, #0]
 8005b1a:	1d1a      	adds	r2, r3, #4
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	6032      	str	r2, [r6, #0]
 8005b20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e09d      	b.n	8005c68 <_printf_i+0x1e8>
 8005b2c:	6833      	ldr	r3, [r6, #0]
 8005b2e:	6820      	ldr	r0, [r4, #0]
 8005b30:	1d19      	adds	r1, r3, #4
 8005b32:	6031      	str	r1, [r6, #0]
 8005b34:	0606      	lsls	r6, r0, #24
 8005b36:	d501      	bpl.n	8005b3c <_printf_i+0xbc>
 8005b38:	681d      	ldr	r5, [r3, #0]
 8005b3a:	e003      	b.n	8005b44 <_printf_i+0xc4>
 8005b3c:	0645      	lsls	r5, r0, #25
 8005b3e:	d5fb      	bpl.n	8005b38 <_printf_i+0xb8>
 8005b40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b44:	2d00      	cmp	r5, #0
 8005b46:	da03      	bge.n	8005b50 <_printf_i+0xd0>
 8005b48:	232d      	movs	r3, #45	@ 0x2d
 8005b4a:	426d      	negs	r5, r5
 8005b4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b50:	4859      	ldr	r0, [pc, #356]	@ (8005cb8 <_printf_i+0x238>)
 8005b52:	230a      	movs	r3, #10
 8005b54:	e011      	b.n	8005b7a <_printf_i+0xfa>
 8005b56:	6821      	ldr	r1, [r4, #0]
 8005b58:	6833      	ldr	r3, [r6, #0]
 8005b5a:	0608      	lsls	r0, r1, #24
 8005b5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b60:	d402      	bmi.n	8005b68 <_printf_i+0xe8>
 8005b62:	0649      	lsls	r1, r1, #25
 8005b64:	bf48      	it	mi
 8005b66:	b2ad      	uxthmi	r5, r5
 8005b68:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b6a:	4853      	ldr	r0, [pc, #332]	@ (8005cb8 <_printf_i+0x238>)
 8005b6c:	6033      	str	r3, [r6, #0]
 8005b6e:	bf14      	ite	ne
 8005b70:	230a      	movne	r3, #10
 8005b72:	2308      	moveq	r3, #8
 8005b74:	2100      	movs	r1, #0
 8005b76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b7a:	6866      	ldr	r6, [r4, #4]
 8005b7c:	60a6      	str	r6, [r4, #8]
 8005b7e:	2e00      	cmp	r6, #0
 8005b80:	bfa2      	ittt	ge
 8005b82:	6821      	ldrge	r1, [r4, #0]
 8005b84:	f021 0104 	bicge.w	r1, r1, #4
 8005b88:	6021      	strge	r1, [r4, #0]
 8005b8a:	b90d      	cbnz	r5, 8005b90 <_printf_i+0x110>
 8005b8c:	2e00      	cmp	r6, #0
 8005b8e:	d04b      	beq.n	8005c28 <_printf_i+0x1a8>
 8005b90:	4616      	mov	r6, r2
 8005b92:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b96:	fb03 5711 	mls	r7, r3, r1, r5
 8005b9a:	5dc7      	ldrb	r7, [r0, r7]
 8005b9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ba0:	462f      	mov	r7, r5
 8005ba2:	42bb      	cmp	r3, r7
 8005ba4:	460d      	mov	r5, r1
 8005ba6:	d9f4      	bls.n	8005b92 <_printf_i+0x112>
 8005ba8:	2b08      	cmp	r3, #8
 8005baa:	d10b      	bne.n	8005bc4 <_printf_i+0x144>
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	07df      	lsls	r7, r3, #31
 8005bb0:	d508      	bpl.n	8005bc4 <_printf_i+0x144>
 8005bb2:	6923      	ldr	r3, [r4, #16]
 8005bb4:	6861      	ldr	r1, [r4, #4]
 8005bb6:	4299      	cmp	r1, r3
 8005bb8:	bfde      	ittt	le
 8005bba:	2330      	movle	r3, #48	@ 0x30
 8005bbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005bc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005bc4:	1b92      	subs	r2, r2, r6
 8005bc6:	6122      	str	r2, [r4, #16]
 8005bc8:	f8cd a000 	str.w	sl, [sp]
 8005bcc:	464b      	mov	r3, r9
 8005bce:	aa03      	add	r2, sp, #12
 8005bd0:	4621      	mov	r1, r4
 8005bd2:	4640      	mov	r0, r8
 8005bd4:	f7ff fee6 	bl	80059a4 <_printf_common>
 8005bd8:	3001      	adds	r0, #1
 8005bda:	d14a      	bne.n	8005c72 <_printf_i+0x1f2>
 8005bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8005be0:	b004      	add	sp, #16
 8005be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be6:	6823      	ldr	r3, [r4, #0]
 8005be8:	f043 0320 	orr.w	r3, r3, #32
 8005bec:	6023      	str	r3, [r4, #0]
 8005bee:	4833      	ldr	r0, [pc, #204]	@ (8005cbc <_printf_i+0x23c>)
 8005bf0:	2778      	movs	r7, #120	@ 0x78
 8005bf2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	6831      	ldr	r1, [r6, #0]
 8005bfa:	061f      	lsls	r7, r3, #24
 8005bfc:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c00:	d402      	bmi.n	8005c08 <_printf_i+0x188>
 8005c02:	065f      	lsls	r7, r3, #25
 8005c04:	bf48      	it	mi
 8005c06:	b2ad      	uxthmi	r5, r5
 8005c08:	6031      	str	r1, [r6, #0]
 8005c0a:	07d9      	lsls	r1, r3, #31
 8005c0c:	bf44      	itt	mi
 8005c0e:	f043 0320 	orrmi.w	r3, r3, #32
 8005c12:	6023      	strmi	r3, [r4, #0]
 8005c14:	b11d      	cbz	r5, 8005c1e <_printf_i+0x19e>
 8005c16:	2310      	movs	r3, #16
 8005c18:	e7ac      	b.n	8005b74 <_printf_i+0xf4>
 8005c1a:	4827      	ldr	r0, [pc, #156]	@ (8005cb8 <_printf_i+0x238>)
 8005c1c:	e7e9      	b.n	8005bf2 <_printf_i+0x172>
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	f023 0320 	bic.w	r3, r3, #32
 8005c24:	6023      	str	r3, [r4, #0]
 8005c26:	e7f6      	b.n	8005c16 <_printf_i+0x196>
 8005c28:	4616      	mov	r6, r2
 8005c2a:	e7bd      	b.n	8005ba8 <_printf_i+0x128>
 8005c2c:	6833      	ldr	r3, [r6, #0]
 8005c2e:	6825      	ldr	r5, [r4, #0]
 8005c30:	6961      	ldr	r1, [r4, #20]
 8005c32:	1d18      	adds	r0, r3, #4
 8005c34:	6030      	str	r0, [r6, #0]
 8005c36:	062e      	lsls	r6, r5, #24
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	d501      	bpl.n	8005c40 <_printf_i+0x1c0>
 8005c3c:	6019      	str	r1, [r3, #0]
 8005c3e:	e002      	b.n	8005c46 <_printf_i+0x1c6>
 8005c40:	0668      	lsls	r0, r5, #25
 8005c42:	d5fb      	bpl.n	8005c3c <_printf_i+0x1bc>
 8005c44:	8019      	strh	r1, [r3, #0]
 8005c46:	2300      	movs	r3, #0
 8005c48:	6123      	str	r3, [r4, #16]
 8005c4a:	4616      	mov	r6, r2
 8005c4c:	e7bc      	b.n	8005bc8 <_printf_i+0x148>
 8005c4e:	6833      	ldr	r3, [r6, #0]
 8005c50:	1d1a      	adds	r2, r3, #4
 8005c52:	6032      	str	r2, [r6, #0]
 8005c54:	681e      	ldr	r6, [r3, #0]
 8005c56:	6862      	ldr	r2, [r4, #4]
 8005c58:	2100      	movs	r1, #0
 8005c5a:	4630      	mov	r0, r6
 8005c5c:	f7fa fac0 	bl	80001e0 <memchr>
 8005c60:	b108      	cbz	r0, 8005c66 <_printf_i+0x1e6>
 8005c62:	1b80      	subs	r0, r0, r6
 8005c64:	6060      	str	r0, [r4, #4]
 8005c66:	6863      	ldr	r3, [r4, #4]
 8005c68:	6123      	str	r3, [r4, #16]
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c70:	e7aa      	b.n	8005bc8 <_printf_i+0x148>
 8005c72:	6923      	ldr	r3, [r4, #16]
 8005c74:	4632      	mov	r2, r6
 8005c76:	4649      	mov	r1, r9
 8005c78:	4640      	mov	r0, r8
 8005c7a:	47d0      	blx	sl
 8005c7c:	3001      	adds	r0, #1
 8005c7e:	d0ad      	beq.n	8005bdc <_printf_i+0x15c>
 8005c80:	6823      	ldr	r3, [r4, #0]
 8005c82:	079b      	lsls	r3, r3, #30
 8005c84:	d413      	bmi.n	8005cae <_printf_i+0x22e>
 8005c86:	68e0      	ldr	r0, [r4, #12]
 8005c88:	9b03      	ldr	r3, [sp, #12]
 8005c8a:	4298      	cmp	r0, r3
 8005c8c:	bfb8      	it	lt
 8005c8e:	4618      	movlt	r0, r3
 8005c90:	e7a6      	b.n	8005be0 <_printf_i+0x160>
 8005c92:	2301      	movs	r3, #1
 8005c94:	4632      	mov	r2, r6
 8005c96:	4649      	mov	r1, r9
 8005c98:	4640      	mov	r0, r8
 8005c9a:	47d0      	blx	sl
 8005c9c:	3001      	adds	r0, #1
 8005c9e:	d09d      	beq.n	8005bdc <_printf_i+0x15c>
 8005ca0:	3501      	adds	r5, #1
 8005ca2:	68e3      	ldr	r3, [r4, #12]
 8005ca4:	9903      	ldr	r1, [sp, #12]
 8005ca6:	1a5b      	subs	r3, r3, r1
 8005ca8:	42ab      	cmp	r3, r5
 8005caa:	dcf2      	bgt.n	8005c92 <_printf_i+0x212>
 8005cac:	e7eb      	b.n	8005c86 <_printf_i+0x206>
 8005cae:	2500      	movs	r5, #0
 8005cb0:	f104 0619 	add.w	r6, r4, #25
 8005cb4:	e7f5      	b.n	8005ca2 <_printf_i+0x222>
 8005cb6:	bf00      	nop
 8005cb8:	080060e5 	.word	0x080060e5
 8005cbc:	080060f6 	.word	0x080060f6

08005cc0 <__sflush_r>:
 8005cc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc8:	0716      	lsls	r6, r2, #28
 8005cca:	4605      	mov	r5, r0
 8005ccc:	460c      	mov	r4, r1
 8005cce:	d454      	bmi.n	8005d7a <__sflush_r+0xba>
 8005cd0:	684b      	ldr	r3, [r1, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	dc02      	bgt.n	8005cdc <__sflush_r+0x1c>
 8005cd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	dd48      	ble.n	8005d6e <__sflush_r+0xae>
 8005cdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cde:	2e00      	cmp	r6, #0
 8005ce0:	d045      	beq.n	8005d6e <__sflush_r+0xae>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005ce8:	682f      	ldr	r7, [r5, #0]
 8005cea:	6a21      	ldr	r1, [r4, #32]
 8005cec:	602b      	str	r3, [r5, #0]
 8005cee:	d030      	beq.n	8005d52 <__sflush_r+0x92>
 8005cf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005cf2:	89a3      	ldrh	r3, [r4, #12]
 8005cf4:	0759      	lsls	r1, r3, #29
 8005cf6:	d505      	bpl.n	8005d04 <__sflush_r+0x44>
 8005cf8:	6863      	ldr	r3, [r4, #4]
 8005cfa:	1ad2      	subs	r2, r2, r3
 8005cfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005cfe:	b10b      	cbz	r3, 8005d04 <__sflush_r+0x44>
 8005d00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d02:	1ad2      	subs	r2, r2, r3
 8005d04:	2300      	movs	r3, #0
 8005d06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d08:	6a21      	ldr	r1, [r4, #32]
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	47b0      	blx	r6
 8005d0e:	1c43      	adds	r3, r0, #1
 8005d10:	89a3      	ldrh	r3, [r4, #12]
 8005d12:	d106      	bne.n	8005d22 <__sflush_r+0x62>
 8005d14:	6829      	ldr	r1, [r5, #0]
 8005d16:	291d      	cmp	r1, #29
 8005d18:	d82b      	bhi.n	8005d72 <__sflush_r+0xb2>
 8005d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8005dc4 <__sflush_r+0x104>)
 8005d1c:	410a      	asrs	r2, r1
 8005d1e:	07d6      	lsls	r6, r2, #31
 8005d20:	d427      	bmi.n	8005d72 <__sflush_r+0xb2>
 8005d22:	2200      	movs	r2, #0
 8005d24:	6062      	str	r2, [r4, #4]
 8005d26:	04d9      	lsls	r1, r3, #19
 8005d28:	6922      	ldr	r2, [r4, #16]
 8005d2a:	6022      	str	r2, [r4, #0]
 8005d2c:	d504      	bpl.n	8005d38 <__sflush_r+0x78>
 8005d2e:	1c42      	adds	r2, r0, #1
 8005d30:	d101      	bne.n	8005d36 <__sflush_r+0x76>
 8005d32:	682b      	ldr	r3, [r5, #0]
 8005d34:	b903      	cbnz	r3, 8005d38 <__sflush_r+0x78>
 8005d36:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d3a:	602f      	str	r7, [r5, #0]
 8005d3c:	b1b9      	cbz	r1, 8005d6e <__sflush_r+0xae>
 8005d3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d42:	4299      	cmp	r1, r3
 8005d44:	d002      	beq.n	8005d4c <__sflush_r+0x8c>
 8005d46:	4628      	mov	r0, r5
 8005d48:	f7ff fca0 	bl	800568c <_free_r>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d50:	e00d      	b.n	8005d6e <__sflush_r+0xae>
 8005d52:	2301      	movs	r3, #1
 8005d54:	4628      	mov	r0, r5
 8005d56:	47b0      	blx	r6
 8005d58:	4602      	mov	r2, r0
 8005d5a:	1c50      	adds	r0, r2, #1
 8005d5c:	d1c9      	bne.n	8005cf2 <__sflush_r+0x32>
 8005d5e:	682b      	ldr	r3, [r5, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d0c6      	beq.n	8005cf2 <__sflush_r+0x32>
 8005d64:	2b1d      	cmp	r3, #29
 8005d66:	d001      	beq.n	8005d6c <__sflush_r+0xac>
 8005d68:	2b16      	cmp	r3, #22
 8005d6a:	d11e      	bne.n	8005daa <__sflush_r+0xea>
 8005d6c:	602f      	str	r7, [r5, #0]
 8005d6e:	2000      	movs	r0, #0
 8005d70:	e022      	b.n	8005db8 <__sflush_r+0xf8>
 8005d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d76:	b21b      	sxth	r3, r3
 8005d78:	e01b      	b.n	8005db2 <__sflush_r+0xf2>
 8005d7a:	690f      	ldr	r7, [r1, #16]
 8005d7c:	2f00      	cmp	r7, #0
 8005d7e:	d0f6      	beq.n	8005d6e <__sflush_r+0xae>
 8005d80:	0793      	lsls	r3, r2, #30
 8005d82:	680e      	ldr	r6, [r1, #0]
 8005d84:	bf08      	it	eq
 8005d86:	694b      	ldreq	r3, [r1, #20]
 8005d88:	600f      	str	r7, [r1, #0]
 8005d8a:	bf18      	it	ne
 8005d8c:	2300      	movne	r3, #0
 8005d8e:	eba6 0807 	sub.w	r8, r6, r7
 8005d92:	608b      	str	r3, [r1, #8]
 8005d94:	f1b8 0f00 	cmp.w	r8, #0
 8005d98:	dde9      	ble.n	8005d6e <__sflush_r+0xae>
 8005d9a:	6a21      	ldr	r1, [r4, #32]
 8005d9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d9e:	4643      	mov	r3, r8
 8005da0:	463a      	mov	r2, r7
 8005da2:	4628      	mov	r0, r5
 8005da4:	47b0      	blx	r6
 8005da6:	2800      	cmp	r0, #0
 8005da8:	dc08      	bgt.n	8005dbc <__sflush_r+0xfc>
 8005daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005db2:	81a3      	strh	r3, [r4, #12]
 8005db4:	f04f 30ff 	mov.w	r0, #4294967295
 8005db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dbc:	4407      	add	r7, r0
 8005dbe:	eba8 0800 	sub.w	r8, r8, r0
 8005dc2:	e7e7      	b.n	8005d94 <__sflush_r+0xd4>
 8005dc4:	dfbffffe 	.word	0xdfbffffe

08005dc8 <_fflush_r>:
 8005dc8:	b538      	push	{r3, r4, r5, lr}
 8005dca:	690b      	ldr	r3, [r1, #16]
 8005dcc:	4605      	mov	r5, r0
 8005dce:	460c      	mov	r4, r1
 8005dd0:	b913      	cbnz	r3, 8005dd8 <_fflush_r+0x10>
 8005dd2:	2500      	movs	r5, #0
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	bd38      	pop	{r3, r4, r5, pc}
 8005dd8:	b118      	cbz	r0, 8005de2 <_fflush_r+0x1a>
 8005dda:	6a03      	ldr	r3, [r0, #32]
 8005ddc:	b90b      	cbnz	r3, 8005de2 <_fflush_r+0x1a>
 8005dde:	f7ff fb2f 	bl	8005440 <__sinit>
 8005de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d0f3      	beq.n	8005dd2 <_fflush_r+0xa>
 8005dea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005dec:	07d0      	lsls	r0, r2, #31
 8005dee:	d404      	bmi.n	8005dfa <_fflush_r+0x32>
 8005df0:	0599      	lsls	r1, r3, #22
 8005df2:	d402      	bmi.n	8005dfa <_fflush_r+0x32>
 8005df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005df6:	f7ff fc38 	bl	800566a <__retarget_lock_acquire_recursive>
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	4621      	mov	r1, r4
 8005dfe:	f7ff ff5f 	bl	8005cc0 <__sflush_r>
 8005e02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e04:	07da      	lsls	r2, r3, #31
 8005e06:	4605      	mov	r5, r0
 8005e08:	d4e4      	bmi.n	8005dd4 <_fflush_r+0xc>
 8005e0a:	89a3      	ldrh	r3, [r4, #12]
 8005e0c:	059b      	lsls	r3, r3, #22
 8005e0e:	d4e1      	bmi.n	8005dd4 <_fflush_r+0xc>
 8005e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e12:	f7ff fc2b 	bl	800566c <__retarget_lock_release_recursive>
 8005e16:	e7dd      	b.n	8005dd4 <_fflush_r+0xc>

08005e18 <__swbuf_r>:
 8005e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1a:	460e      	mov	r6, r1
 8005e1c:	4614      	mov	r4, r2
 8005e1e:	4605      	mov	r5, r0
 8005e20:	b118      	cbz	r0, 8005e2a <__swbuf_r+0x12>
 8005e22:	6a03      	ldr	r3, [r0, #32]
 8005e24:	b90b      	cbnz	r3, 8005e2a <__swbuf_r+0x12>
 8005e26:	f7ff fb0b 	bl	8005440 <__sinit>
 8005e2a:	69a3      	ldr	r3, [r4, #24]
 8005e2c:	60a3      	str	r3, [r4, #8]
 8005e2e:	89a3      	ldrh	r3, [r4, #12]
 8005e30:	071a      	lsls	r2, r3, #28
 8005e32:	d501      	bpl.n	8005e38 <__swbuf_r+0x20>
 8005e34:	6923      	ldr	r3, [r4, #16]
 8005e36:	b943      	cbnz	r3, 8005e4a <__swbuf_r+0x32>
 8005e38:	4621      	mov	r1, r4
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f000 f82a 	bl	8005e94 <__swsetup_r>
 8005e40:	b118      	cbz	r0, 8005e4a <__swbuf_r+0x32>
 8005e42:	f04f 37ff 	mov.w	r7, #4294967295
 8005e46:	4638      	mov	r0, r7
 8005e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e4a:	6823      	ldr	r3, [r4, #0]
 8005e4c:	6922      	ldr	r2, [r4, #16]
 8005e4e:	1a98      	subs	r0, r3, r2
 8005e50:	6963      	ldr	r3, [r4, #20]
 8005e52:	b2f6      	uxtb	r6, r6
 8005e54:	4283      	cmp	r3, r0
 8005e56:	4637      	mov	r7, r6
 8005e58:	dc05      	bgt.n	8005e66 <__swbuf_r+0x4e>
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	f7ff ffb3 	bl	8005dc8 <_fflush_r>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	d1ed      	bne.n	8005e42 <__swbuf_r+0x2a>
 8005e66:	68a3      	ldr	r3, [r4, #8]
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	60a3      	str	r3, [r4, #8]
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	1c5a      	adds	r2, r3, #1
 8005e70:	6022      	str	r2, [r4, #0]
 8005e72:	701e      	strb	r6, [r3, #0]
 8005e74:	6962      	ldr	r2, [r4, #20]
 8005e76:	1c43      	adds	r3, r0, #1
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d004      	beq.n	8005e86 <__swbuf_r+0x6e>
 8005e7c:	89a3      	ldrh	r3, [r4, #12]
 8005e7e:	07db      	lsls	r3, r3, #31
 8005e80:	d5e1      	bpl.n	8005e46 <__swbuf_r+0x2e>
 8005e82:	2e0a      	cmp	r6, #10
 8005e84:	d1df      	bne.n	8005e46 <__swbuf_r+0x2e>
 8005e86:	4621      	mov	r1, r4
 8005e88:	4628      	mov	r0, r5
 8005e8a:	f7ff ff9d 	bl	8005dc8 <_fflush_r>
 8005e8e:	2800      	cmp	r0, #0
 8005e90:	d0d9      	beq.n	8005e46 <__swbuf_r+0x2e>
 8005e92:	e7d6      	b.n	8005e42 <__swbuf_r+0x2a>

08005e94 <__swsetup_r>:
 8005e94:	b538      	push	{r3, r4, r5, lr}
 8005e96:	4b29      	ldr	r3, [pc, #164]	@ (8005f3c <__swsetup_r+0xa8>)
 8005e98:	4605      	mov	r5, r0
 8005e9a:	6818      	ldr	r0, [r3, #0]
 8005e9c:	460c      	mov	r4, r1
 8005e9e:	b118      	cbz	r0, 8005ea8 <__swsetup_r+0x14>
 8005ea0:	6a03      	ldr	r3, [r0, #32]
 8005ea2:	b90b      	cbnz	r3, 8005ea8 <__swsetup_r+0x14>
 8005ea4:	f7ff facc 	bl	8005440 <__sinit>
 8005ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eac:	0719      	lsls	r1, r3, #28
 8005eae:	d422      	bmi.n	8005ef6 <__swsetup_r+0x62>
 8005eb0:	06da      	lsls	r2, r3, #27
 8005eb2:	d407      	bmi.n	8005ec4 <__swsetup_r+0x30>
 8005eb4:	2209      	movs	r2, #9
 8005eb6:	602a      	str	r2, [r5, #0]
 8005eb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ebc:	81a3      	strh	r3, [r4, #12]
 8005ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec2:	e033      	b.n	8005f2c <__swsetup_r+0x98>
 8005ec4:	0758      	lsls	r0, r3, #29
 8005ec6:	d512      	bpl.n	8005eee <__swsetup_r+0x5a>
 8005ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eca:	b141      	cbz	r1, 8005ede <__swsetup_r+0x4a>
 8005ecc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ed0:	4299      	cmp	r1, r3
 8005ed2:	d002      	beq.n	8005eda <__swsetup_r+0x46>
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	f7ff fbd9 	bl	800568c <_free_r>
 8005eda:	2300      	movs	r3, #0
 8005edc:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ee4:	81a3      	strh	r3, [r4, #12]
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	6063      	str	r3, [r4, #4]
 8005eea:	6923      	ldr	r3, [r4, #16]
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	89a3      	ldrh	r3, [r4, #12]
 8005ef0:	f043 0308 	orr.w	r3, r3, #8
 8005ef4:	81a3      	strh	r3, [r4, #12]
 8005ef6:	6923      	ldr	r3, [r4, #16]
 8005ef8:	b94b      	cbnz	r3, 8005f0e <__swsetup_r+0x7a>
 8005efa:	89a3      	ldrh	r3, [r4, #12]
 8005efc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f04:	d003      	beq.n	8005f0e <__swsetup_r+0x7a>
 8005f06:	4621      	mov	r1, r4
 8005f08:	4628      	mov	r0, r5
 8005f0a:	f000 f83f 	bl	8005f8c <__smakebuf_r>
 8005f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f12:	f013 0201 	ands.w	r2, r3, #1
 8005f16:	d00a      	beq.n	8005f2e <__swsetup_r+0x9a>
 8005f18:	2200      	movs	r2, #0
 8005f1a:	60a2      	str	r2, [r4, #8]
 8005f1c:	6962      	ldr	r2, [r4, #20]
 8005f1e:	4252      	negs	r2, r2
 8005f20:	61a2      	str	r2, [r4, #24]
 8005f22:	6922      	ldr	r2, [r4, #16]
 8005f24:	b942      	cbnz	r2, 8005f38 <__swsetup_r+0xa4>
 8005f26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f2a:	d1c5      	bne.n	8005eb8 <__swsetup_r+0x24>
 8005f2c:	bd38      	pop	{r3, r4, r5, pc}
 8005f2e:	0799      	lsls	r1, r3, #30
 8005f30:	bf58      	it	pl
 8005f32:	6962      	ldrpl	r2, [r4, #20]
 8005f34:	60a2      	str	r2, [r4, #8]
 8005f36:	e7f4      	b.n	8005f22 <__swsetup_r+0x8e>
 8005f38:	2000      	movs	r0, #0
 8005f3a:	e7f7      	b.n	8005f2c <__swsetup_r+0x98>
 8005f3c:	20000018 	.word	0x20000018

08005f40 <__swhatbuf_r>:
 8005f40:	b570      	push	{r4, r5, r6, lr}
 8005f42:	460c      	mov	r4, r1
 8005f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f48:	2900      	cmp	r1, #0
 8005f4a:	b096      	sub	sp, #88	@ 0x58
 8005f4c:	4615      	mov	r5, r2
 8005f4e:	461e      	mov	r6, r3
 8005f50:	da0d      	bge.n	8005f6e <__swhatbuf_r+0x2e>
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005f58:	f04f 0100 	mov.w	r1, #0
 8005f5c:	bf14      	ite	ne
 8005f5e:	2340      	movne	r3, #64	@ 0x40
 8005f60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005f64:	2000      	movs	r0, #0
 8005f66:	6031      	str	r1, [r6, #0]
 8005f68:	602b      	str	r3, [r5, #0]
 8005f6a:	b016      	add	sp, #88	@ 0x58
 8005f6c:	bd70      	pop	{r4, r5, r6, pc}
 8005f6e:	466a      	mov	r2, sp
 8005f70:	f000 f848 	bl	8006004 <_fstat_r>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	dbec      	blt.n	8005f52 <__swhatbuf_r+0x12>
 8005f78:	9901      	ldr	r1, [sp, #4]
 8005f7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005f7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005f82:	4259      	negs	r1, r3
 8005f84:	4159      	adcs	r1, r3
 8005f86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f8a:	e7eb      	b.n	8005f64 <__swhatbuf_r+0x24>

08005f8c <__smakebuf_r>:
 8005f8c:	898b      	ldrh	r3, [r1, #12]
 8005f8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f90:	079d      	lsls	r5, r3, #30
 8005f92:	4606      	mov	r6, r0
 8005f94:	460c      	mov	r4, r1
 8005f96:	d507      	bpl.n	8005fa8 <__smakebuf_r+0x1c>
 8005f98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005f9c:	6023      	str	r3, [r4, #0]
 8005f9e:	6123      	str	r3, [r4, #16]
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	6163      	str	r3, [r4, #20]
 8005fa4:	b003      	add	sp, #12
 8005fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fa8:	ab01      	add	r3, sp, #4
 8005faa:	466a      	mov	r2, sp
 8005fac:	f7ff ffc8 	bl	8005f40 <__swhatbuf_r>
 8005fb0:	9f00      	ldr	r7, [sp, #0]
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	4639      	mov	r1, r7
 8005fb6:	4630      	mov	r0, r6
 8005fb8:	f7ff f92a 	bl	8005210 <_malloc_r>
 8005fbc:	b948      	cbnz	r0, 8005fd2 <__smakebuf_r+0x46>
 8005fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fc2:	059a      	lsls	r2, r3, #22
 8005fc4:	d4ee      	bmi.n	8005fa4 <__smakebuf_r+0x18>
 8005fc6:	f023 0303 	bic.w	r3, r3, #3
 8005fca:	f043 0302 	orr.w	r3, r3, #2
 8005fce:	81a3      	strh	r3, [r4, #12]
 8005fd0:	e7e2      	b.n	8005f98 <__smakebuf_r+0xc>
 8005fd2:	89a3      	ldrh	r3, [r4, #12]
 8005fd4:	6020      	str	r0, [r4, #0]
 8005fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fda:	81a3      	strh	r3, [r4, #12]
 8005fdc:	9b01      	ldr	r3, [sp, #4]
 8005fde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005fe2:	b15b      	cbz	r3, 8005ffc <__smakebuf_r+0x70>
 8005fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fe8:	4630      	mov	r0, r6
 8005fea:	f000 f81d 	bl	8006028 <_isatty_r>
 8005fee:	b128      	cbz	r0, 8005ffc <__smakebuf_r+0x70>
 8005ff0:	89a3      	ldrh	r3, [r4, #12]
 8005ff2:	f023 0303 	bic.w	r3, r3, #3
 8005ff6:	f043 0301 	orr.w	r3, r3, #1
 8005ffa:	81a3      	strh	r3, [r4, #12]
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	431d      	orrs	r5, r3
 8006000:	81a5      	strh	r5, [r4, #12]
 8006002:	e7cf      	b.n	8005fa4 <__smakebuf_r+0x18>

08006004 <_fstat_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4d07      	ldr	r5, [pc, #28]	@ (8006024 <_fstat_r+0x20>)
 8006008:	2300      	movs	r3, #0
 800600a:	4604      	mov	r4, r0
 800600c:	4608      	mov	r0, r1
 800600e:	4611      	mov	r1, r2
 8006010:	602b      	str	r3, [r5, #0]
 8006012:	f7fa fb8c 	bl	800072e <_fstat>
 8006016:	1c43      	adds	r3, r0, #1
 8006018:	d102      	bne.n	8006020 <_fstat_r+0x1c>
 800601a:	682b      	ldr	r3, [r5, #0]
 800601c:	b103      	cbz	r3, 8006020 <_fstat_r+0x1c>
 800601e:	6023      	str	r3, [r4, #0]
 8006020:	bd38      	pop	{r3, r4, r5, pc}
 8006022:	bf00      	nop
 8006024:	20000524 	.word	0x20000524

08006028 <_isatty_r>:
 8006028:	b538      	push	{r3, r4, r5, lr}
 800602a:	4d06      	ldr	r5, [pc, #24]	@ (8006044 <_isatty_r+0x1c>)
 800602c:	2300      	movs	r3, #0
 800602e:	4604      	mov	r4, r0
 8006030:	4608      	mov	r0, r1
 8006032:	602b      	str	r3, [r5, #0]
 8006034:	f7fa fb8b 	bl	800074e <_isatty>
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d102      	bne.n	8006042 <_isatty_r+0x1a>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	b103      	cbz	r3, 8006042 <_isatty_r+0x1a>
 8006040:	6023      	str	r3, [r4, #0]
 8006042:	bd38      	pop	{r3, r4, r5, pc}
 8006044:	20000524 	.word	0x20000524

08006048 <_init>:
 8006048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604a:	bf00      	nop
 800604c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800604e:	bc08      	pop	{r3}
 8006050:	469e      	mov	lr, r3
 8006052:	4770      	bx	lr

08006054 <_fini>:
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	bf00      	nop
 8006058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605a:	bc08      	pop	{r3}
 800605c:	469e      	mov	lr, r3
 800605e:	4770      	bx	lr
