
---------- Begin Simulation Statistics ----------
final_tick                                90949834500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124607                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716300                       # Number of bytes of host memory used
host_op_rate                                   124856                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   802.52                       # Real time elapsed on the host
host_tick_rate                              113329926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090950                       # Number of seconds simulated
sim_ticks                                 90949834500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.818997                       # CPI: cycles per instruction
system.cpu.discardedOps                        197489                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        48916233                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.549754                       # IPC: instructions per cycle
system.cpu.numCycles                        181899669                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       132983436                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       351292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        707352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       500420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       150368                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1003514                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         150396                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397409                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642765                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83182                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112897                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110678                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.894978                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66042                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              395                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51605081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51605081                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51605586                       # number of overall hits
system.cpu.dcache.overall_hits::total        51605586                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       554471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         554471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       562385                       # number of overall misses
system.cpu.dcache.overall_misses::total        562385                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35286870500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35286870500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35286870500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35286870500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52159552                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52159552                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52167971                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52167971                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010780                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63640.606091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63640.606091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62745.042097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62745.042097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       233573                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3053                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.506060                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       395922                       # number of writebacks
system.cpu.dcache.writebacks::total            395922                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59967                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59967                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       494504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       502411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       502411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33158966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33158966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33833349999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33833349999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67055.001577                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67055.001577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67341.976985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67341.976985                       # average overall mshr miss latency
system.cpu.dcache.replacements                 500366                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40921005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40921005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       261492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        261492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14843140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14843140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41182497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41182497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56763.266180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56763.266180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       261481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       261481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14580893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14580893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55762.724634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55762.724634                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10684076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10684076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       292979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       292979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20443730500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20443730500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69778.825445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69778.825445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        59956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       233023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       233023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18578073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18578073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79726.351047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79726.351047                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    674383499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    674383499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85289.426963                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85289.426963                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2014.228875                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52108072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            502414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.715406                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2014.228875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983510                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983510                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209174602                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209174602                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703733                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555013                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057089                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235417                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235417                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235417                       # number of overall hits
system.cpu.icache.overall_hits::total        10235417                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53499500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53499500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53499500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53499500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236098                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78560.205580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78560.205580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78560.205580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78560.205580                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           52                       # number of writebacks
system.cpu.icache.writebacks::total                52                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52818500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52818500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77560.205580                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77560.205580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77560.205580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77560.205580                       # average overall mshr miss latency
system.cpu.icache.replacements                     52                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235417                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235417                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53499500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53499500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78560.205580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78560.205580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52818500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52818500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77560.205580                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77560.205580                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.790147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236098                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15030.980910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.790147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.498819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.498819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          629                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          522                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.614258                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40945073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40945073                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90949834500                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread28265.numOps               100199497                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               146987                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147007                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              146987                       # number of overall hits
system.l2.overall_hits::total                  147007                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             355428                       # number of demand (read+write) misses
system.l2.demand_misses::total                 356089                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            355428                       # number of overall misses
system.l2.overall_misses::total                356089                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51571000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31535096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31586667500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51571000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31535096500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31586667500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           502415                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               503096                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          502415                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              503096                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.707439                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707795                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.707439                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707795                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78019.667171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88724.288745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88704.417997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78019.667171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88724.288745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88704.417997                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              260857                       # number of writebacks
system.l2.writebacks::total                    260857                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        355423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            356084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       355423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           356084                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  27980548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28025509500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44961000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  27980548500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28025509500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.707429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.707785                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.707429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.707785                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68019.667171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78724.642187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78704.770504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68019.667171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78724.642187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78704.770504                       # average overall mshr miss latency
system.l2.replacements                         475228                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       395922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           395922                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       395922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       395922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        26438                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         26438                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             38793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38793                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          194230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              194230                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17820263000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17820263000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        233023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            233023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.833523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.833523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91748.252072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91748.252072                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       194230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         194230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15877973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15877973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.833523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81748.303558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81748.303558                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51571000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51571000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78019.667171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78019.667171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44961000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44961000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68019.667171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68019.667171                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        108194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            108194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       161198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          161198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  13714833500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13714833500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       269392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        269392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.598377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.598377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85080.667874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85080.667874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       161193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       161193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12102575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12102575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.598359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.598359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75081.272140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75081.272140                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4030.085482                       # Cycle average of tags in use
system.l2.tags.total_refs                      977016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    479324                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.038321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     607.283167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.738344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3410.063972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.148262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.832535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983908                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2868                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8507004                       # Number of tag accesses
system.l2.tags.data_accesses                  8507004                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    260856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    352428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010142278500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15494                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15494                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              965621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             245709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      356083                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260856                       # Number of write requests accepted
system.mem_ctrls.readBursts                    356083                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260856                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2994                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                356083                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260856                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  271284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.787982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.718830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.306269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          15298     98.73%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          163      1.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            8      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            9      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.834388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.797690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.131371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9677     62.46%     62.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              218      1.41%     63.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4286     27.66%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1135      7.33%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              159      1.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15494                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  191616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                22789312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16694784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    250.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90949733000                       # Total gap between requests
system.mem_ctrls.avgGap                     147420.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     22555392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     16693248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 465135.535788138222                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 247998164.306720077991                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 183543467.580471515656                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       355422                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       260856                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17883750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  13284721750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2157305472250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27055.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37377.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8270101.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     22747008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      22789312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     16694784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     16694784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       355422                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         356083                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       260856                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        260856                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       465136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    250104996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        250570132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       465136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       465136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    183560356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       183560356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    183560356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       465136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    250104996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       434130488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               353089                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              260832                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        23357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        15750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        16065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        16340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        17413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        17202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        14943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        17005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        17033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        16358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        16608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        16377                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6682186750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1765445000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13302605500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18924.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37674.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174093                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             120291                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       319525                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   122.964325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.621290                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   167.770733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       238866     74.76%     74.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        51781     16.21%     90.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6661      2.08%     93.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2937      0.92%     93.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10704      3.35%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          986      0.31%     97.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          785      0.25%     97.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          862      0.27%     98.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5943      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       319525                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              22597696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           16693248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              248.463300                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              183.543468                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               47.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1155144900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       613958895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1262837520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     684937080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7178995200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28667184420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10783949760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   50347007775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   553.568987                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27763380750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3036800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  60149653750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1126349280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       598638480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1258217940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     676605960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7178995200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28976902470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10523134560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   50338843890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.479225                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  27084124750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3036800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  60828909750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             161854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260856                       # Transaction distribution
system.membus.trans_dist::CleanEvict            90413                       # Transaction distribution
system.membus.trans_dist::ReadExReq            194229                       # Transaction distribution
system.membus.trans_dist::ReadExResp           194229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        161854                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1063435                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1063435                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     39484096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                39484096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            356083                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  356083    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              356083                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1813692500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1939659250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            270073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       656779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           52                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          318815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           233023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          233022                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       269392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1414                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1505195                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1506609                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     57493504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               57540416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          475228                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16694848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           978324                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.153814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360850                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 827872     84.62%     84.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 150424     15.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     28      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             978324                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90949834500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          897731000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         753623495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
