// Seed: 1490694117
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1'b0)
  );
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1
);
  logic [7:0] id_3;
  assign id_3[1'h0] = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 ();
  if (id_1 == 1) begin : LABEL_0
    if (1 & id_1) begin : LABEL_0
      genvar id_2;
    end
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
