Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 30 13:24:16 2021
| Host         : chromatic running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                   | 46         |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction     | 1          |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 4          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[0] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[10] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[11] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[12] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[13] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[1] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[8] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[9] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[0] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[1] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on exp_p_tri_io[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led_o[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led_o[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led_o[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led_o[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 563 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 111)
Previous Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 111)
Previous Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 111)
Previous Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 111)
Previous Source: /home/koko/git/DSP/cfg/ports.xdc (Line: 99)
Related violations: <none>


