// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tancalc_tancalc,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-fsgd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433000,HLS_SYN_LAT=7209,HLS_SYN_TPT=none,HLS_SYN_MEM=1200,HLS_SYN_DSP=0,HLS_SYN_FF=125052,HLS_SYN_LUT=158199,HLS_VERSION=2019_1}" *)

module tancalc_tancalc (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_V;
wire   [63:0] output_V;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [0:0] gmem0_ARID;
reg   [31:0] gmem0_ARLEN;
reg   [2:0] gmem0_ARSIZE;
reg   [1:0] gmem0_ARBURST;
reg   [1:0] gmem0_ARLOCK;
reg   [3:0] gmem0_ARCACHE;
reg   [2:0] gmem0_ARPROT;
reg   [3:0] gmem0_ARQOS;
reg   [3:0] gmem0_ARREGION;
reg   [0:0] gmem0_ARUSER;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
reg    gmem1_AWVALID;
wire    gmem1_AWREADY;
reg    gmem1_WVALID;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
reg    gmem1_BREADY;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
reg   [57:0] output_V3_reg_959;
reg   [57:0] input_V1_reg_964;
wire   [2:0] cmpr_chunk_num_fu_332_p2;
reg   [2:0] cmpr_chunk_num_reg_973;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln92_fu_326_p2;
wire   [5:0] shl_ln_fu_470_p3;
reg   [5:0] shl_ln_reg_1138;
reg   [1023:0] cmpr_local_0_V_reg_1143;
wire    ap_CS_fsm_state3;
wire    grp_data_read_1_fu_266_ap_ready;
wire    grp_data_read_1_fu_266_ap_done;
reg   [1023:0] cmpr_local_1_V_reg_1148;
reg   [1023:0] cmpr_local_2_V_reg_1153;
reg   [1023:0] cmpr_local_3_V_reg_1158;
reg   [1023:0] cmpr_local_4_V_reg_1163;
reg   [1023:0] cmpr_local_5_V_reg_1168;
reg   [1023:0] cmpr_local_6_V_reg_1173;
reg   [1023:0] cmpr_local_7_V_reg_1178;
reg   [1023:0] cmpr_local_8_V_reg_1183;
reg   [1023:0] cmpr_local_9_V_reg_1188;
reg   [1023:0] cmpr_local_10_V_reg_1193;
reg   [1023:0] cmpr_local_11_V_reg_1198;
reg   [1023:0] cmpr_local_12_V_reg_1203;
reg   [1023:0] cmpr_local_13_V_reg_1208;
reg   [1023:0] cmpr_local_14_V_reg_1213;
reg   [1023:0] cmpr_local_15_V_reg_1218;
reg   [10:0] cmprpop_local_0_V_reg_1223;
reg   [10:0] cmprpop_local_1_V_reg_1228;
reg   [10:0] cmprpop_local_2_V_reg_1233;
reg   [10:0] cmprpop_local_3_V_reg_1238;
reg   [10:0] cmprpop_local_4_V_reg_1243;
reg   [10:0] cmprpop_local_5_V_reg_1248;
reg   [10:0] cmprpop_local_6_V_reg_1253;
reg   [10:0] cmprpop_local_7_V_reg_1258;
reg   [10:0] cmprpop_local_8_V_reg_1263;
reg   [10:0] cmprpop_local_9_V_reg_1268;
reg   [10:0] cmprpop_local_10_V_reg_1273;
reg   [10:0] cmprpop_local_11_V_reg_1278;
reg   [10:0] cmprpop_local_12_V_reg_1283;
reg   [10:0] cmprpop_local_13_V_reg_1288;
reg   [10:0] cmprpop_local_14_V_reg_1293;
reg   [9:0] cmprpop_local_15_V_reg_1298;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WVALID;
wire   [511:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WDATA;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WVALID;
wire   [511:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WDATA;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_222_ap_start;
wire    grp_dataflow_parent_loop_proc_fu_222_ap_done;
wire    grp_dataflow_parent_loop_proc_fu_222_ap_ready;
wire    grp_dataflow_parent_loop_proc_fu_222_ap_idle;
reg    grp_dataflow_parent_loop_proc_fu_222_ap_continue;
wire    grp_data_read_1_fu_266_ap_start;
wire    grp_data_read_1_fu_266_ap_idle;
wire    grp_data_read_1_fu_266_m_axi_input_V_AWVALID;
wire   [63:0] grp_data_read_1_fu_266_m_axi_input_V_AWADDR;
wire   [0:0] grp_data_read_1_fu_266_m_axi_input_V_AWID;
wire   [31:0] grp_data_read_1_fu_266_m_axi_input_V_AWLEN;
wire   [2:0] grp_data_read_1_fu_266_m_axi_input_V_AWSIZE;
wire   [1:0] grp_data_read_1_fu_266_m_axi_input_V_AWBURST;
wire   [1:0] grp_data_read_1_fu_266_m_axi_input_V_AWLOCK;
wire   [3:0] grp_data_read_1_fu_266_m_axi_input_V_AWCACHE;
wire   [2:0] grp_data_read_1_fu_266_m_axi_input_V_AWPROT;
wire   [3:0] grp_data_read_1_fu_266_m_axi_input_V_AWQOS;
wire   [3:0] grp_data_read_1_fu_266_m_axi_input_V_AWREGION;
wire   [0:0] grp_data_read_1_fu_266_m_axi_input_V_AWUSER;
wire    grp_data_read_1_fu_266_m_axi_input_V_WVALID;
wire   [511:0] grp_data_read_1_fu_266_m_axi_input_V_WDATA;
wire   [63:0] grp_data_read_1_fu_266_m_axi_input_V_WSTRB;
wire    grp_data_read_1_fu_266_m_axi_input_V_WLAST;
wire   [0:0] grp_data_read_1_fu_266_m_axi_input_V_WID;
wire   [0:0] grp_data_read_1_fu_266_m_axi_input_V_WUSER;
wire    grp_data_read_1_fu_266_m_axi_input_V_ARVALID;
wire   [63:0] grp_data_read_1_fu_266_m_axi_input_V_ARADDR;
wire   [0:0] grp_data_read_1_fu_266_m_axi_input_V_ARID;
wire   [31:0] grp_data_read_1_fu_266_m_axi_input_V_ARLEN;
wire   [2:0] grp_data_read_1_fu_266_m_axi_input_V_ARSIZE;
wire   [1:0] grp_data_read_1_fu_266_m_axi_input_V_ARBURST;
wire   [1:0] grp_data_read_1_fu_266_m_axi_input_V_ARLOCK;
wire   [3:0] grp_data_read_1_fu_266_m_axi_input_V_ARCACHE;
wire   [2:0] grp_data_read_1_fu_266_m_axi_input_V_ARPROT;
wire   [3:0] grp_data_read_1_fu_266_m_axi_input_V_ARQOS;
wire   [3:0] grp_data_read_1_fu_266_m_axi_input_V_ARREGION;
wire   [0:0] grp_data_read_1_fu_266_m_axi_input_V_ARUSER;
wire    grp_data_read_1_fu_266_m_axi_input_V_RREADY;
wire    grp_data_read_1_fu_266_m_axi_input_V_BREADY;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_0;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_1;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_2;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_3;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_4;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_5;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_6;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_7;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_8;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_9;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_10;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_11;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_12;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_13;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_14;
wire   [1023:0] grp_data_read_1_fu_266_ap_return_15;
wire   [10:0] grp_data_read_1_fu_266_ap_return_16;
wire   [10:0] grp_data_read_1_fu_266_ap_return_17;
wire   [10:0] grp_data_read_1_fu_266_ap_return_18;
wire   [10:0] grp_data_read_1_fu_266_ap_return_19;
wire   [10:0] grp_data_read_1_fu_266_ap_return_20;
wire   [10:0] grp_data_read_1_fu_266_ap_return_21;
wire   [10:0] grp_data_read_1_fu_266_ap_return_22;
wire   [10:0] grp_data_read_1_fu_266_ap_return_23;
wire   [10:0] grp_data_read_1_fu_266_ap_return_24;
wire   [10:0] grp_data_read_1_fu_266_ap_return_25;
wire   [10:0] grp_data_read_1_fu_266_ap_return_26;
wire   [10:0] grp_data_read_1_fu_266_ap_return_27;
wire   [10:0] grp_data_read_1_fu_266_ap_return_28;
wire   [10:0] grp_data_read_1_fu_266_ap_return_29;
wire   [10:0] grp_data_read_1_fu_266_ap_return_30;
wire   [9:0] grp_data_read_1_fu_266_ap_return_31;
reg   [2:0] cmpr_chunk_num_0_i_reg_210;
wire    ap_CS_fsm_state5;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_done;
reg    ap_block_state5_on_subcall_done;
reg    grp_dataflow_parent_loop_proc_fu_222_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done;
reg    grp_data_read_1_fu_266_ap_start_reg;
reg   [1023:0] cmpr_local_0_V_1_fu_70;
reg   [1023:0] cmpr_local_1_V_1_fu_74;
reg   [1023:0] cmpr_local_2_V_1_fu_78;
reg   [1023:0] cmpr_local_3_V_1_fu_82;
reg   [1023:0] cmpr_local_4_V_1_fu_86;
reg   [1023:0] cmpr_local_5_V_1_fu_90;
reg   [1023:0] cmpr_local_6_V_1_fu_94;
reg   [1023:0] cmpr_local_7_V_1_fu_98;
reg   [1023:0] cmpr_local_8_V_1_fu_102;
reg   [1023:0] cmpr_local_9_V_1_fu_106;
reg   [1023:0] cmpr_local_10_V_1_fu_110;
reg   [1023:0] cmpr_local_11_V_1_fu_114;
reg   [1023:0] cmpr_local_12_V_1_fu_118;
reg   [1023:0] cmpr_local_13_V_1_fu_122;
reg   [1023:0] cmpr_local_14_V_1_fu_126;
reg   [1023:0] cmpr_local_15_V_1_fu_130;
reg   [10:0] cmprpop_local_0_V_1_fu_134;
reg   [10:0] cmprpop_local_1_V_1_fu_138;
reg   [10:0] cmprpop_local_2_V_1_fu_142;
reg   [10:0] cmprpop_local_3_V_1_fu_146;
reg   [10:0] cmprpop_local_4_V_1_fu_150;
reg   [10:0] cmprpop_local_5_V_1_fu_154;
reg   [10:0] cmprpop_local_6_V_1_fu_158;
reg   [10:0] cmprpop_local_7_V_1_fu_162;
reg   [10:0] cmprpop_local_8_V_1_fu_166;
reg   [10:0] cmprpop_local_9_V_1_fu_170;
reg   [10:0] cmprpop_local_10_V_1_fu_174;
reg   [10:0] cmprpop_local_11_V_1_fu_178;
reg   [10:0] cmprpop_local_12_V_1_fu_182;
reg   [10:0] cmprpop_local_13_V_1_fu_186;
reg   [10:0] cmprpop_local_14_V_1_fu_190;
reg   [9:0] cmprpop_local_15_V_1_fu_194;
wire   [1:0] trunc_ln93_fu_466_p1;
reg   [4:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_CS_fsm = 5'd1;
#0 grp_dataflow_parent_loop_proc_fu_222_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done = 1'b0;
#0 grp_data_read_1_fu_266_ap_start_reg = 1'b0;
end

tancalc_tancalc_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
tancalc_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .input_V(input_V),
    .output_V(output_V)
);

tancalc_tancalc_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
tancalc_gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARID(gmem0_ARID),
    .I_ARLEN(gmem0_ARLEN),
    .I_ARSIZE(gmem0_ARSIZE),
    .I_ARLOCK(gmem0_ARLOCK),
    .I_ARCACHE(gmem0_ARCACHE),
    .I_ARQOS(gmem0_ARQOS),
    .I_ARPROT(gmem0_ARPROT),
    .I_ARUSER(gmem0_ARUSER),
    .I_ARBURST(gmem0_ARBURST),
    .I_ARREGION(gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

tancalc_tancalc_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
tancalc_gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWADDR),
    .I_AWID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWID),
    .I_AWLEN(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWLEN),
    .I_AWSIZE(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWSIZE),
    .I_AWLOCK(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWLOCK),
    .I_AWCACHE(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWCACHE),
    .I_AWQOS(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWQOS),
    .I_AWPROT(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWPROT),
    .I_AWUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWUSER),
    .I_AWBURST(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWBURST),
    .I_AWREGION(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWREGION),
    .I_WVALID(gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WDATA),
    .I_WID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WID),
    .I_WUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WUSER),
    .I_WLAST(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WLAST),
    .I_WSTRB(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(gmem1_BREADY),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

tancalc_dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_222(
    .m_axi_input_V_AWVALID(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWVALID),
    .m_axi_input_V_AWREADY(1'b0),
    .m_axi_input_V_AWADDR(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWADDR),
    .m_axi_input_V_AWID(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWID),
    .m_axi_input_V_AWLEN(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWLEN),
    .m_axi_input_V_AWSIZE(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWSIZE),
    .m_axi_input_V_AWBURST(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWBURST),
    .m_axi_input_V_AWLOCK(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWLOCK),
    .m_axi_input_V_AWCACHE(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWCACHE),
    .m_axi_input_V_AWPROT(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWPROT),
    .m_axi_input_V_AWQOS(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWQOS),
    .m_axi_input_V_AWREGION(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWREGION),
    .m_axi_input_V_AWUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_AWUSER),
    .m_axi_input_V_WVALID(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WVALID),
    .m_axi_input_V_WREADY(1'b0),
    .m_axi_input_V_WDATA(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WDATA),
    .m_axi_input_V_WSTRB(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WSTRB),
    .m_axi_input_V_WLAST(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WLAST),
    .m_axi_input_V_WID(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WID),
    .m_axi_input_V_WUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_WUSER),
    .m_axi_input_V_ARVALID(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARVALID),
    .m_axi_input_V_ARREADY(gmem0_ARREADY),
    .m_axi_input_V_ARADDR(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARADDR),
    .m_axi_input_V_ARID(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARID),
    .m_axi_input_V_ARLEN(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARLEN),
    .m_axi_input_V_ARSIZE(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARSIZE),
    .m_axi_input_V_ARBURST(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARBURST),
    .m_axi_input_V_ARLOCK(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARLOCK),
    .m_axi_input_V_ARCACHE(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARCACHE),
    .m_axi_input_V_ARPROT(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARPROT),
    .m_axi_input_V_ARQOS(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARQOS),
    .m_axi_input_V_ARREGION(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARREGION),
    .m_axi_input_V_ARUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARUSER),
    .m_axi_input_V_RVALID(gmem0_RVALID),
    .m_axi_input_V_RREADY(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_RREADY),
    .m_axi_input_V_RDATA(gmem0_RDATA),
    .m_axi_input_V_RLAST(gmem0_RLAST),
    .m_axi_input_V_RID(gmem0_RID),
    .m_axi_input_V_RUSER(gmem0_RUSER),
    .m_axi_input_V_RRESP(gmem0_RRESP),
    .m_axi_input_V_BVALID(1'b0),
    .m_axi_input_V_BREADY(grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_BREADY),
    .m_axi_input_V_BRESP(2'd0),
    .m_axi_input_V_BID(1'd0),
    .m_axi_input_V_BUSER(1'd0),
    .input_V_offset(input_V1_reg_964),
    .p_read(cmpr_local_0_V_reg_1143),
    .p_read1(cmpr_local_1_V_reg_1148),
    .p_read2(cmpr_local_2_V_reg_1153),
    .p_read3(cmpr_local_3_V_reg_1158),
    .p_read4(cmpr_local_4_V_reg_1163),
    .p_read5(cmpr_local_5_V_reg_1168),
    .p_read6(cmpr_local_6_V_reg_1173),
    .p_read7(cmpr_local_7_V_reg_1178),
    .p_read8(cmpr_local_8_V_reg_1183),
    .p_read9(cmpr_local_9_V_reg_1188),
    .p_read10(cmpr_local_10_V_reg_1193),
    .p_read11(cmpr_local_11_V_reg_1198),
    .p_read12(cmpr_local_12_V_reg_1203),
    .p_read13(cmpr_local_13_V_reg_1208),
    .p_read14(cmpr_local_14_V_reg_1213),
    .p_read15(cmpr_local_15_V_reg_1218),
    .p_read16(cmprpop_local_0_V_reg_1223),
    .p_read17(cmprpop_local_1_V_reg_1228),
    .p_read18(cmprpop_local_2_V_reg_1233),
    .p_read19(cmprpop_local_3_V_reg_1238),
    .p_read20(cmprpop_local_4_V_reg_1243),
    .p_read21(cmprpop_local_5_V_reg_1248),
    .p_read22(cmprpop_local_6_V_reg_1253),
    .p_read23(cmprpop_local_7_V_reg_1258),
    .p_read24(cmprpop_local_8_V_reg_1263),
    .p_read25(cmprpop_local_9_V_reg_1268),
    .p_read26(cmprpop_local_10_V_reg_1273),
    .p_read27(cmprpop_local_11_V_reg_1278),
    .p_read28(cmprpop_local_12_V_reg_1283),
    .p_read29(cmprpop_local_13_V_reg_1288),
    .p_read30(cmprpop_local_14_V_reg_1293),
    .p_read31(cmprpop_local_15_V_reg_1298),
    .m_axi_output_V_AWVALID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWVALID),
    .m_axi_output_V_AWREADY(gmem1_AWREADY),
    .m_axi_output_V_AWADDR(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWADDR),
    .m_axi_output_V_AWID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWID),
    .m_axi_output_V_AWLEN(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWLEN),
    .m_axi_output_V_AWSIZE(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWSIZE),
    .m_axi_output_V_AWBURST(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWBURST),
    .m_axi_output_V_AWLOCK(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWLOCK),
    .m_axi_output_V_AWCACHE(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWCACHE),
    .m_axi_output_V_AWPROT(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWPROT),
    .m_axi_output_V_AWQOS(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWQOS),
    .m_axi_output_V_AWREGION(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWREGION),
    .m_axi_output_V_AWUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWUSER),
    .m_axi_output_V_WVALID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WVALID),
    .m_axi_output_V_WREADY(gmem1_WREADY),
    .m_axi_output_V_WDATA(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WDATA),
    .m_axi_output_V_WSTRB(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WSTRB),
    .m_axi_output_V_WLAST(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WLAST),
    .m_axi_output_V_WID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WID),
    .m_axi_output_V_WUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WUSER),
    .m_axi_output_V_ARVALID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARVALID),
    .m_axi_output_V_ARREADY(1'b0),
    .m_axi_output_V_ARADDR(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARADDR),
    .m_axi_output_V_ARID(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARID),
    .m_axi_output_V_ARLEN(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARLEN),
    .m_axi_output_V_ARSIZE(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARSIZE),
    .m_axi_output_V_ARBURST(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARBURST),
    .m_axi_output_V_ARLOCK(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARLOCK),
    .m_axi_output_V_ARCACHE(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARCACHE),
    .m_axi_output_V_ARPROT(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARPROT),
    .m_axi_output_V_ARQOS(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARQOS),
    .m_axi_output_V_ARREGION(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARREGION),
    .m_axi_output_V_ARUSER(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_ARUSER),
    .m_axi_output_V_RVALID(1'b0),
    .m_axi_output_V_RREADY(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_RREADY),
    .m_axi_output_V_RDATA(512'd0),
    .m_axi_output_V_RLAST(1'b0),
    .m_axi_output_V_RID(1'd0),
    .m_axi_output_V_RUSER(1'd0),
    .m_axi_output_V_RRESP(2'd0),
    .m_axi_output_V_BVALID(gmem1_BVALID),
    .m_axi_output_V_BREADY(grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_BREADY),
    .m_axi_output_V_BRESP(gmem1_BRESP),
    .m_axi_output_V_BID(gmem1_BID),
    .m_axi_output_V_BUSER(gmem1_BUSER),
    .output_V_offset(output_V3_reg_959),
    .cmpr_chunk_num_0_i(cmpr_chunk_num_0_i_reg_210),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input_V_offset_ap_vld(1'b1),
    .p_read_ap_vld(1'b1),
    .p_read1_ap_vld(1'b1),
    .p_read2_ap_vld(1'b1),
    .p_read3_ap_vld(1'b1),
    .p_read4_ap_vld(1'b1),
    .p_read5_ap_vld(1'b1),
    .p_read6_ap_vld(1'b1),
    .p_read7_ap_vld(1'b1),
    .p_read8_ap_vld(1'b1),
    .p_read9_ap_vld(1'b1),
    .p_read10_ap_vld(1'b1),
    .p_read11_ap_vld(1'b1),
    .p_read12_ap_vld(1'b1),
    .p_read13_ap_vld(1'b1),
    .p_read14_ap_vld(1'b1),
    .p_read15_ap_vld(1'b1),
    .p_read16_ap_vld(1'b1),
    .p_read17_ap_vld(1'b1),
    .p_read18_ap_vld(1'b1),
    .p_read19_ap_vld(1'b1),
    .p_read20_ap_vld(1'b1),
    .p_read21_ap_vld(1'b1),
    .p_read22_ap_vld(1'b1),
    .p_read23_ap_vld(1'b1),
    .p_read24_ap_vld(1'b1),
    .p_read25_ap_vld(1'b1),
    .p_read26_ap_vld(1'b1),
    .p_read27_ap_vld(1'b1),
    .p_read28_ap_vld(1'b1),
    .p_read29_ap_vld(1'b1),
    .p_read30_ap_vld(1'b1),
    .p_read31_ap_vld(1'b1),
    .output_V_offset_ap_vld(1'b1),
    .cmpr_chunk_num_0_i_ap_vld(1'b1),
    .ap_start(grp_dataflow_parent_loop_proc_fu_222_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc_fu_222_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc_fu_222_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc_fu_222_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc_fu_222_ap_continue)
);

tancalc_data_read_1 grp_data_read_1_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_data_read_1_fu_266_ap_start),
    .ap_done(grp_data_read_1_fu_266_ap_done),
    .ap_idle(grp_data_read_1_fu_266_ap_idle),
    .ap_ready(grp_data_read_1_fu_266_ap_ready),
    .m_axi_input_V_AWVALID(grp_data_read_1_fu_266_m_axi_input_V_AWVALID),
    .m_axi_input_V_AWREADY(1'b0),
    .m_axi_input_V_AWADDR(grp_data_read_1_fu_266_m_axi_input_V_AWADDR),
    .m_axi_input_V_AWID(grp_data_read_1_fu_266_m_axi_input_V_AWID),
    .m_axi_input_V_AWLEN(grp_data_read_1_fu_266_m_axi_input_V_AWLEN),
    .m_axi_input_V_AWSIZE(grp_data_read_1_fu_266_m_axi_input_V_AWSIZE),
    .m_axi_input_V_AWBURST(grp_data_read_1_fu_266_m_axi_input_V_AWBURST),
    .m_axi_input_V_AWLOCK(grp_data_read_1_fu_266_m_axi_input_V_AWLOCK),
    .m_axi_input_V_AWCACHE(grp_data_read_1_fu_266_m_axi_input_V_AWCACHE),
    .m_axi_input_V_AWPROT(grp_data_read_1_fu_266_m_axi_input_V_AWPROT),
    .m_axi_input_V_AWQOS(grp_data_read_1_fu_266_m_axi_input_V_AWQOS),
    .m_axi_input_V_AWREGION(grp_data_read_1_fu_266_m_axi_input_V_AWREGION),
    .m_axi_input_V_AWUSER(grp_data_read_1_fu_266_m_axi_input_V_AWUSER),
    .m_axi_input_V_WVALID(grp_data_read_1_fu_266_m_axi_input_V_WVALID),
    .m_axi_input_V_WREADY(1'b0),
    .m_axi_input_V_WDATA(grp_data_read_1_fu_266_m_axi_input_V_WDATA),
    .m_axi_input_V_WSTRB(grp_data_read_1_fu_266_m_axi_input_V_WSTRB),
    .m_axi_input_V_WLAST(grp_data_read_1_fu_266_m_axi_input_V_WLAST),
    .m_axi_input_V_WID(grp_data_read_1_fu_266_m_axi_input_V_WID),
    .m_axi_input_V_WUSER(grp_data_read_1_fu_266_m_axi_input_V_WUSER),
    .m_axi_input_V_ARVALID(grp_data_read_1_fu_266_m_axi_input_V_ARVALID),
    .m_axi_input_V_ARREADY(gmem0_ARREADY),
    .m_axi_input_V_ARADDR(grp_data_read_1_fu_266_m_axi_input_V_ARADDR),
    .m_axi_input_V_ARID(grp_data_read_1_fu_266_m_axi_input_V_ARID),
    .m_axi_input_V_ARLEN(grp_data_read_1_fu_266_m_axi_input_V_ARLEN),
    .m_axi_input_V_ARSIZE(grp_data_read_1_fu_266_m_axi_input_V_ARSIZE),
    .m_axi_input_V_ARBURST(grp_data_read_1_fu_266_m_axi_input_V_ARBURST),
    .m_axi_input_V_ARLOCK(grp_data_read_1_fu_266_m_axi_input_V_ARLOCK),
    .m_axi_input_V_ARCACHE(grp_data_read_1_fu_266_m_axi_input_V_ARCACHE),
    .m_axi_input_V_ARPROT(grp_data_read_1_fu_266_m_axi_input_V_ARPROT),
    .m_axi_input_V_ARQOS(grp_data_read_1_fu_266_m_axi_input_V_ARQOS),
    .m_axi_input_V_ARREGION(grp_data_read_1_fu_266_m_axi_input_V_ARREGION),
    .m_axi_input_V_ARUSER(grp_data_read_1_fu_266_m_axi_input_V_ARUSER),
    .m_axi_input_V_RVALID(gmem0_RVALID),
    .m_axi_input_V_RREADY(grp_data_read_1_fu_266_m_axi_input_V_RREADY),
    .m_axi_input_V_RDATA(gmem0_RDATA),
    .m_axi_input_V_RLAST(gmem0_RLAST),
    .m_axi_input_V_RID(gmem0_RID),
    .m_axi_input_V_RUSER(gmem0_RUSER),
    .m_axi_input_V_RRESP(gmem0_RRESP),
    .m_axi_input_V_BVALID(1'b0),
    .m_axi_input_V_BREADY(grp_data_read_1_fu_266_m_axi_input_V_BREADY),
    .m_axi_input_V_BRESP(2'd0),
    .m_axi_input_V_BID(1'd0),
    .m_axi_input_V_BUSER(1'd0),
    .input_V_offset(input_V1_reg_964),
    .data_local_0_V_read(cmpr_local_0_V_1_fu_70),
    .data_local_1_V_read(cmpr_local_1_V_1_fu_74),
    .data_local_2_V_read(cmpr_local_2_V_1_fu_78),
    .data_local_3_V_read(cmpr_local_3_V_1_fu_82),
    .data_local_4_V_read(cmpr_local_4_V_1_fu_86),
    .data_local_5_V_read(cmpr_local_5_V_1_fu_90),
    .data_local_6_V_read(cmpr_local_6_V_1_fu_94),
    .data_local_7_V_read(cmpr_local_7_V_1_fu_98),
    .data_local_8_V_read(cmpr_local_8_V_1_fu_102),
    .data_local_9_V_read(cmpr_local_9_V_1_fu_106),
    .data_local_10_V_read(cmpr_local_10_V_1_fu_110),
    .data_local_11_V_read(cmpr_local_11_V_1_fu_114),
    .data_local_12_V_read(cmpr_local_12_V_1_fu_118),
    .data_local_13_V_read(cmpr_local_13_V_1_fu_122),
    .data_local_14_V_read(cmpr_local_14_V_1_fu_126),
    .data_local_15_V_read(cmpr_local_15_V_1_fu_130),
    .datapop_local_0_V_read(cmprpop_local_0_V_1_fu_134),
    .datapop_local_1_V_read(cmprpop_local_1_V_1_fu_138),
    .datapop_local_2_V_read(cmprpop_local_2_V_1_fu_142),
    .datapop_local_3_V_read(cmprpop_local_3_V_1_fu_146),
    .datapop_local_4_V_read(cmprpop_local_4_V_1_fu_150),
    .datapop_local_5_V_read(cmprpop_local_5_V_1_fu_154),
    .datapop_local_6_V_read(cmprpop_local_6_V_1_fu_158),
    .datapop_local_7_V_read(cmprpop_local_7_V_1_fu_162),
    .datapop_local_8_V_read(cmprpop_local_8_V_1_fu_166),
    .datapop_local_9_V_read(cmprpop_local_9_V_1_fu_170),
    .datapop_local_10_V_read(cmprpop_local_10_V_1_fu_174),
    .datapop_local_11_V_read(cmprpop_local_11_V_1_fu_178),
    .datapop_local_12_V_read(cmprpop_local_12_V_1_fu_182),
    .datapop_local_13_V_read(cmprpop_local_13_V_1_fu_186),
    .datapop_local_14_V_read(cmprpop_local_14_V_1_fu_190),
    .datapop_local_15_V_read(cmprpop_local_15_V_1_fu_194),
    .chunk_num(shl_ln_reg_1138),
    .ap_return_0(grp_data_read_1_fu_266_ap_return_0),
    .ap_return_1(grp_data_read_1_fu_266_ap_return_1),
    .ap_return_2(grp_data_read_1_fu_266_ap_return_2),
    .ap_return_3(grp_data_read_1_fu_266_ap_return_3),
    .ap_return_4(grp_data_read_1_fu_266_ap_return_4),
    .ap_return_5(grp_data_read_1_fu_266_ap_return_5),
    .ap_return_6(grp_data_read_1_fu_266_ap_return_6),
    .ap_return_7(grp_data_read_1_fu_266_ap_return_7),
    .ap_return_8(grp_data_read_1_fu_266_ap_return_8),
    .ap_return_9(grp_data_read_1_fu_266_ap_return_9),
    .ap_return_10(grp_data_read_1_fu_266_ap_return_10),
    .ap_return_11(grp_data_read_1_fu_266_ap_return_11),
    .ap_return_12(grp_data_read_1_fu_266_ap_return_12),
    .ap_return_13(grp_data_read_1_fu_266_ap_return_13),
    .ap_return_14(grp_data_read_1_fu_266_ap_return_14),
    .ap_return_15(grp_data_read_1_fu_266_ap_return_15),
    .ap_return_16(grp_data_read_1_fu_266_ap_return_16),
    .ap_return_17(grp_data_read_1_fu_266_ap_return_17),
    .ap_return_18(grp_data_read_1_fu_266_ap_return_18),
    .ap_return_19(grp_data_read_1_fu_266_ap_return_19),
    .ap_return_20(grp_data_read_1_fu_266_ap_return_20),
    .ap_return_21(grp_data_read_1_fu_266_ap_return_21),
    .ap_return_22(grp_data_read_1_fu_266_ap_return_22),
    .ap_return_23(grp_data_read_1_fu_266_ap_return_23),
    .ap_return_24(grp_data_read_1_fu_266_ap_return_24),
    .ap_return_25(grp_data_read_1_fu_266_ap_return_25),
    .ap_return_26(grp_data_read_1_fu_266_ap_return_26),
    .ap_return_27(grp_data_read_1_fu_266_ap_return_27),
    .ap_return_28(grp_data_read_1_fu_266_ap_return_28),
    .ap_return_29(grp_data_read_1_fu_266_ap_return_29),
    .ap_return_30(grp_data_read_1_fu_266_ap_return_30),
    .ap_return_31(grp_data_read_1_fu_266_ap_return_31)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_222_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_222_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_data_read_1_fu_266_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_data_read_1_fu_266_ap_start_reg <= 1'b1;
        end else if ((grp_data_read_1_fu_266_ap_ready == 1'b1)) begin
            grp_data_read_1_fu_266_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dataflow_parent_loop_proc_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | ((ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_dataflow_parent_loop_proc_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc_fu_222_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        cmpr_chunk_num_0_i_reg_210 <= cmpr_chunk_num_reg_973;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        cmpr_chunk_num_0_i_reg_210 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmpr_chunk_num_reg_973 <= cmpr_chunk_num_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_data_read_1_fu_266_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cmpr_local_0_V_1_fu_70 <= grp_data_read_1_fu_266_ap_return_0;
        cmpr_local_0_V_reg_1143 <= grp_data_read_1_fu_266_ap_return_0;
        cmpr_local_10_V_1_fu_110 <= grp_data_read_1_fu_266_ap_return_10;
        cmpr_local_10_V_reg_1193 <= grp_data_read_1_fu_266_ap_return_10;
        cmpr_local_11_V_1_fu_114 <= grp_data_read_1_fu_266_ap_return_11;
        cmpr_local_11_V_reg_1198 <= grp_data_read_1_fu_266_ap_return_11;
        cmpr_local_12_V_1_fu_118 <= grp_data_read_1_fu_266_ap_return_12;
        cmpr_local_12_V_reg_1203 <= grp_data_read_1_fu_266_ap_return_12;
        cmpr_local_13_V_1_fu_122 <= grp_data_read_1_fu_266_ap_return_13;
        cmpr_local_13_V_reg_1208 <= grp_data_read_1_fu_266_ap_return_13;
        cmpr_local_14_V_1_fu_126 <= grp_data_read_1_fu_266_ap_return_14;
        cmpr_local_14_V_reg_1213 <= grp_data_read_1_fu_266_ap_return_14;
        cmpr_local_15_V_1_fu_130 <= grp_data_read_1_fu_266_ap_return_15;
        cmpr_local_15_V_reg_1218 <= grp_data_read_1_fu_266_ap_return_15;
        cmpr_local_1_V_1_fu_74 <= grp_data_read_1_fu_266_ap_return_1;
        cmpr_local_1_V_reg_1148 <= grp_data_read_1_fu_266_ap_return_1;
        cmpr_local_2_V_1_fu_78 <= grp_data_read_1_fu_266_ap_return_2;
        cmpr_local_2_V_reg_1153 <= grp_data_read_1_fu_266_ap_return_2;
        cmpr_local_3_V_1_fu_82 <= grp_data_read_1_fu_266_ap_return_3;
        cmpr_local_3_V_reg_1158 <= grp_data_read_1_fu_266_ap_return_3;
        cmpr_local_4_V_1_fu_86 <= grp_data_read_1_fu_266_ap_return_4;
        cmpr_local_4_V_reg_1163 <= grp_data_read_1_fu_266_ap_return_4;
        cmpr_local_5_V_1_fu_90 <= grp_data_read_1_fu_266_ap_return_5;
        cmpr_local_5_V_reg_1168 <= grp_data_read_1_fu_266_ap_return_5;
        cmpr_local_6_V_1_fu_94 <= grp_data_read_1_fu_266_ap_return_6;
        cmpr_local_6_V_reg_1173 <= grp_data_read_1_fu_266_ap_return_6;
        cmpr_local_7_V_1_fu_98 <= grp_data_read_1_fu_266_ap_return_7;
        cmpr_local_7_V_reg_1178 <= grp_data_read_1_fu_266_ap_return_7;
        cmpr_local_8_V_1_fu_102 <= grp_data_read_1_fu_266_ap_return_8;
        cmpr_local_8_V_reg_1183 <= grp_data_read_1_fu_266_ap_return_8;
        cmpr_local_9_V_1_fu_106 <= grp_data_read_1_fu_266_ap_return_9;
        cmpr_local_9_V_reg_1188 <= grp_data_read_1_fu_266_ap_return_9;
        cmprpop_local_0_V_1_fu_134 <= grp_data_read_1_fu_266_ap_return_16;
        cmprpop_local_0_V_reg_1223 <= grp_data_read_1_fu_266_ap_return_16;
        cmprpop_local_10_V_1_fu_174 <= grp_data_read_1_fu_266_ap_return_26;
        cmprpop_local_10_V_reg_1273 <= grp_data_read_1_fu_266_ap_return_26;
        cmprpop_local_11_V_1_fu_178 <= grp_data_read_1_fu_266_ap_return_27;
        cmprpop_local_11_V_reg_1278 <= grp_data_read_1_fu_266_ap_return_27;
        cmprpop_local_12_V_1_fu_182 <= grp_data_read_1_fu_266_ap_return_28;
        cmprpop_local_12_V_reg_1283 <= grp_data_read_1_fu_266_ap_return_28;
        cmprpop_local_13_V_1_fu_186 <= grp_data_read_1_fu_266_ap_return_29;
        cmprpop_local_13_V_reg_1288 <= grp_data_read_1_fu_266_ap_return_29;
        cmprpop_local_14_V_1_fu_190 <= grp_data_read_1_fu_266_ap_return_30;
        cmprpop_local_14_V_reg_1293 <= grp_data_read_1_fu_266_ap_return_30;
        cmprpop_local_15_V_1_fu_194 <= grp_data_read_1_fu_266_ap_return_31;
        cmprpop_local_15_V_reg_1298 <= grp_data_read_1_fu_266_ap_return_31;
        cmprpop_local_1_V_1_fu_138 <= grp_data_read_1_fu_266_ap_return_17;
        cmprpop_local_1_V_reg_1228 <= grp_data_read_1_fu_266_ap_return_17;
        cmprpop_local_2_V_1_fu_142 <= grp_data_read_1_fu_266_ap_return_18;
        cmprpop_local_2_V_reg_1233 <= grp_data_read_1_fu_266_ap_return_18;
        cmprpop_local_3_V_1_fu_146 <= grp_data_read_1_fu_266_ap_return_19;
        cmprpop_local_3_V_reg_1238 <= grp_data_read_1_fu_266_ap_return_19;
        cmprpop_local_4_V_1_fu_150 <= grp_data_read_1_fu_266_ap_return_20;
        cmprpop_local_4_V_reg_1243 <= grp_data_read_1_fu_266_ap_return_20;
        cmprpop_local_5_V_1_fu_154 <= grp_data_read_1_fu_266_ap_return_21;
        cmprpop_local_5_V_reg_1248 <= grp_data_read_1_fu_266_ap_return_21;
        cmprpop_local_6_V_1_fu_158 <= grp_data_read_1_fu_266_ap_return_22;
        cmprpop_local_6_V_reg_1253 <= grp_data_read_1_fu_266_ap_return_22;
        cmprpop_local_7_V_1_fu_162 <= grp_data_read_1_fu_266_ap_return_23;
        cmprpop_local_7_V_reg_1258 <= grp_data_read_1_fu_266_ap_return_23;
        cmprpop_local_8_V_1_fu_166 <= grp_data_read_1_fu_266_ap_return_24;
        cmprpop_local_8_V_reg_1263 <= grp_data_read_1_fu_266_ap_return_24;
        cmprpop_local_9_V_1_fu_170 <= grp_data_read_1_fu_266_ap_return_25;
        cmprpop_local_9_V_reg_1268 <= grp_data_read_1_fu_266_ap_return_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        input_V1_reg_964 <= {{input_V[63:6]}};
        output_V3_reg_959 <= {{output_V[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln_reg_1138[5 : 4] <= shl_ln_fu_470_p3[5 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln92_fu_326_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln92_fu_326_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARADDR = grp_data_read_1_fu_266_m_axi_input_V_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARADDR = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARBURST = grp_data_read_1_fu_266_m_axi_input_V_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARBURST = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARBURST;
    end else begin
        gmem0_ARBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARCACHE = grp_data_read_1_fu_266_m_axi_input_V_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARCACHE = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARCACHE;
    end else begin
        gmem0_ARCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARID = grp_data_read_1_fu_266_m_axi_input_V_ARID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARID = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARID;
    end else begin
        gmem0_ARID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARLEN = grp_data_read_1_fu_266_m_axi_input_V_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARLEN = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARLOCK = grp_data_read_1_fu_266_m_axi_input_V_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARLOCK = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARLOCK;
    end else begin
        gmem0_ARLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARPROT = grp_data_read_1_fu_266_m_axi_input_V_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARPROT = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARPROT;
    end else begin
        gmem0_ARPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARQOS = grp_data_read_1_fu_266_m_axi_input_V_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARQOS = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARQOS;
    end else begin
        gmem0_ARQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARREGION = grp_data_read_1_fu_266_m_axi_input_V_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARREGION = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARREGION;
    end else begin
        gmem0_ARREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARSIZE = grp_data_read_1_fu_266_m_axi_input_V_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARSIZE = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARSIZE;
    end else begin
        gmem0_ARSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARUSER = grp_data_read_1_fu_266_m_axi_input_V_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARUSER = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARUSER;
    end else begin
        gmem0_ARUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_ARVALID = grp_data_read_1_fu_266_m_axi_input_V_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_ARVALID = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln92_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem0_RREADY = grp_data_read_1_fu_266_m_axi_input_V_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_RREADY = grp_dataflow_parent_loop_proc_fu_222_m_axi_input_V_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem1_AWVALID = grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_AWVALID;
    end else begin
        gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem1_BREADY = grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_BREADY;
    end else begin
        gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem1_WVALID = grp_dataflow_parent_loop_proc_fu_222_m_axi_output_V_WVALID;
    end else begin
        gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_dataflow_parent_loop_proc_fu_222_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc_fu_222_ap_continue = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln92_fu_326_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_data_read_1_fu_266_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_ready & ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_done) == 1'b0);
end

assign ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_done = (grp_dataflow_parent_loop_proc_fu_222_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_ready = (grp_dataflow_parent_loop_proc_fu_222_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready);

assign cmpr_chunk_num_fu_332_p2 = (cmpr_chunk_num_0_i_reg_210 + 3'd1);

assign grp_data_read_1_fu_266_ap_start = grp_data_read_1_fu_266_ap_start_reg;

assign grp_dataflow_parent_loop_proc_fu_222_ap_start = grp_dataflow_parent_loop_proc_fu_222_ap_start_reg;

assign icmp_ln92_fu_326_p2 = ((cmpr_chunk_num_0_i_reg_210 == 3'd4) ? 1'b1 : 1'b0);

assign shl_ln_fu_470_p3 = {{trunc_ln93_fu_466_p1}, {4'd0}};

assign trunc_ln93_fu_466_p1 = cmpr_chunk_num_0_i_reg_210[1:0];

always @ (posedge ap_clk) begin
    shl_ln_reg_1138[3:0] <= 4'b0000;
end

endmodule //tancalc_tancalc
