Synthesis report for project T35_ADDR_LINES_TEST1
Generated at: Dec 12, 2022 22:53:50
Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : T35_ADDR_LINES_TEST1_top
### ### File List (begin) ### ### ###
C:\s100projects\T35_ADDR_LINES_TEST1\T35_ADDR_LINES_TEST1\T35_ADDR_LINES_TEST1_top.v
### ### File List (end) ### ### ###

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 0
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 1
SR signal <n56_2>, number of controlling flip flops: 27
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                      FFs        ADDs        LUTs      RAMs DSP/MULTs
---------------------------------------------------         ---        ----        ----      ---- ---------
T35_ADDR_LINES_TEST1_top:T35_ADDR_LINES_TEST1_top        27(27)      26(26)      10(10)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
 pSYNC             27              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T35F400
project : T35_ADDR_LINES_TEST1
project-xml : C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1.xml
root : T35_ADDR_LINES_TEST1_top
I : C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1
output-dir : C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/outflow
work-dir : C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/work_syn
write-efx-verilog : C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/outflow/T35_ADDR_LINES_TEST1.map.v
binary-db : C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1.vdb
insert-ios : 0
max-carry-cascade : 480
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	4
OUTPUT PORTS    : 	45

EFX_ADD         : 	26
EFX_LUT4        : 	10
   1-2  Inputs  : 	10
   3    Inputs  : 	0
   4    Inputs  : 	0
EFX_FF          : 	27
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 0s
Elapsed synthesis time : 1s
