* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Mar 18 2025 09:13:05

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  40
    LUTs:                 53
    RAMs:                 0
    IOBs:                 4
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 53/7680
        Combinational Logic Cells: 13       out of   7680      0.169271%
        Sequential Logic Cells:    40       out of   7680      0.520833%
        Logic Tiles:               13       out of   960       1.35417%
    Registers: 
        Logic Registers:           40       out of   7680      0.520833%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   63        3.1746%
        Output Pins:               2        out of   63        3.1746%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   18        5.55556%
    Bank 1: 2        out of   15        13.3333%
    Bank 0: 1        out of   17        5.88235%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name       
    ----------  ---------  -----------  -------  -------  -----------    -----------       
    C9          Input      SB_LVCMOS    No       1        Simple Input   RST_N             
    D3          Input      SB_LVCMOS    No       3        Simple Input   CLK               

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name       
    ----------  ---------  -----------  -------  -------  -----------    -----------       
    A9          Output     SB_LVCMOS    No       1        Simple Output  ENdin             
    B8          Output     SB_LVCMOS    No       0        Simple Output  generated_signal  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name  
    -------------  -------  ---------  ------  -----------  
    4              3        IO         40      CLK_c_g      
    6              3                   25      RST_N_c_i_g  
