

================================================================
== Vitis HLS Report for 'cnn_Pipeline_clone_for_rows_clone_for_cols'
================================================================
* Date:           Mon Mar 27 10:48:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903|  9.030 us|  9.030 us|  903|  903|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clone_for_rows_clone_for_cols  |      901|      901|         3|          1|          1|   900|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i10 %indvar_flatten6" [cnn.cc:146]   --->   Operation 13 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.70ns)   --->   "%icmp_ln146 = icmp_eq  i10 %indvar_flatten6_load, i10 900" [cnn.cc:146]   --->   Operation 15 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.12ns)   --->   "%add_ln146_1 = add i10 %indvar_flatten6_load, i10 1" [cnn.cc:146]   --->   Operation 16 'add' 'add_ln146_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.inc35, void %load-store-loop37.preheader.exitStub" [cnn.cc:146]   --->   Operation 17 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [cnn.cc:148]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [cnn.cc:146]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.86ns)   --->   "%add_ln146 = add i5 %i_load, i5 1" [cnn.cc:146]   --->   Operation 20 'add' 'add_ln146' <Predicate = (!icmp_ln146)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.44ns)   --->   "%icmp_ln148 = icmp_eq  i5 %j_load, i5 30" [cnn.cc:148]   --->   Operation 21 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln146)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "%select_ln146 = select i1 %icmp_ln148, i5 0, i5 %j_load" [cnn.cc:146]   --->   Operation 22 'select' 'select_ln146' <Predicate = (!icmp_ln146)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.21ns)   --->   "%select_ln146_1 = select i1 %icmp_ln148, i5 %add_ln146, i5 %i_load" [cnn.cc:146]   --->   Operation 23 'select' 'select_ln146_1' <Predicate = (!icmp_ln146)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln146_1, i5 0" [cnn.cc:150]   --->   Operation 24 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln146_1, i1 0" [cnn.cc:150]   --->   Operation 25 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i6 %tmp_54" [cnn.cc:150]   --->   Operation 26 'zext' 'zext_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln150 = sub i10 %tmp_53, i10 %zext_ln150" [cnn.cc:150]   --->   Operation 27 'sub' 'sub_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i5 %select_ln146" [cnn.cc:150]   --->   Operation 28 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%add_ln150 = add i10 %sub_ln150, i10 %zext_ln150_1" [cnn.cc:150]   --->   Operation 29 'add' 'add_ln150' <Predicate = (!icmp_ln146)> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (1.86ns)   --->   "%add_ln148 = add i5 %select_ln146, i5 1" [cnn.cc:148]   --->   Operation 30 'add' 'add_ln148' <Predicate = (!icmp_ln146)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln148 = store i10 %add_ln146_1, i10 %indvar_flatten6" [cnn.cc:148]   --->   Operation 31 'store' 'store_ln148' <Predicate = (!icmp_ln146)> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln148 = store i5 %select_ln146_1, i5 %i" [cnn.cc:148]   --->   Operation 32 'store' 'store_ln148' <Predicate = (!icmp_ln146)> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln148 = store i5 %add_ln148, i5 %j" [cnn.cc:148]   --->   Operation 33 'store' 'store_ln148' <Predicate = (!icmp_ln146)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i10 %add_ln150" [cnn.cc:150]   --->   Operation 34 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln150_2" [cnn.cc:150]   --->   Operation 35 'getelementptr' 'pad_img_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%value = load i10 %pad_img_addr" [cnn.cc:150]   --->   Operation 36 'load' 'value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.51>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @clone_for_rows_clone_for_cols_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%pad_img1_addr = getelementptr i32 %pad_img1, i64 0, i64 %zext_ln150_2" [cnn.cc:151]   --->   Operation 40 'getelementptr' 'pad_img1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%pad_img2_addr = getelementptr i32 %pad_img2, i64 0, i64 %zext_ln150_2" [cnn.cc:152]   --->   Operation 41 'getelementptr' 'pad_img2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%pad_img3_addr = getelementptr i32 %pad_img3, i64 0, i64 %zext_ln150_2" [cnn.cc:153]   --->   Operation 42 'getelementptr' 'pad_img3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%pad_img4_addr = getelementptr i32 %pad_img4, i64 0, i64 %zext_ln150_2" [cnn.cc:154]   --->   Operation 43 'getelementptr' 'pad_img4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%pad_img5_addr = getelementptr i32 %pad_img5, i64 0, i64 %zext_ln150_2" [cnn.cc:155]   --->   Operation 44 'getelementptr' 'pad_img5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%pad_img6_addr = getelementptr i32 %pad_img6, i64 0, i64 %zext_ln150_2" [cnn.cc:156]   --->   Operation 45 'getelementptr' 'pad_img6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%pad_img7_addr = getelementptr i32 %pad_img7, i64 0, i64 %zext_ln150_2" [cnn.cc:157]   --->   Operation 46 'getelementptr' 'pad_img7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [cnn.cc:148]   --->   Operation 47 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%value = load i10 %pad_img_addr" [cnn.cc:150]   --->   Operation 48 'load' 'value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln151 = store i32 %value, i10 %pad_img1_addr" [cnn.cc:151]   --->   Operation 49 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln152 = store i32 %value, i10 %pad_img2_addr" [cnn.cc:152]   --->   Operation 50 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln153 = store i32 %value, i10 %pad_img3_addr" [cnn.cc:153]   --->   Operation 51 'store' 'store_ln153' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln154 = store i32 %value, i10 %pad_img4_addr" [cnn.cc:154]   --->   Operation 52 'store' 'store_ln154' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln155 = store i32 %value, i10 %pad_img5_addr" [cnn.cc:155]   --->   Operation 53 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %value, i10 %pad_img6_addr" [cnn.cc:156]   --->   Operation 54 'store' 'store_ln156' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln157 = store i32 %value, i10 %pad_img7_addr" [cnn.cc:157]   --->   Operation 55 'store' 'store_ln157' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc" [cnn.cc:148]   --->   Operation 56 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.85ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i_load', cnn.cc:146) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln146', cnn.cc:146) [25]  (1.86 ns)
	'select' operation ('select_ln146_1', cnn.cc:146) [30]  (1.22 ns)
	'sub' operation ('sub_ln150', cnn.cc:150) [34]  (0 ns)
	'add' operation ('add_ln150', cnn.cc:150) [37]  (3.77 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('pad_img_addr', cnn.cc:150) [39]  (0 ns)
	'load' operation ('value', cnn.cc:150) on array 'pad_img' [48]  (3.26 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('value', cnn.cc:150) on array 'pad_img' [48]  (3.26 ns)
	'store' operation ('store_ln151', cnn.cc:151) of variable 'value', cnn.cc:150 on array 'pad_img1' [49]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
