// Seed: 2133043840
module module_0 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  wand  id_4
);
  logic [7:0] id_6;
  assign id_6[-1] = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri id_2
    , id_10,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6,
    input tri id_7
    , id_11,
    input tri1 id_8
    , id_12
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_7,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
  assign id_12 = id_8;
  assign id_12 = id_11 ? -1'b0 : id_4;
endmodule
