// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Giraffe_ADC")
  (DATE "11/19/2022 08:55:20")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2698:2698:2698) (3029:3029:3029))
        (IOPATH i o (1525:1525:1525) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2011:2011:2011) (2316:2316:2316))
        (IOPATH i o (1525:1525:1525) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1991:1991:1991) (2291:2291:2291))
        (IOPATH i o (1585:1585:1585) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1929:1929:1929) (2215:2215:2215))
        (IOPATH i o (1595:1595:1595) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2479:2479:2479) (2807:2807:2807))
        (IOPATH i o (1575:1575:1575) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1993:1993:1993) (2338:2338:2338))
        (IOPATH i o (1515:1515:1515) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1857:1857:1857) (2171:2171:2171))
        (IOPATH i o (1515:1515:1515) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1884:1884:1884) (2188:2188:2188))
        (IOPATH i o (1515:1515:1515) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1634:1634:1634) (1903:1903:1903))
        (IOPATH i o (1515:1515:1515) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3026:3026:3026) (3445:3445:3445))
        (IOPATH i o (1525:1525:1525) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2341:2341:2341) (2641:2641:2641))
        (IOPATH i o (1545:1545:1545) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1777:1777:1777) (2089:2089:2089))
        (IOPATH i o (1535:1535:1535) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2203:2203:2203) (2475:2475:2475))
        (IOPATH i o (1505:1505:1505) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2747:2747:2747) (3091:3091:3091))
        (IOPATH i o (1938:1938:1938) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1917:1917:1917) (2184:2184:2184))
        (IOPATH i o (1515:1515:1515) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1222:1222:1222) (1408:1408:1408))
        (IOPATH i o (1525:1525:1525) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2209:2209:2209) (2558:2558:2558))
        (IOPATH i o (1545:1545:1545) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2051:2051:2051) (2315:2315:2315))
        (IOPATH i o (1515:1515:1515) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1321:1321:1321) (1529:1529:1529))
        (IOPATH i o (1535:1535:1535) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1378:1378:1378) (1611:1611:1611))
        (IOPATH i o (1928:1928:1928) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2138:2138:2138) (2410:2410:2410))
        (IOPATH i o (1505:1505:1505) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1983:1983:1983) (2242:2242:2242))
        (IOPATH i o (1515:1515:1515) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1170:1170:1170) (1317:1317:1317))
        (IOPATH i o (1555:1555:1555) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1904:1904:1904) (2166:2166:2166))
        (IOPATH i o (1585:1585:1585) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1958:1958:1958) (2204:2204:2204))
        (IOPATH i o (1555:1555:1555) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tx2M\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1612:1612:1612) (1367:1367:1367))
        (IOPATH i o (2177:2177:2177) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rstn_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1589:1589:1589) (1412:1412:1412))
        (IOPATH i o (1628:1628:1628) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE clk_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1041:1041:1041) (1081:1081:1081))
        (IOPATH i o (1555:1555:1555) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE calib_ena_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2034:2034:2034) (2268:2268:2268))
        (IOPATH i o (1605:1605:1605) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE adc_ena\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1254:1254:1254) (1446:1446:1446))
        (IOPATH i o (1575:1575:1575) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (857:857:857) (996:996:996))
        (IOPATH i o (1585:1585:1585) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (695:695:695) (814:814:814))
        (IOPATH i o (1595:1595:1595) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1303:1303:1303) (1465:1465:1465))
        (IOPATH i o (1595:1595:1595) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1307:1307:1307) (1469:1469:1469))
        (IOPATH i o (1585:1585:1585) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1169:1169:1169) (1340:1340:1340))
        (IOPATH i o (1535:1535:1535) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (674:674:674) (758:758:758))
        (IOPATH i o (1565:1565:1565) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1194:1194:1194) (1346:1346:1346))
        (IOPATH i o (1535:1535:1535) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (515:515:515) (581:581:581))
        (IOPATH i o (1575:1575:1575) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1300:1300:1300) (1461:1461:1461))
        (IOPATH i o (1585:1585:1585) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cap_rstn\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1871:1871:1871) (1658:1658:1658))
        (IOPATH i o (1628:1628:1628) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE nrst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_50M\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (3230:3230:3230) (3230:3230:3230))
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (104:104:104) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (529:529:529))
        (PORT datab (528:528:528) (614:614:614))
        (PORT datac (533:533:533) (613:613:613))
        (PORT datad (633:633:633) (728:728:728))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1173:1173:1173))
        (PORT datab (511:511:511) (598:598:598))
        (PORT datac (821:821:821) (956:956:956))
        (PORT datad (467:467:467) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_50M\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3230:3230:3230) (2860:2860:2860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.RESET\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (922:922:922))
        (PORT datad (2565:2565:2565) (2922:2922:2922))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.RESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3230:3230:3230) (2860:2860:2860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.RESET\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (471:471:471))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (634:634:634) (726:726:726))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_reset\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (472:472:472))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (2561:2561:2561) (2918:2918:2918))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[11\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[12\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[13\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[14\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[15\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[16\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[18\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[20\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[21\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[23\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[24\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[25\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[26\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[27\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[29\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (400:400:400))
        (PORT datab (336:336:336) (400:400:400))
        (PORT datac (408:408:408) (471:471:471))
        (PORT datad (520:520:520) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (393:393:393))
        (PORT datab (334:334:334) (398:398:398))
        (PORT datac (419:419:419) (486:486:486))
        (PORT datad (535:535:535) (612:612:612))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (448:448:448))
        (PORT datab (403:403:403) (473:473:473))
        (PORT datac (451:451:451) (523:523:523))
        (PORT datad (535:535:535) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (574:574:574))
        (PORT datab (468:468:468) (550:550:550))
        (PORT datac (466:466:466) (549:549:549))
        (PORT datad (559:559:559) (642:642:642))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (322:322:322))
        (PORT datab (272:272:272) (315:315:315))
        (PORT datac (270:270:270) (311:311:311))
        (PORT datad (275:275:275) (315:315:315))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[31\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3299:3299:3299) (2936:2936:2936))
        (PORT ena (498:498:498) (522:522:522))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (821:821:821))
        (PORT datab (639:639:639) (750:750:750))
        (PORT datac (810:810:810) (947:947:947))
        (PORT datad (788:788:788) (920:920:920))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1204:1204:1204))
        (PORT datab (397:397:397) (459:459:459))
        (PORT datac (1111:1111:1111) (1289:1289:1289))
        (PORT datad (263:263:263) (299:299:299))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3230:3230:3230) (2860:2860:2860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (433:433:433))
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (528:528:528))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (757:757:757))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (613:613:613))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (480:480:480))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2726:2726:2726) (2418:2418:2418))
        (PORT ena (653:653:653) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (572:572:572))
        (PORT datab (484:484:484) (567:567:567))
        (PORT datac (436:436:436) (518:518:518))
        (PORT datad (471:471:471) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1171:1171:1171))
        (PORT datab (836:836:836) (973:973:973))
        (PORT datac (494:494:494) (575:575:575))
        (PORT datad (380:380:380) (429:429:429))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (272:272:272))
        (PORT datac (1019:1019:1019) (1184:1184:1184))
        (PORT datad (1029:1029:1029) (1195:1195:1195))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (454:454:454))
        (PORT datab (397:397:397) (459:459:459))
        (PORT datac (385:385:385) (436:436:436))
        (PORT datad (579:579:579) (659:659:659))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[16\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[18\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[20\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[21\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[23\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[24\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[25\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[26\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[27\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (807:807:807))
        (PORT datab (798:798:798) (931:931:931))
        (PORT datac (812:812:812) (944:944:944))
        (PORT datad (764:764:764) (885:885:885))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (733:733:733))
        (PORT datad (112:112:112) (136:136:136))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (227:227:227) (283:283:283))
        (PORT datac (212:212:212) (265:265:265))
        (PORT datad (199:199:199) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (401:401:401))
        (PORT datab (211:211:211) (268:268:268))
        (PORT datac (308:308:308) (364:364:364))
        (PORT datad (208:208:208) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2807:2807:2807) (2495:2495:2495))
        (PORT ena (938:938:938) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (414:414:414))
        (PORT datab (228:228:228) (284:284:284))
        (PORT datac (214:214:214) (267:267:267))
        (PORT datad (203:203:203) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (214:214:214) (268:268:268))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (282:282:282))
        (PORT datab (159:159:159) (209:209:209))
        (PORT datac (145:145:145) (187:187:187))
        (PORT datad (147:147:147) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (475:475:475))
        (PORT datab (386:386:386) (462:462:462))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (464:464:464))
        (PORT datac (393:393:393) (472:472:472))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack_sub\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ack_unit)
    (DELAY
      (ABSOLUTE
        (PORT datac (2639:2639:2639) (3031:3031:3031))
        (PORT datad (2382:2382:2382) (2736:2736:2736))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ack_unit_delay)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2840:2840:2840) (2519:2519:2519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (523:523:523))
        (PORT datab (330:330:330) (388:388:388))
        (PORT datac (189:189:189) (236:236:236))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (165:165:165))
        (PORT datab (636:636:636) (732:732:732))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2840:2840:2840) (2519:2519:2519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (PORT datab (374:374:374) (460:460:460))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (208:208:208))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (207:207:207))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (206:206:206))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (203:203:203))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2756:2756:2756) (2447:2447:2447))
        (PORT ena (928:928:928) (1023:1023:1023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (571:571:571))
        (PORT datab (373:373:373) (457:457:457))
        (PORT datac (433:433:433) (540:540:540))
        (PORT datad (440:440:440) (534:534:534))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (711:711:711))
        (PORT datab (706:706:706) (832:832:832))
        (PORT datac (675:675:675) (798:798:798))
        (PORT datad (931:931:931) (1069:1069:1069))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (837:837:837))
        (PORT datab (735:735:735) (862:862:862))
        (PORT datac (504:504:504) (583:583:583))
        (PORT datad (499:499:499) (574:574:574))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[29\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (581:581:581))
        (PORT datab (227:227:227) (283:283:283))
        (PORT datad (200:200:200) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (425:425:425))
        (PORT datab (330:330:330) (398:398:398))
        (PORT datac (433:433:433) (508:508:508))
        (PORT datad (636:636:636) (735:735:735))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (402:402:402) (460:460:460))
        (PORT datad (421:421:421) (476:476:476))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (1035:1035:1035))
        (PORT datab (828:828:828) (965:965:965))
        (PORT datac (665:665:665) (783:783:783))
        (PORT datad (631:631:631) (735:735:735))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1049:1049:1049))
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (567:567:567))
        (PORT datab (886:886:886) (1029:1029:1029))
        (PORT datac (649:649:649) (758:758:758))
        (PORT datad (805:805:805) (941:941:941))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (518:518:518))
        (PORT datab (335:335:335) (403:403:403))
        (PORT datac (425:425:425) (505:505:505))
        (PORT datad (655:655:655) (763:763:763))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (623:623:623))
        (PORT datab (506:506:506) (601:601:601))
        (PORT datac (463:463:463) (538:538:538))
        (PORT datad (545:545:545) (636:636:636))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (605:605:605))
        (PORT datab (482:482:482) (581:581:581))
        (PORT datac (485:485:485) (561:561:561))
        (PORT datad (490:490:490) (577:577:577))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (527:527:527) (618:618:618))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (633:633:633) (724:724:724))
        (PORT datad (476:476:476) (540:540:540))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (784:784:784))
        (PORT datab (642:642:642) (752:752:752))
        (PORT datac (198:198:198) (248:248:248))
        (PORT datad (741:741:741) (852:852:852))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (635:635:635) (743:743:743))
        (PORT datac (694:694:694) (811:811:811))
        (PORT datad (713:713:713) (816:816:816))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (597:597:597) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (713:713:713))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SAMPLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT asdata (805:805:805) (887:887:887))
        (PORT clrn (3230:3230:3230) (2860:2860:2860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2282:2282:2282) (2600:2600:2600))
        (PORT datab (281:281:281) (319:319:319))
        (PORT datac (267:267:267) (305:305:305))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (451:451:451))
        (PORT datac (566:566:566) (646:646:646))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (159:159:159))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (104:104:104) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (PORT ena (494:494:494) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (198:198:198) (247:247:247))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datab (487:487:487) (547:547:547))
        (PORT datac (565:565:565) (645:645:645))
        (PORT datad (104:104:104) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datad (447:447:447) (514:514:514))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2791:2791:2791) (2477:2477:2477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[8\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[11\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (525:525:525))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[12\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (513:513:513))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[13\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (786:786:786))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[14\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (400:400:400))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[15\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3204:3204:3204) (2844:2844:2844))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3206:3206:3206) (2850:2850:2850))
        (PORT ena (701:701:701) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (712:712:712))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (403:403:403) (462:462:462))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (469:469:469))
        (PORT datab (706:706:706) (832:832:832))
        (PORT datac (676:676:676) (799:799:799))
        (PORT datad (932:932:932) (1070:1070:1070))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (801:801:801))
        (PORT datab (645:645:645) (743:743:743))
        (PORT datac (865:865:865) (1013:1013:1013))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (836:836:836))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (720:720:720) (840:840:840))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (450:450:450))
        (PORT datab (583:583:583) (665:665:665))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2741:2741:2741) (2430:2430:2430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (643:643:643) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_received)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2840:2840:2840) (2519:2519:2519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (461:461:461))
        (PORT datab (139:139:139) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (194:194:194))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (190:190:190))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2803:2803:2803) (2489:2489:2489))
        (PORT ena (780:780:780) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (373:373:373))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1222:1222:1222))
        (PORT asdata (469:469:469) (512:512:512))
        (PORT clrn (2835:2835:2835) (2517:2517:2517))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (281:281:281))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1222:1222:1222))
        (PORT asdata (470:470:470) (508:508:508))
        (PORT clrn (2835:2835:2835) (2517:2517:2517))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (454:454:454))
        (PORT datab (504:504:504) (596:596:596))
        (PORT datac (349:349:349) (413:413:413))
        (PORT datad (361:361:361) (429:429:429))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2844:2844:2844) (2518:2518:2518))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (390:390:390))
        (PORT datab (327:327:327) (392:392:392))
        (PORT datac (300:300:300) (353:353:353))
        (PORT datad (310:310:310) (367:367:367))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (452:452:452))
        (PORT datab (375:375:375) (443:443:443))
        (PORT datac (358:358:358) (416:416:416))
        (PORT datad (352:352:352) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (500:500:500))
        (PORT datab (405:405:405) (464:464:464))
        (PORT datac (325:325:325) (385:385:385))
        (PORT datad (319:319:319) (369:369:369))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SEND)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1222:1222:1222))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2835:2835:2835) (2517:2517:2517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (148:148:148))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datac (92:92:92) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (623:623:623))
        (PORT datab (863:863:863) (999:999:999))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (2221:2221:2221) (2530:2530:2530))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (371:371:371))
        (PORT datab (214:214:214) (271:271:271))
        (PORT datac (216:216:216) (270:270:270))
        (PORT datad (316:316:316) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (548:548:548))
        (PORT datab (379:379:379) (464:464:464))
        (PORT datac (347:347:347) (412:412:412))
        (PORT datad (462:462:462) (541:541:541))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (471:471:471))
        (PORT datab (376:376:376) (458:458:458))
        (PORT datac (456:456:456) (528:528:528))
        (PORT datad (314:314:314) (357:357:357))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (151:151:151))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (297:297:297) (356:356:356))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (125:125:125) (150:150:150))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[31\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (111:111:111) (136:136:136))
        (PORT datad (186:186:186) (223:223:223))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3002:3002:3002) (2668:2668:2668))
        (PORT ena (783:783:783) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (280:280:280))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (175:175:175))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3002:3002:3002) (2668:2668:2668))
        (PORT ena (783:783:783) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (270:270:270))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (126:126:126) (152:152:152))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3002:3002:3002) (2668:2668:2668))
        (PORT ena (783:783:783) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (277:277:277))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (127:127:127) (152:152:152))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3002:3002:3002) (2668:2668:2668))
        (PORT ena (783:783:783) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (259:259:259))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (127:127:127) (152:152:152))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3002:3002:3002) (2668:2668:2668))
        (PORT ena (783:783:783) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (410:410:410))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (217:217:217) (272:272:272))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (300:300:300))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (206:206:206) (258:258:258))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (267:267:267))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (177:177:177))
        (PORT datad (294:294:294) (339:339:339))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3002:3002:3002) (2668:2668:2668))
        (PORT ena (783:783:783) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2806:2806:2806) (2491:2491:2491))
        (PORT ena (800:800:800) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (408:408:408))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datac (214:214:214) (267:267:267))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (227:227:227) (283:283:283))
        (PORT datad (200:200:200) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (569:569:569))
        (PORT datab (376:376:376) (451:451:451))
        (PORT datac (360:360:360) (435:435:435))
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (444:444:444))
        (PORT datab (379:379:379) (456:456:456))
        (PORT datac (365:365:365) (439:439:439))
        (PORT datad (370:370:370) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (471:471:471))
        (PORT datab (480:480:480) (560:560:560))
        (PORT datac (479:479:479) (559:559:559))
        (PORT datad (353:353:353) (420:420:420))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2786:2786:2786) (2482:2482:2482))
        (PORT ena (808:808:808) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (445:445:445))
        (PORT datab (369:369:369) (446:446:446))
        (PORT datac (472:472:472) (550:550:550))
        (PORT datad (356:356:356) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (308:308:308) (355:355:355))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (333:333:333) (394:394:394))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (253:253:253))
        (PORT datac (113:113:113) (138:138:138))
        (PORT datad (471:471:471) (540:540:540))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2953:2953:2953) (2615:2615:2615))
        (PORT ena (688:688:688) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (384:384:384))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (133:133:133) (175:175:175))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (451:451:451))
        (PORT datab (360:360:360) (425:425:425))
        (PORT datac (353:353:353) (418:418:418))
        (PORT datad (371:371:371) (437:437:437))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (468:468:468))
        (PORT datab (374:374:374) (456:456:456))
        (PORT datad (309:309:309) (367:367:367))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (718:718:718))
        (PORT datab (486:486:486) (566:566:566))
        (PORT datac (456:456:456) (528:528:528))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (478:478:478))
        (PORT datab (368:368:368) (441:441:441))
        (PORT datac (486:486:486) (570:570:570))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datad (2218:2218:2218) (2527:2527:2527))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.HOLD)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1222:1222:1222))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2835:2835:2835) (2517:2517:2517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (140:140:140) (193:193:193))
        (PORT datac (100:100:100) (127:127:127))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_uart\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (2241:2241:2241) (2556:2556:2556))
        (PORT datac (110:110:110) (136:136:136))
        (PORT datad (185:185:185) (222:222:222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_uart\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (337:337:337))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_uart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1222:1222:1222))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2835:2835:2835) (2517:2517:2517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (280:280:280) (299:299:299))
        (PORT clrn (3230:3230:3230) (2860:2860:2860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (512:512:512) (594:594:594))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (171:171:171))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (630:630:630))
        (PORT datad (183:183:183) (215:215:215))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (636:636:636))
        (PORT datab (191:191:191) (233:233:233))
        (PORT datad (152:152:152) (196:196:196))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (229:229:229))
        (PORT datab (166:166:166) (223:223:223))
        (PORT datac (139:139:139) (189:189:189))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (633:633:633))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datad (181:181:181) (213:213:213))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (229:229:229))
        (PORT datab (166:166:166) (223:223:223))
        (PORT datac (139:139:139) (189:189:189))
        (PORT datad (148:148:148) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wreq_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (248:248:248))
        (PORT datab (288:288:288) (334:334:334))
        (PORT datad (474:474:474) (543:543:543))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wreq_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1222:1222:1222))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2835:2835:2835) (2517:2517:2517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datad (854:854:854) (985:985:985))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (574:574:574) (651:651:651))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (574:574:574) (651:651:651))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (574:574:574) (650:650:650))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (574:574:574) (650:650:650))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (573:573:573) (650:650:650))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (573:573:573) (650:650:650))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (573:573:573) (649:649:649))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (573:573:573) (649:649:649))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (572:572:572) (648:648:648))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (572:572:572) (648:648:648))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (572:572:572) (648:648:648))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (572:572:572) (648:648:648))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (571:571:571) (648:648:648))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (571:571:571) (647:647:647))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (571:571:571) (647:647:647))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (571:571:571) (647:647:647))
        (PORT clrn (3244:3244:3244) (2870:2870:2870))
        (PORT sclr (754:754:754) (733:733:733))
        (PORT sload (481:481:481) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (557:557:557) (631:631:631))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (557:557:557) (630:630:630))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (556:556:556) (630:630:630))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (556:556:556) (629:629:629))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (555:555:555) (628:628:628))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (555:555:555) (628:628:628))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (554:554:554) (627:627:627))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (554:554:554) (627:627:627))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (553:553:553) (625:625:625))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (552:552:552) (625:625:625))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (552:552:552) (624:624:624))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (624:624:624))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (623:623:623))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (377:377:377))
        (PORT datab (230:230:230) (287:287:287))
        (PORT datac (201:201:201) (251:251:251))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (550:550:550) (622:622:622))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (550:550:550) (622:622:622))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (549:549:549) (621:621:621))
        (PORT clrn (3239:3239:3239) (2872:2872:2872))
        (PORT sclr (808:808:808) (770:770:770))
        (PORT sload (646:646:646) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (572:572:572))
        (PORT datac (456:456:456) (537:537:537))
        (PORT datad (460:460:460) (536:536:536))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (546:546:546))
        (PORT datab (370:370:370) (451:451:451))
        (PORT datac (632:632:632) (744:744:744))
        (PORT datad (460:460:460) (531:531:531))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (371:371:371))
        (PORT datab (228:228:228) (284:284:284))
        (PORT datac (198:198:198) (248:248:248))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (569:569:569))
        (PORT datab (472:472:472) (558:558:558))
        (PORT datac (357:357:357) (429:429:429))
        (PORT datad (354:354:354) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (390:390:390))
        (PORT datab (215:215:215) (272:272:272))
        (PORT datac (214:214:214) (268:268:268))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (181:181:181) (220:220:220))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (290:290:290))
        (PORT datab (321:321:321) (382:382:382))
        (PORT datac (315:315:315) (377:377:377))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (233:233:233) (290:290:290))
        (PORT datac (313:313:313) (377:377:377))
        (PORT datad (313:313:313) (369:369:369))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (217:217:217) (272:272:272))
        (PORT datad (204:204:204) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (223:223:223))
        (PORT datac (153:153:153) (206:206:206))
        (PORT datad (148:148:148) (192:192:192))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (635:635:635))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datad (178:178:178) (210:210:210))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (220:220:220))
        (PORT datac (149:149:149) (202:202:202))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (275:275:275))
        (PORT datac (699:699:699) (813:813:813))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (155:155:155) (213:213:213))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.START)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (155:155:155) (212:212:212))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (138:138:138) (187:187:187))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (854:854:854) (985:985:985))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (730:730:730))
        (PORT datac (454:454:454) (527:527:527))
        (PORT datad (477:477:477) (559:559:559))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (399:399:399))
        (PORT datab (235:235:235) (293:293:293))
        (PORT datac (217:217:217) (272:272:272))
        (PORT datad (316:316:316) (373:373:373))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (218:218:218))
        (PORT datab (158:158:158) (213:213:213))
        (PORT datac (140:140:140) (190:190:190))
        (PORT datad (152:152:152) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (323:323:323) (379:379:379))
        (PORT datad (204:204:204) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (778:778:778))
        (PORT datad (429:429:429) (494:494:494))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (438:438:438) (501:501:501))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~5feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2463:2463:2463) (2833:2833:2833))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (923:923:923))
        (PORT datab (799:799:799) (916:916:916))
        (PORT datac (825:825:825) (947:947:947))
        (PORT datad (764:764:764) (870:870:870))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (621:621:621))
        (PORT datab (743:743:743) (883:883:883))
        (PORT datac (475:475:475) (563:563:563))
        (PORT datad (576:576:576) (656:656:656))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (977:977:977))
        (PORT datab (2182:2182:2182) (2471:2471:2471))
        (PORT datac (509:509:509) (594:594:594))
        (PORT datad (109:109:109) (134:134:134))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (283:283:283) (328:328:328))
        (PORT datac (567:567:567) (633:633:633))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (118:118:118) (146:146:146))
        (PORT datac (345:345:345) (419:419:419))
        (PORT datad (337:337:337) (384:384:384))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (641:641:641))
        (PORT datac (616:616:616) (720:720:720))
        (PORT datad (657:657:657) (761:761:761))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (442:442:442) (512:512:512))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (443:443:443) (513:513:513))
        (PORT datad (503:503:503) (594:594:594))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3319w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (485:485:485))
        (PORT datad (601:601:601) (680:680:680))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3319w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (597:597:597))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (460:460:460) (562:562:562))
        (PORT datad (451:451:451) (543:543:543))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (3019:3019:3019))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2900:2900:2900))
        (PORT d[1] (2221:2221:2221) (2591:2591:2591))
        (PORT d[2] (2493:2493:2493) (2915:2915:2915))
        (PORT d[3] (2184:2184:2184) (2545:2545:2545))
        (PORT d[4] (1827:1827:1827) (2149:2149:2149))
        (PORT d[5] (3895:3895:3895) (4502:4502:4502))
        (PORT d[6] (4478:4478:4478) (5205:5205:5205))
        (PORT d[7] (1867:1867:1867) (2211:2211:2211))
        (PORT d[8] (3746:3746:3746) (4290:4290:4290))
        (PORT d[9] (3257:3257:3257) (3773:3773:3773))
        (PORT d[10] (1539:1539:1539) (1806:1806:1806))
        (PORT d[11] (2055:2055:2055) (2424:2424:2424))
        (PORT d[12] (3131:3131:3131) (3630:3630:3630))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2101:2101:2101))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (3322:3322:3322))
        (PORT d[1] (2357:2357:2357) (2739:2739:2739))
        (PORT d[2] (1599:1599:1599) (1868:1868:1868))
        (PORT d[3] (2071:2071:2071) (2421:2421:2421))
        (PORT d[4] (2258:2258:2258) (2626:2626:2626))
        (PORT d[5] (1915:1915:1915) (2223:2223:2223))
        (PORT d[6] (1985:1985:1985) (2331:2331:2331))
        (PORT d[7] (2676:2676:2676) (3161:3161:3161))
        (PORT d[8] (2857:2857:2857) (3289:3289:3289))
        (PORT d[9] (1906:1906:1906) (2222:2222:2222))
        (PORT d[10] (2611:2611:2611) (2990:2990:2990))
        (PORT d[11] (1767:1767:1767) (2070:2070:2070))
        (PORT d[12] (2147:2147:2147) (2485:2485:2485))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT stall (2113:2113:2113) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3329w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (961:961:961))
        (PORT datab (430:430:430) (526:526:526))
        (PORT datac (453:453:453) (529:529:529))
        (PORT datad (641:641:641) (750:750:750))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3329w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (578:578:578))
        (PORT datab (477:477:477) (589:589:589))
        (PORT datac (562:562:562) (685:685:685))
        (PORT datad (122:122:122) (146:146:146))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (3104:3104:3104))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2942:2942:2942))
        (PORT d[1] (2581:2581:2581) (3038:3038:3038))
        (PORT d[2] (3483:3483:3483) (4012:4012:4012))
        (PORT d[3] (1586:1586:1586) (1843:1843:1843))
        (PORT d[4] (2329:2329:2329) (2730:2730:2730))
        (PORT d[5] (2914:2914:2914) (3333:3333:3333))
        (PORT d[6] (1642:1642:1642) (1922:1922:1922))
        (PORT d[7] (1871:1871:1871) (2225:2225:2225))
        (PORT d[8] (3023:3023:3023) (3449:3449:3449))
        (PORT d[9] (2822:2822:2822) (3249:3249:3249))
        (PORT d[10] (1440:1440:1440) (1691:1691:1691))
        (PORT d[11] (1635:1635:1635) (1940:1940:1940))
        (PORT d[12] (1680:1680:1680) (1926:1926:1926))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1347:1347:1347))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2035:2035:2035))
        (PORT d[1] (2906:2906:2906) (3367:3367:3367))
        (PORT d[2] (1978:1978:1978) (2299:2299:2299))
        (PORT d[3] (2406:2406:2406) (2803:2803:2803))
        (PORT d[4] (1919:1919:1919) (2243:2243:2243))
        (PORT d[5] (2230:2230:2230) (2535:2535:2535))
        (PORT d[6] (1380:1380:1380) (1627:1627:1627))
        (PORT d[7] (2101:2101:2101) (2481:2481:2481))
        (PORT d[8] (1526:1526:1526) (1760:1760:1760))
        (PORT d[9] (1931:1931:1931) (2228:2228:2228))
        (PORT d[10] (1751:1751:1751) (2001:2001:2001))
        (PORT d[11] (1423:1423:1423) (1612:1612:1612))
        (PORT d[12] (2488:2488:2488) (2904:2904:2904))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT stall (1456:1456:1456) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (349:349:349) (416:416:416))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (349:349:349) (416:416:416))
        (PORT datad (506:506:506) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (500:500:500))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (445:445:445) (523:523:523))
        (PORT datad (509:509:509) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1473:1473:1473))
        (PORT datab (870:870:870) (991:991:991))
        (PORT datac (872:872:872) (1029:1029:1029))
        (PORT datad (848:848:848) (1010:1010:1010))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (398:398:398))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (422:422:422))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (508:508:508) (600:600:600))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3349w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (576:576:576))
        (PORT datab (476:476:476) (587:587:587))
        (PORT datac (559:559:559) (681:681:681))
        (PORT datad (124:124:124) (147:147:147))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3792:3792:3792))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (3033:3033:3033))
        (PORT d[1] (1917:1917:1917) (2288:2288:2288))
        (PORT d[2] (2389:2389:2389) (2799:2799:2799))
        (PORT d[3] (1961:1961:1961) (2284:2284:2284))
        (PORT d[4] (1930:1930:1930) (2260:2260:2260))
        (PORT d[5] (2289:2289:2289) (2611:2611:2611))
        (PORT d[6] (3140:3140:3140) (3621:3621:3621))
        (PORT d[7] (1667:1667:1667) (1975:1975:1975))
        (PORT d[8] (4026:4026:4026) (4634:4634:4634))
        (PORT d[9] (3947:3947:3947) (4458:4458:4458))
        (PORT d[10] (2490:2490:2490) (2846:2846:2846))
        (PORT d[11] (1512:1512:1512) (1789:1789:1789))
        (PORT d[12] (2773:2773:2773) (3243:3243:3243))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1513:1513:1513))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1715:1715:1715))
        (PORT d[1] (2108:2108:2108) (2445:2445:2445))
        (PORT d[2] (2423:2423:2423) (2752:2752:2752))
        (PORT d[3] (2178:2178:2178) (2565:2565:2565))
        (PORT d[4] (2095:2095:2095) (2444:2444:2444))
        (PORT d[5] (3061:3061:3061) (3501:3501:3501))
        (PORT d[6] (2045:2045:2045) (2412:2412:2412))
        (PORT d[7] (1555:1555:1555) (1806:1806:1806))
        (PORT d[8] (1923:1923:1923) (2247:2247:2247))
        (PORT d[9] (2167:2167:2167) (2473:2473:2473))
        (PORT d[10] (1982:1982:1982) (2345:2345:2345))
        (PORT d[11] (2301:2301:2301) (2613:2613:2613))
        (PORT d[12] (1780:1780:1780) (2074:2074:2074))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT stall (2157:2157:2157) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3339w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (508:508:508) (596:596:596))
        (PORT datad (336:336:336) (383:383:383))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3339w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (562:562:562))
        (PORT datab (366:366:366) (445:445:445))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (728:728:728) (863:863:863))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (3010:3010:3010))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2860:2860:2860))
        (PORT d[1] (1941:1941:1941) (2272:2272:2272))
        (PORT d[2] (2141:2141:2141) (2513:2513:2513))
        (PORT d[3] (1985:1985:1985) (2313:2313:2313))
        (PORT d[4] (1850:1850:1850) (2179:2179:2179))
        (PORT d[5] (3938:3938:3938) (4545:4545:4545))
        (PORT d[6] (4715:4715:4715) (5452:5452:5452))
        (PORT d[7] (1987:1987:1987) (2343:2343:2343))
        (PORT d[8] (3591:3591:3591) (4114:4114:4114))
        (PORT d[9] (3203:3203:3203) (3708:3708:3708))
        (PORT d[10] (1391:1391:1391) (1646:1646:1646))
        (PORT d[11] (2211:2211:2211) (2599:2599:2599))
        (PORT d[12] (3289:3289:3289) (3816:3816:3816))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1598:1598:1598))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2942:2942:2942))
        (PORT d[1] (2334:2334:2334) (2717:2717:2717))
        (PORT d[2] (1613:1613:1613) (1882:1882:1882))
        (PORT d[3] (1873:1873:1873) (2189:2189:2189))
        (PORT d[4] (2099:2099:2099) (2446:2446:2446))
        (PORT d[5] (1748:1748:1748) (2038:2038:2038))
        (PORT d[6] (1784:1784:1784) (2104:2104:2104))
        (PORT d[7] (2667:2667:2667) (3150:3150:3150))
        (PORT d[8] (2846:2846:2846) (3276:3276:3276))
        (PORT d[9] (2085:2085:2085) (2426:2426:2426))
        (PORT d[10] (2454:2454:2454) (2805:2805:2805))
        (PORT d[11] (1782:1782:1782) (2087:2087:2087))
        (PORT d[12] (1962:1962:1962) (2277:2277:2277))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT stall (2253:2253:2253) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1277:1277:1277))
        (PORT datab (1127:1127:1127) (1289:1289:1289))
        (PORT datac (872:872:872) (1029:1029:1029))
        (PORT datad (848:848:848) (1010:1010:1010))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (918:918:918))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (798:798:798) (928:928:928))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (635:635:635) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (605:605:605))
        (PORT datac (650:650:650) (741:741:741))
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3433w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (561:561:561))
        (PORT datab (364:364:364) (444:444:444))
        (PORT datac (102:102:102) (130:130:130))
        (PORT datad (729:729:729) (864:864:864))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3941:3941:3941))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (4565:4565:4565))
        (PORT d[1] (3337:3337:3337) (3895:3895:3895))
        (PORT d[2] (1911:1911:1911) (2240:2240:2240))
        (PORT d[3] (2930:2930:2930) (3403:3403:3403))
        (PORT d[4] (1897:1897:1897) (2214:2214:2214))
        (PORT d[5] (3920:3920:3920) (4518:4518:4518))
        (PORT d[6] (3665:3665:3665) (4246:4246:4246))
        (PORT d[7] (1582:1582:1582) (1859:1859:1859))
        (PORT d[8] (5417:5417:5417) (6235:6235:6235))
        (PORT d[9] (5567:5567:5567) (6285:6285:6285))
        (PORT d[10] (3271:3271:3271) (3782:3782:3782))
        (PORT d[11] (1231:1231:1231) (1449:1449:1449))
        (PORT d[12] (4109:4109:4109) (4770:4770:4770))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1397:1397:1397))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1486:1486:1486))
        (PORT d[1] (2085:2085:2085) (2407:2407:2407))
        (PORT d[2] (3972:3972:3972) (4537:4537:4537))
        (PORT d[3] (1293:1293:1293) (1513:1513:1513))
        (PORT d[4] (2293:2293:2293) (2679:2679:2679))
        (PORT d[5] (1715:1715:1715) (1995:1995:1995))
        (PORT d[6] (2440:2440:2440) (2872:2872:2872))
        (PORT d[7] (1546:1546:1546) (1823:1823:1823))
        (PORT d[8] (1582:1582:1582) (1853:1853:1853))
        (PORT d[9] (1636:1636:1636) (1917:1917:1917))
        (PORT d[10] (3120:3120:3120) (3644:3644:3644))
        (PORT d[11] (1387:1387:1387) (1627:1627:1627))
        (PORT d[12] (1795:1795:1795) (2112:2112:2112))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT stall (1481:1481:1481) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (508:508:508) (596:596:596))
        (PORT datad (335:335:335) (382:382:382))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3413w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (457:457:457))
        (PORT datab (484:484:484) (574:574:574))
        (PORT datac (345:345:345) (419:419:419))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (3114:3114:3114))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3147:3147:3147))
        (PORT d[1] (2959:2959:2959) (3471:3471:3471))
        (PORT d[2] (3518:3518:3518) (4052:4052:4052))
        (PORT d[3] (1367:1367:1367) (1584:1584:1584))
        (PORT d[4] (2704:2704:2704) (3166:3166:3166))
        (PORT d[5] (1173:1173:1173) (1347:1347:1347))
        (PORT d[6] (5061:5061:5061) (5882:5882:5882))
        (PORT d[7] (1836:1836:1836) (2183:2183:2183))
        (PORT d[8] (3033:3033:3033) (3466:3466:3466))
        (PORT d[9] (3051:3051:3051) (3473:3473:3473))
        (PORT d[10] (1745:1745:1745) (2046:2046:2046))
        (PORT d[11] (1756:1756:1756) (2085:2085:2085))
        (PORT d[12] (2910:2910:2910) (3383:3383:3383))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1318:1318:1318))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1636:1636:1636))
        (PORT d[1] (1939:1939:1939) (2223:2223:2223))
        (PORT d[2] (2148:2148:2148) (2491:2491:2491))
        (PORT d[3] (1823:1823:1823) (2135:2135:2135))
        (PORT d[4] (2067:2067:2067) (2412:2412:2412))
        (PORT d[5] (1366:1366:1366) (1550:1550:1550))
        (PORT d[6] (1437:1437:1437) (1700:1700:1700))
        (PORT d[7] (2209:2209:2209) (2610:2610:2610))
        (PORT d[8] (1745:1745:1745) (2015:2015:2015))
        (PORT d[9] (1577:1577:1577) (1826:1826:1826))
        (PORT d[10] (1669:1669:1669) (1991:1991:1991))
        (PORT d[11] (1252:1252:1252) (1424:1424:1424))
        (PORT d[12] (1729:1729:1729) (2026:2026:2026))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (PORT stall (1622:1622:1622) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1445:1445:1445))
        (PORT datab (722:722:722) (859:859:859))
        (PORT datac (705:705:705) (849:849:849))
        (PORT datad (964:964:964) (1099:1099:1099))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3443w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (569:569:569))
        (PORT datab (461:461:461) (564:564:564))
        (PORT datac (441:441:441) (544:544:544))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2612:2612:2612))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2331:2331:2331))
        (PORT d[1] (2158:2158:2158) (2529:2529:2529))
        (PORT d[2] (2539:2539:2539) (2948:2948:2948))
        (PORT d[3] (1734:1734:1734) (2003:2003:2003))
        (PORT d[4] (2219:2219:2219) (2586:2586:2586))
        (PORT d[5] (1994:1994:1994) (2268:2268:2268))
        (PORT d[6] (4810:4810:4810) (5594:5594:5594))
        (PORT d[7] (2298:2298:2298) (2706:2706:2706))
        (PORT d[8] (3960:3960:3960) (4553:4553:4553))
        (PORT d[9] (2145:2145:2145) (2445:2445:2445))
        (PORT d[10] (1536:1536:1536) (1806:1806:1806))
        (PORT d[11] (2595:2595:2595) (3052:3052:3052))
        (PORT d[12] (2178:2178:2178) (2496:2496:2496))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1707:1707:1707))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2893:2893:2893))
        (PORT d[1] (2393:2393:2393) (2785:2785:2785))
        (PORT d[2] (1446:1446:1446) (1692:1692:1692))
        (PORT d[3] (1887:1887:1887) (2223:2223:2223))
        (PORT d[4] (2138:2138:2138) (2488:2488:2488))
        (PORT d[5] (1873:1873:1873) (2116:2116:2116))
        (PORT d[6] (1440:1440:1440) (1698:1698:1698))
        (PORT d[7] (1996:1996:1996) (2357:2357:2357))
        (PORT d[8] (2012:2012:2012) (2297:2297:2297))
        (PORT d[9] (2490:2490:2490) (2891:2891:2891))
        (PORT d[10] (1998:1998:1998) (2264:2264:2264))
        (PORT d[11] (1998:1998:1998) (2268:2268:2268))
        (PORT d[12] (1913:1913:1913) (2240:2240:2240))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT stall (1548:1548:1548) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3423w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (575:575:575))
        (PORT datab (475:475:475) (587:587:587))
        (PORT datac (557:557:557) (679:679:679))
        (PORT datad (124:124:124) (148:148:148))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (3115:3115:3115))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3901:3901:3901))
        (PORT d[1] (2630:2630:2630) (3063:3063:3063))
        (PORT d[2] (2050:2050:2050) (2397:2397:2397))
        (PORT d[3] (1663:1663:1663) (1954:1954:1954))
        (PORT d[4] (2005:2005:2005) (2342:2342:2342))
        (PORT d[5] (3272:3272:3272) (3756:3756:3756))
        (PORT d[6] (3150:3150:3150) (3607:3607:3607))
        (PORT d[7] (2251:2251:2251) (2656:2656:2656))
        (PORT d[8] (3204:3204:3204) (3623:3623:3623))
        (PORT d[9] (2593:2593:2593) (2930:2930:2930))
        (PORT d[10] (2653:2653:2653) (3049:3049:3049))
        (PORT d[11] (2299:2299:2299) (2655:2655:2655))
        (PORT d[12] (2995:2995:2995) (3487:3487:3487))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1588:1588:1588))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1423:1423:1423))
        (PORT d[1] (2526:2526:2526) (2947:2947:2947))
        (PORT d[2] (2958:2958:2958) (3383:3383:3383))
        (PORT d[3] (2782:2782:2782) (3276:3276:3276))
        (PORT d[4] (2826:2826:2826) (3213:3213:3213))
        (PORT d[5] (2169:2169:2169) (2530:2530:2530))
        (PORT d[6] (1798:1798:1798) (2128:2128:2128))
        (PORT d[7] (2132:2132:2132) (2478:2478:2478))
        (PORT d[8] (1364:1364:1364) (1600:1600:1600))
        (PORT d[9] (1764:1764:1764) (2042:2042:2042))
        (PORT d[10] (1157:1157:1157) (1372:1372:1372))
        (PORT d[11] (3140:3140:3140) (3545:3545:3545))
        (PORT d[12] (1789:1789:1789) (2092:2092:2092))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT stall (2334:2334:2334) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1651:1651:1651))
        (PORT datab (721:721:721) (858:858:858))
        (PORT datac (710:710:710) (855:855:855))
        (PORT datad (1412:1412:1412) (1636:1636:1636))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3289w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (566:566:566))
        (PORT datab (460:460:460) (562:562:562))
        (PORT datac (438:438:438) (541:541:541))
        (PORT datad (184:184:184) (213:213:213))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3646:3646:3646))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (4052:4052:4052))
        (PORT d[1] (1618:1618:1618) (1923:1923:1923))
        (PORT d[2] (1684:1684:1684) (1989:1989:1989))
        (PORT d[3] (1712:1712:1712) (1984:1984:1984))
        (PORT d[4] (1421:1421:1421) (1679:1679:1679))
        (PORT d[5] (3199:3199:3199) (3647:3647:3647))
        (PORT d[6] (3377:3377:3377) (3849:3849:3849))
        (PORT d[7] (2776:2776:2776) (3245:3245:3245))
        (PORT d[8] (4029:4029:4029) (4639:4639:4639))
        (PORT d[9] (5092:5092:5092) (5765:5765:5765))
        (PORT d[10] (3272:3272:3272) (3757:3757:3757))
        (PORT d[11] (2471:2471:2471) (2866:2866:2866))
        (PORT d[12] (3844:3844:3844) (4464:4464:4464))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1340:1340:1340))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2751:2751:2751))
        (PORT d[1] (1711:1711:1711) (1979:1979:1979))
        (PORT d[2] (2288:2288:2288) (2604:2604:2604))
        (PORT d[3] (1050:1050:1050) (1230:1230:1230))
        (PORT d[4] (1505:1505:1505) (1730:1730:1730))
        (PORT d[5] (1257:1257:1257) (1435:1435:1435))
        (PORT d[6] (1644:1644:1644) (1940:1940:1940))
        (PORT d[7] (1341:1341:1341) (1560:1560:1560))
        (PORT d[8] (1510:1510:1510) (1775:1775:1775))
        (PORT d[9] (1252:1252:1252) (1428:1428:1428))
        (PORT d[10] (1814:1814:1814) (2141:2141:2141))
        (PORT d[11] (1981:1981:1981) (2266:2266:2266))
        (PORT d[12] (1941:1941:1941) (2272:2272:2272))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT stall (1461:1461:1461) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3309w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (579:579:579))
        (PORT datab (477:477:477) (589:589:589))
        (PORT datac (564:564:564) (687:687:687))
        (PORT datad (122:122:122) (145:145:145))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3685:3685:3685))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4505:4505:4505))
        (PORT d[1] (1409:1409:1409) (1674:1674:1674))
        (PORT d[2] (2236:2236:2236) (2622:2622:2622))
        (PORT d[3] (1209:1209:1209) (1401:1401:1401))
        (PORT d[4] (1921:1921:1921) (2240:2240:2240))
        (PORT d[5] (1282:1282:1282) (1472:1472:1472))
        (PORT d[6] (700:700:700) (822:822:822))
        (PORT d[7] (1553:1553:1553) (1832:1832:1832))
        (PORT d[8] (707:707:707) (829:829:829))
        (PORT d[9] (1719:1719:1719) (1985:1985:1985))
        (PORT d[10] (989:989:989) (1150:1150:1150))
        (PORT d[11] (1472:1472:1472) (1728:1728:1728))
        (PORT d[12] (978:978:978) (1134:1134:1134))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (816:816:816) (876:876:876))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (3157:3157:3157))
        (PORT d[1] (1103:1103:1103) (1267:1267:1267))
        (PORT d[2] (1247:1247:1247) (1426:1426:1426))
        (PORT d[3] (1332:1332:1332) (1545:1545:1545))
        (PORT d[4] (1118:1118:1118) (1286:1286:1286))
        (PORT d[5] (905:905:905) (1037:1037:1037))
        (PORT d[6] (892:892:892) (1014:1014:1014))
        (PORT d[7] (963:963:963) (1115:1115:1115))
        (PORT d[8] (1711:1711:1711) (2008:2008:2008))
        (PORT d[9] (1582:1582:1582) (1807:1807:1807))
        (PORT d[10] (1682:1682:1682) (2004:2004:2004))
        (PORT d[11] (2325:2325:2325) (2648:2648:2648))
        (PORT d[12] (2158:2158:2158) (2521:2521:2521))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT stall (1471:1471:1471) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1023:1023:1023))
        (PORT datab (720:720:720) (857:857:857))
        (PORT datac (714:714:714) (860:860:860))
        (PORT datad (416:416:416) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (441:441:441))
        (PORT datad (338:338:338) (412:412:412))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (601:601:601))
        (PORT datab (555:555:555) (657:657:657))
        (PORT datac (827:827:827) (954:954:954))
        (PORT datad (492:492:492) (573:573:573))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (390:390:390) (476:476:476))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (623:623:623) (716:716:716))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (785:785:785))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (4080:4080:4080))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (4646:4646:4646))
        (PORT d[1] (2684:2684:2684) (3175:3175:3175))
        (PORT d[2] (2274:2274:2274) (2660:2660:2660))
        (PORT d[3] (2417:2417:2417) (2812:2812:2812))
        (PORT d[4] (2637:2637:2637) (3080:3080:3080))
        (PORT d[5] (3377:3377:3377) (3894:3894:3894))
        (PORT d[6] (3338:3338:3338) (3851:3851:3851))
        (PORT d[7] (2168:2168:2168) (2543:2543:2543))
        (PORT d[8] (4408:4408:4408) (5063:5063:5063))
        (PORT d[9] (5380:5380:5380) (6060:6060:6060))
        (PORT d[10] (3491:3491:3491) (4040:4040:4040))
        (PORT d[11] (2330:2330:2330) (2727:2727:2727))
        (PORT d[12] (3354:3354:3354) (3890:3890:3890))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1809:1809:1809))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1895:1895:1895))
        (PORT d[1] (2549:2549:2549) (2963:2963:2963))
        (PORT d[2] (3723:3723:3723) (4217:4217:4217))
        (PORT d[3] (1381:1381:1381) (1639:1639:1639))
        (PORT d[4] (2080:2080:2080) (2424:2424:2424))
        (PORT d[5] (2904:2904:2904) (3315:3315:3315))
        (PORT d[6] (2895:2895:2895) (3316:3316:3316))
        (PORT d[7] (1961:1961:1961) (2294:2294:2294))
        (PORT d[8] (1816:1816:1816) (2127:2127:2127))
        (PORT d[9] (2215:2215:2215) (2580:2580:2580))
        (PORT d[10] (1996:1996:1996) (2359:2359:2359))
        (PORT d[11] (2178:2178:2178) (2530:2530:2530))
        (PORT d[12] (1942:1942:1942) (2272:2272:2272))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT stall (2423:2423:2423) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3299w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (575:575:575))
        (PORT datab (114:114:114) (146:146:146))
        (PORT datac (463:463:463) (565:565:565))
        (PORT datad (462:462:462) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3606:3606:3606))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1694:1694:1694))
        (PORT d[1] (1798:1798:1798) (2135:2135:2135))
        (PORT d[2] (1909:1909:1909) (2218:2218:2218))
        (PORT d[3] (1410:1410:1410) (1647:1647:1647))
        (PORT d[4] (1539:1539:1539) (1807:1807:1807))
        (PORT d[5] (2553:2553:2553) (2909:2909:2909))
        (PORT d[6] (1055:1055:1055) (1217:1217:1217))
        (PORT d[7] (1053:1053:1053) (1210:1210:1210))
        (PORT d[8] (2277:2277:2277) (2591:2591:2591))
        (PORT d[9] (4837:4837:4837) (5487:5487:5487))
        (PORT d[10] (1109:1109:1109) (1287:1287:1287))
        (PORT d[11] (1098:1098:1098) (1279:1279:1279))
        (PORT d[12] (1117:1117:1117) (1296:1296:1296))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1052:1052:1052))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (1032:1032:1032))
        (PORT d[1] (3225:3225:3225) (3727:3727:3727))
        (PORT d[2] (1288:1288:1288) (1466:1466:1466))
        (PORT d[3] (1200:1200:1200) (1428:1428:1428))
        (PORT d[4] (1079:1079:1079) (1240:1240:1240))
        (PORT d[5] (1909:1909:1909) (2216:2216:2216))
        (PORT d[6] (1600:1600:1600) (1804:1804:1804))
        (PORT d[7] (1601:1601:1601) (1877:1877:1877))
        (PORT d[8] (1108:1108:1108) (1295:1295:1295))
        (PORT d[9] (1544:1544:1544) (1745:1745:1745))
        (PORT d[10] (1343:1343:1343) (1578:1578:1578))
        (PORT d[11] (1258:1258:1258) (1429:1429:1429))
        (PORT d[12] (1101:1101:1101) (1254:1254:1254))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT stall (1742:1742:1742) (1540:1540:1540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (890:890:890))
        (PORT datab (720:720:720) (857:857:857))
        (PORT datac (1330:1330:1330) (1568:1568:1568))
        (PORT datad (813:813:813) (931:931:931))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3393w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (599:599:599))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (462:462:462) (564:564:564))
        (PORT datad (452:452:452) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (3078:3078:3078))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (3367:3367:3367))
        (PORT d[1] (2415:2415:2415) (2810:2810:2810))
        (PORT d[2] (2683:2683:2683) (3133:3133:3133))
        (PORT d[3] (2530:2530:2530) (2940:2940:2940))
        (PORT d[4] (2049:2049:2049) (2412:2412:2412))
        (PORT d[5] (3807:3807:3807) (4405:4405:4405))
        (PORT d[6] (4474:4474:4474) (5201:5201:5201))
        (PORT d[7] (1655:1655:1655) (1961:1961:1961))
        (PORT d[8] (1685:1685:1685) (1970:1970:1970))
        (PORT d[9] (3613:3613:3613) (4185:4185:4185))
        (PORT d[10] (1883:1883:1883) (2196:2196:2196))
        (PORT d[11] (2245:2245:2245) (2639:2639:2639))
        (PORT d[12] (3484:3484:3484) (4032:4032:4032))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1505:1505:1505))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3521:3521:3521))
        (PORT d[1] (2071:2071:2071) (2391:2391:2391))
        (PORT d[2] (1957:1957:1957) (2277:2277:2277))
        (PORT d[3] (2456:2456:2456) (2863:2863:2863))
        (PORT d[4] (2468:2468:2468) (2865:2865:2865))
        (PORT d[5] (1893:1893:1893) (2202:2202:2202))
        (PORT d[6] (2306:2306:2306) (2690:2690:2690))
        (PORT d[7] (2829:2829:2829) (3329:3329:3329))
        (PORT d[8] (2431:2431:2431) (2788:2788:2788))
        (PORT d[9] (1694:1694:1694) (1979:1979:1979))
        (PORT d[10] (2956:2956:2956) (3368:3368:3368))
        (PORT d[11] (2130:2130:2130) (2413:2413:2413))
        (PORT d[12] (2494:2494:2494) (2880:2880:2880))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT stall (1776:1776:1776) (1554:1554:1554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3372w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (464:464:464))
        (PORT datab (491:491:491) (583:583:583))
        (PORT datac (354:354:354) (429:429:429))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3334:3334:3334))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3983:3983:3983))
        (PORT d[1] (2148:2148:2148) (2509:2509:2509))
        (PORT d[2] (2341:2341:2341) (2734:2734:2734))
        (PORT d[3] (2537:2537:2537) (2938:2938:2938))
        (PORT d[4] (2418:2418:2418) (2835:2835:2835))
        (PORT d[5] (4520:4520:4520) (5233:5233:5233))
        (PORT d[6] (4675:4675:4675) (5419:5419:5419))
        (PORT d[7] (2065:2065:2065) (2442:2442:2442))
        (PORT d[8] (4038:4038:4038) (4644:4644:4644))
        (PORT d[9] (3779:3779:3779) (4366:4366:4366))
        (PORT d[10] (2012:2012:2012) (2363:2363:2363))
        (PORT d[11] (2401:2401:2401) (2809:2809:2809))
        (PORT d[12] (3432:3432:3432) (3979:3979:3979))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1667:1667:1667))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3832:3832:3832))
        (PORT d[1] (2941:2941:2941) (3406:3406:3406))
        (PORT d[2] (2260:2260:2260) (2640:2640:2640))
        (PORT d[3] (1973:1973:1973) (2308:2308:2308))
        (PORT d[4] (1677:1677:1677) (1951:1951:1951))
        (PORT d[5] (1689:1689:1689) (1969:1969:1969))
        (PORT d[6] (2693:2693:2693) (3144:3144:3144))
        (PORT d[7] (2394:2394:2394) (2815:2815:2815))
        (PORT d[8] (2071:2071:2071) (2443:2443:2443))
        (PORT d[9] (1850:1850:1850) (2141:2141:2141))
        (PORT d[10] (3138:3138:3138) (3589:3589:3589))
        (PORT d[11] (3786:3786:3786) (4342:4342:4342))
        (PORT d[12] (1680:1680:1680) (1958:1958:1958))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT stall (1596:1596:1596) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1339:1339:1339))
        (PORT datab (870:870:870) (1040:1040:1040))
        (PORT datac (873:873:873) (1030:1030:1030))
        (PORT datad (1169:1169:1169) (1363:1363:1363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3403w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (578:578:578))
        (PORT datab (477:477:477) (589:589:589))
        (PORT datac (563:563:563) (686:686:686))
        (PORT datad (122:122:122) (147:147:147))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (3114:3114:3114))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2539:2539:2539))
        (PORT d[1] (2544:2544:2544) (2993:2993:2993))
        (PORT d[2] (2886:2886:2886) (3345:3345:3345))
        (PORT d[3] (1425:1425:1425) (1661:1661:1661))
        (PORT d[4] (1940:1940:1940) (2275:2275:2275))
        (PORT d[5] (2719:2719:2719) (3108:3108:3108))
        (PORT d[6] (4508:4508:4508) (5256:5256:5256))
        (PORT d[7] (2519:2519:2519) (2956:2956:2956))
        (PORT d[8] (1512:1512:1512) (1780:1780:1780))
        (PORT d[9] (2526:2526:2526) (2881:2881:2881))
        (PORT d[10] (1620:1620:1620) (1909:1909:1909))
        (PORT d[11] (2473:2473:2473) (2918:2918:2918))
        (PORT d[12] (2897:2897:2897) (3365:3365:3365))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1609:1609:1609))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2274:2274:2274))
        (PORT d[1] (2534:2534:2534) (2946:2946:2946))
        (PORT d[2] (1641:1641:1641) (1918:1918:1918))
        (PORT d[3] (2057:2057:2057) (2408:2408:2408))
        (PORT d[4] (2124:2124:2124) (2480:2480:2480))
        (PORT d[5] (1884:1884:1884) (2136:2136:2136))
        (PORT d[6] (1558:1558:1558) (1825:1825:1825))
        (PORT d[7] (2007:2007:2007) (2380:2380:2380))
        (PORT d[8] (2238:2238:2238) (2566:2566:2566))
        (PORT d[9] (2139:2139:2139) (2498:2498:2498))
        (PORT d[10] (1921:1921:1921) (2179:2179:2179))
        (PORT d[11] (2210:2210:2210) (2508:2508:2508))
        (PORT d[12] (2316:2316:2316) (2714:2714:2714))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT stall (1957:1957:1957) (1721:1721:1721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3383w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (580:580:580))
        (PORT datab (478:478:478) (590:590:590))
        (PORT datac (564:564:564) (688:688:688))
        (PORT datad (122:122:122) (145:145:145))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2764:2764:2764))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4859:4859:4859))
        (PORT d[1] (3060:3060:3060) (3588:3588:3588))
        (PORT d[2] (3192:3192:3192) (3705:3705:3705))
        (PORT d[3] (3054:3054:3054) (3562:3562:3562))
        (PORT d[4] (2649:2649:2649) (3065:3065:3065))
        (PORT d[5] (3917:3917:3917) (4524:4524:4524))
        (PORT d[6] (3970:3970:3970) (4573:4573:4573))
        (PORT d[7] (2078:2078:2078) (2466:2466:2466))
        (PORT d[8] (4315:4315:4315) (4900:4900:4900))
        (PORT d[9] (3345:3345:3345) (3834:3834:3834))
        (PORT d[10] (2212:2212:2212) (2593:2593:2593))
        (PORT d[11] (3121:3121:3121) (3610:3610:3610))
        (PORT d[12] (3873:3873:3873) (4441:4441:4441))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1257:1257:1257))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (3320:3320:3320))
        (PORT d[1] (2899:2899:2899) (3366:3366:3366))
        (PORT d[2] (2961:2961:2961) (3426:3426:3426))
        (PORT d[3] (1845:1845:1845) (2179:2179:2179))
        (PORT d[4] (2594:2594:2594) (3046:3046:3046))
        (PORT d[5] (3671:3671:3671) (4218:4218:4218))
        (PORT d[6] (1682:1682:1682) (1942:1942:1942))
        (PORT d[7] (2086:2086:2086) (2444:2444:2444))
        (PORT d[8] (1791:1791:1791) (2111:2111:2111))
        (PORT d[9] (2448:2448:2448) (2840:2840:2840))
        (PORT d[10] (1179:1179:1179) (1397:1397:1397))
        (PORT d[11] (3705:3705:3705) (4212:4212:4212))
        (PORT d[12] (2071:2071:2071) (2388:2388:2388))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT stall (2241:2241:2241) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1150:1150:1150))
        (PORT datab (1033:1033:1033) (1213:1213:1213))
        (PORT datac (874:874:874) (1030:1030:1030))
        (PORT datad (850:850:850) (1012:1012:1012))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (918:918:918))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (798:798:798) (928:928:928))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (537:537:537) (627:627:627))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (747:747:747) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (638:638:638) (762:762:762))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (603:603:603))
        (PORT datab (731:731:731) (825:825:825))
        (PORT datac (506:506:506) (599:599:599))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3712w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (561:561:561))
        (PORT datab (364:364:364) (443:443:443))
        (PORT datac (103:103:103) (130:130:130))
        (PORT datad (729:729:729) (864:864:864))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3768:3768:3768))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2455:2455:2455))
        (PORT d[1] (2226:2226:2226) (2630:2630:2630))
        (PORT d[2] (2386:2386:2386) (2787:2787:2787))
        (PORT d[3] (2080:2080:2080) (2445:2445:2445))
        (PORT d[4] (1881:1881:1881) (2210:2210:2210))
        (PORT d[5] (1909:1909:1909) (2177:2177:2177))
        (PORT d[6] (2505:2505:2505) (2845:2845:2845))
        (PORT d[7] (1697:1697:1697) (2010:2010:2010))
        (PORT d[8] (3262:3262:3262) (3708:3708:3708))
        (PORT d[9] (3917:3917:3917) (4434:4434:4434))
        (PORT d[10] (1970:1970:1970) (2259:2259:2259))
        (PORT d[11] (1335:1335:1335) (1561:1561:1561))
        (PORT d[12] (2323:2323:2323) (2707:2707:2707))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1299:1299:1299))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1574:1574:1574))
        (PORT d[1] (2586:2586:2586) (2983:2983:2983))
        (PORT d[2] (2137:2137:2137) (2422:2422:2422))
        (PORT d[3] (1569:1569:1569) (1853:1853:1853))
        (PORT d[4] (1980:1980:1980) (2268:2268:2268))
        (PORT d[5] (2536:2536:2536) (2959:2959:2959))
        (PORT d[6] (1851:1851:1851) (2192:2192:2192))
        (PORT d[7] (1844:1844:1844) (2115:2115:2115))
        (PORT d[8] (1769:1769:1769) (2068:2068:2068))
        (PORT d[9] (2261:2261:2261) (2561:2561:2561))
        (PORT d[10] (1728:1728:1728) (2036:2036:2036))
        (PORT d[11] (2512:2512:2512) (2842:2842:2842))
        (PORT d[12] (1946:1946:1946) (2263:2263:2263))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT stall (2419:2419:2419) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (660:660:660))
        (PORT datab (413:413:413) (503:503:503))
        (PORT datac (608:608:608) (706:706:706))
        (PORT datad (488:488:488) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3722w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (592:592:592))
        (PORT datab (137:137:137) (179:179:179))
        (PORT datac (452:452:452) (554:554:554))
        (PORT datad (447:447:447) (539:539:539))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2659:2659:2659))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5706:5706:5706) (6421:6421:6421))
        (PORT d[1] (2489:2489:2489) (2926:2926:2926))
        (PORT d[2] (2813:2813:2813) (3278:3278:3278))
        (PORT d[3] (3615:3615:3615) (4189:4189:4189))
        (PORT d[4] (2648:2648:2648) (3094:3094:3094))
        (PORT d[5] (3730:3730:3730) (4304:4304:4304))
        (PORT d[6] (4457:4457:4457) (5086:5086:5086))
        (PORT d[7] (3675:3675:3675) (4264:4264:4264))
        (PORT d[8] (4852:4852:4852) (5520:5520:5520))
        (PORT d[9] (5242:5242:5242) (5896:5896:5896))
        (PORT d[10] (3860:3860:3860) (4396:4396:4396))
        (PORT d[11] (2936:2936:2936) (3407:3407:3407))
        (PORT d[12] (4194:4194:4194) (4853:4853:4853))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1402:1402:1402))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2916:2916:2916))
        (PORT d[1] (3783:3783:3783) (4359:4359:4359))
        (PORT d[2] (4437:4437:4437) (5071:5071:5071))
        (PORT d[3] (2026:2026:2026) (2396:2396:2396))
        (PORT d[4] (3899:3899:3899) (4447:4447:4447))
        (PORT d[5] (4366:4366:4366) (4995:4995:4995))
        (PORT d[6] (2481:2481:2481) (2890:2890:2890))
        (PORT d[7] (1739:1739:1739) (2037:2037:2037))
        (PORT d[8] (2103:2103:2103) (2438:2438:2438))
        (PORT d[9] (2499:2499:2499) (2887:2887:2887))
        (PORT d[10] (2021:2021:2021) (2381:2381:2381))
        (PORT d[11] (3669:3669:3669) (4165:4165:4165))
        (PORT d[12] (2915:2915:2915) (3382:3382:3382))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT stall (2268:2268:2268) (1991:1991:1991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (876:876:876))
        (PORT datab (1211:1211:1211) (1400:1400:1400))
        (PORT datac (704:704:704) (836:836:836))
        (PORT datad (1129:1129:1129) (1322:1322:1322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (403:403:403) (487:487:487))
        (PORT datad (599:599:599) (678:678:678))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3692w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (593:593:593))
        (PORT datab (748:748:748) (877:877:877))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (448:448:448) (540:540:540))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3457:3457:3457))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3256:3256:3256))
        (PORT d[1] (1919:1919:1919) (2277:2277:2277))
        (PORT d[2] (2491:2491:2491) (2925:2925:2925))
        (PORT d[3] (1808:1808:1808) (2111:2111:2111))
        (PORT d[4] (2106:2106:2106) (2466:2466:2466))
        (PORT d[5] (2665:2665:2665) (3045:3045:3045))
        (PORT d[6] (2529:2529:2529) (2879:2879:2879))
        (PORT d[7] (2033:2033:2033) (2400:2400:2400))
        (PORT d[8] (4228:4228:4228) (4870:4870:4870))
        (PORT d[9] (3999:3999:3999) (4527:4527:4527))
        (PORT d[10] (2529:2529:2529) (2900:2900:2900))
        (PORT d[11] (1925:1925:1925) (2255:2255:2255))
        (PORT d[12] (3147:3147:3147) (3675:3675:3675))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1408:1408:1408))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1952:1952:1952))
        (PORT d[1] (2073:2073:2073) (2398:2398:2398))
        (PORT d[2] (2630:2630:2630) (2994:2994:2994))
        (PORT d[3] (1266:1266:1266) (1486:1486:1486))
        (PORT d[4] (2093:2093:2093) (2438:2438:2438))
        (PORT d[5] (1897:1897:1897) (2209:2209:2209))
        (PORT d[6] (1883:1883:1883) (2131:2131:2131))
        (PORT d[7] (1736:1736:1736) (2009:2009:2009))
        (PORT d[8] (1516:1516:1516) (1765:1765:1765))
        (PORT d[9] (2068:2068:2068) (2337:2337:2337))
        (PORT d[10] (2170:2170:2170) (2557:2557:2557))
        (PORT d[11] (1932:1932:1932) (2197:2197:2197))
        (PORT d[12] (1943:1943:1943) (2252:2252:2252))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT stall (2226:2226:2226) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3702w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (568:568:568))
        (PORT datab (134:134:134) (176:176:176))
        (PORT datac (450:450:450) (551:551:551))
        (PORT datad (453:453:453) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (3029:3029:3029))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4861:4861:4861) (5459:5459:5459))
        (PORT d[1] (2439:2439:2439) (2871:2871:2871))
        (PORT d[2] (2101:2101:2101) (2461:2461:2461))
        (PORT d[3] (2920:2920:2920) (3392:3392:3392))
        (PORT d[4] (2077:2077:2077) (2434:2434:2434))
        (PORT d[5] (3525:3525:3525) (4072:4072:4072))
        (PORT d[6] (3737:3737:3737) (4266:4266:4266))
        (PORT d[7] (2958:2958:2958) (3452:3452:3452))
        (PORT d[8] (4712:4712:4712) (5423:5423:5423))
        (PORT d[9] (4433:4433:4433) (4984:4984:4984))
        (PORT d[10] (3183:3183:3183) (3640:3640:3640))
        (PORT d[11] (2070:2070:2070) (2422:2422:2422))
        (PORT d[12] (3632:3632:3632) (4212:4212:4212))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1738:1738:1738))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2079:2079:2079))
        (PORT d[1] (3073:3073:3073) (3553:3553:3553))
        (PORT d[2] (3890:3890:3890) (4449:4449:4449))
        (PORT d[3] (1964:1964:1964) (2309:2309:2309))
        (PORT d[4] (3344:3344:3344) (3812:3812:3812))
        (PORT d[5] (3647:3647:3647) (4182:4182:4182))
        (PORT d[6] (1671:1671:1671) (1949:1949:1949))
        (PORT d[7] (1371:1371:1371) (1617:1617:1617))
        (PORT d[8] (1376:1376:1376) (1613:1613:1613))
        (PORT d[9] (1934:1934:1934) (2233:2233:2233))
        (PORT d[10] (1629:1629:1629) (1922:1922:1922))
        (PORT d[11] (3772:3772:3772) (4277:4277:4277))
        (PORT d[12] (2744:2744:2744) (3178:3178:3178))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT stall (2331:2331:2331) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1161:1161:1161))
        (PORT datab (720:720:720) (857:857:857))
        (PORT datac (716:716:716) (863:863:863))
        (PORT datad (1526:1526:1526) (1778:1778:1778))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (975:975:975))
        (PORT datac (882:882:882) (1037:1037:1037))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (602:602:602))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (189:189:189) (223:223:223))
        (PORT datad (560:560:560) (646:646:646))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (598:598:598))
        (PORT datab (142:142:142) (184:184:184))
        (PORT datac (461:461:461) (563:563:563))
        (PORT datad (452:452:452) (544:544:544))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3344:3344:3344))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2826:2826:2826))
        (PORT d[1] (1867:1867:1867) (2223:2223:2223))
        (PORT d[2] (2764:2764:2764) (3219:3219:3219))
        (PORT d[3] (2434:2434:2434) (2843:2843:2843))
        (PORT d[4] (2272:2272:2272) (2656:2656:2656))
        (PORT d[5] (1589:1589:1589) (1818:1818:1818))
        (PORT d[6] (2980:2980:2980) (3424:3424:3424))
        (PORT d[7] (2223:2223:2223) (2612:2612:2612))
        (PORT d[8] (3787:3787:3787) (4311:4311:4311))
        (PORT d[9] (4290:4290:4290) (4863:4863:4863))
        (PORT d[10] (2612:2612:2612) (2982:2982:2982))
        (PORT d[11] (1507:1507:1507) (1758:1758:1758))
        (PORT d[12] (1860:1860:1860) (2155:2155:2155))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1238:1238:1238))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1439:1439:1439))
        (PORT d[1] (2485:2485:2485) (2867:2867:2867))
        (PORT d[2] (1824:1824:1824) (2078:2078:2078))
        (PORT d[3] (1602:1602:1602) (1900:1900:1900))
        (PORT d[4] (1625:1625:1625) (1867:1867:1867))
        (PORT d[5] (2191:2191:2191) (2573:2573:2573))
        (PORT d[6] (2214:2214:2214) (2605:2605:2605))
        (PORT d[7] (1452:1452:1452) (1711:1711:1711))
        (PORT d[8] (1520:1520:1520) (1765:1765:1765))
        (PORT d[9] (1905:1905:1905) (2150:2150:2150))
        (PORT d[10] (1723:1723:1723) (2020:2020:2020))
        (PORT d[11] (1774:1774:1774) (2006:2006:2006))
        (PORT d[12] (1974:1974:1974) (2293:2293:2293))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT stall (2038:2038:2038) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3815w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (590:590:590))
        (PORT datab (135:135:135) (177:177:177))
        (PORT datac (450:450:450) (552:552:552))
        (PORT datad (446:446:446) (538:538:538))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2630:2630:2630))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5698:5698:5698) (6413:6413:6413))
        (PORT d[1] (2475:2475:2475) (2919:2919:2919))
        (PORT d[2] (2667:2667:2667) (3112:3112:3112))
        (PORT d[3] (3450:3450:3450) (4004:4004:4004))
        (PORT d[4] (2462:2462:2462) (2878:2878:2878))
        (PORT d[5] (3756:3756:3756) (4335:4335:4335))
        (PORT d[6] (4435:4435:4435) (5056:5056:5056))
        (PORT d[7] (3506:3506:3506) (4077:4077:4077))
        (PORT d[8] (5248:5248:5248) (6033:6033:6033))
        (PORT d[9] (4957:4957:4957) (5572:5572:5572))
        (PORT d[10] (2432:2432:2432) (2865:2865:2865))
        (PORT d[11] (2591:2591:2591) (3013:3013:3013))
        (PORT d[12] (4155:4155:4155) (4805:4805:4805))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1863:1863:1863))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2917:2917:2917))
        (PORT d[1] (3618:3618:3618) (4174:4174:4174))
        (PORT d[2] (4429:4429:4429) (5061:5061:5061))
        (PORT d[3] (1935:1935:1935) (2276:2276:2276))
        (PORT d[4] (3743:3743:3743) (4272:4272:4272))
        (PORT d[5] (4206:4206:4206) (4819:4819:4819))
        (PORT d[6] (2349:2349:2349) (2744:2744:2744))
        (PORT d[7] (1731:1731:1731) (2028:2028:2028))
        (PORT d[8] (1934:1934:1934) (2248:2248:2248))
        (PORT d[9] (2325:2325:2325) (2686:2686:2686))
        (PORT d[10] (1991:1991:1991) (2341:2341:2341))
        (PORT d[11] (4318:4318:4318) (4890:4890:4890))
        (PORT d[12] (2895:2895:2895) (3355:3355:3355))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (2480:2480:2480) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (893:893:893))
        (PORT datab (720:720:720) (857:857:857))
        (PORT datac (1309:1309:1309) (1486:1486:1486))
        (PORT datad (1408:1408:1408) (1634:1634:1634))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (787:787:787))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2761:2761:2761))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (3295:3295:3295))
        (PORT d[1] (2515:2515:2515) (2970:2970:2970))
        (PORT d[2] (2523:2523:2523) (2955:2955:2955))
        (PORT d[3] (2149:2149:2149) (2526:2526:2526))
        (PORT d[4] (2237:2237:2237) (2607:2607:2607))
        (PORT d[5] (3060:3060:3060) (3458:3458:3458))
        (PORT d[6] (5260:5260:5260) (6140:6140:6140))
        (PORT d[7] (2418:2418:2418) (2856:2856:2856))
        (PORT d[8] (2953:2953:2953) (3357:3357:3357))
        (PORT d[9] (2443:2443:2443) (2804:2804:2804))
        (PORT d[10] (1603:1603:1603) (1883:1883:1883))
        (PORT d[11] (2213:2213:2213) (2611:2611:2611))
        (PORT d[12] (2526:2526:2526) (2928:2928:2928))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1753:1753:1753))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2900:2900:2900))
        (PORT d[1] (2673:2673:2673) (3103:3103:3103))
        (PORT d[2] (1938:1938:1938) (2247:2247:2247))
        (PORT d[3] (2442:2442:2442) (2899:2899:2899))
        (PORT d[4] (2550:2550:2550) (2977:2977:2977))
        (PORT d[5] (2972:2972:2972) (3339:3339:3339))
        (PORT d[6] (1805:1805:1805) (2092:2092:2092))
        (PORT d[7] (2305:2305:2305) (2715:2715:2715))
        (PORT d[8] (2933:2933:2933) (3330:3330:3330))
        (PORT d[9] (2666:2666:2666) (3111:3111:3111))
        (PORT d[10] (1413:1413:1413) (1650:1650:1650))
        (PORT d[11] (2391:2391:2391) (2729:2729:2729))
        (PORT d[12] (1624:1624:1624) (1889:1889:1889))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT stall (1829:1829:1829) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3672w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (592:592:592))
        (PORT datab (748:748:748) (877:877:877))
        (PORT datac (108:108:108) (133:133:133))
        (PORT datad (448:448:448) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2769:2769:2769))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (4502:4502:4502))
        (PORT d[1] (3067:3067:3067) (3596:3596:3596))
        (PORT d[2] (3389:3389:3389) (3937:3937:3937))
        (PORT d[3] (2883:2883:2883) (3365:3365:3365))
        (PORT d[4] (2632:2632:2632) (3044:3044:3044))
        (PORT d[5] (3930:3930:3930) (4543:4543:4543))
        (PORT d[6] (3561:3561:3561) (4106:4106:4106))
        (PORT d[7] (2089:2089:2089) (2478:2478:2478))
        (PORT d[8] (3489:3489:3489) (3985:3985:3985))
        (PORT d[9] (3344:3344:3344) (3833:3833:3833))
        (PORT d[10] (2234:2234:2234) (2624:2624:2624))
        (PORT d[11] (3257:3257:3257) (3792:3792:3792))
        (PORT d[12] (3847:3847:3847) (4407:4407:4407))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1657:1657:1657))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3337:3337:3337))
        (PORT d[1] (2914:2914:2914) (3378:3378:3378))
        (PORT d[2] (2944:2944:2944) (3404:3404:3404))
        (PORT d[3] (1840:1840:1840) (2181:2181:2181))
        (PORT d[4] (3298:3298:3298) (3851:3851:3851))
        (PORT d[5] (3668:3668:3668) (4210:4210:4210))
        (PORT d[6] (1713:1713:1713) (1981:1981:1981))
        (PORT d[7] (2086:2086:2086) (2443:2443:2443))
        (PORT d[8] (1956:1956:1956) (2290:2290:2290))
        (PORT d[9] (2268:2268:2268) (2632:2632:2632))
        (PORT d[10] (1179:1179:1179) (1398:1398:1398))
        (PORT d[11] (3697:3697:3697) (4204:4204:4204))
        (PORT d[12] (1907:1907:1907) (2202:2202:2202))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (PORT stall (2056:2056:2056) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (857:857:857))
        (PORT datab (1211:1211:1211) (1401:1401:1401))
        (PORT datac (752:752:752) (898:898:898))
        (PORT datad (982:982:982) (1136:1136:1136))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3682w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (569:569:569))
        (PORT datab (136:136:136) (178:178:178))
        (PORT datac (452:452:452) (553:553:553))
        (PORT datad (454:454:454) (560:560:560))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (3273:3273:3273))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3152:3152:3152))
        (PORT d[1] (2406:2406:2406) (2800:2800:2800))
        (PORT d[2] (2510:2510:2510) (2936:2936:2936))
        (PORT d[3] (2529:2529:2529) (2938:2938:2938))
        (PORT d[4] (2031:2031:2031) (2389:2389:2389))
        (PORT d[5] (3833:3833:3833) (4436:4436:4436))
        (PORT d[6] (4466:4466:4466) (5191:5191:5191))
        (PORT d[7] (2043:2043:2043) (2415:2415:2415))
        (PORT d[8] (3796:3796:3796) (4349:4349:4349))
        (PORT d[9] (3439:3439:3439) (3981:3981:3981))
        (PORT d[10] (1558:1558:1558) (1834:1834:1834))
        (PORT d[11] (2250:2250:2250) (2649:2649:2649))
        (PORT d[12] (2718:2718:2718) (3170:3170:3170))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1772:1772:1772))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3376:3376:3376))
        (PORT d[1] (2545:2545:2545) (2954:2954:2954))
        (PORT d[2] (1781:1781:1781) (2073:2073:2073))
        (PORT d[3] (2424:2424:2424) (2825:2825:2825))
        (PORT d[4] (2460:2460:2460) (2855:2855:2855))
        (PORT d[5] (2102:2102:2102) (2436:2436:2436))
        (PORT d[6] (2140:2140:2140) (2500:2500:2500))
        (PORT d[7] (2660:2660:2660) (3141:3141:3141))
        (PORT d[8] (2442:2442:2442) (2798:2798:2798))
        (PORT d[9] (1716:1716:1716) (2005:2005:2005))
        (PORT d[10] (2938:2938:2938) (3349:3349:3349))
        (PORT d[11] (3377:3377:3377) (3850:3850:3850))
        (PORT d[12] (1752:1752:1752) (2035:2035:2035))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT stall (1744:1744:1744) (1541:1541:1541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (589:589:589))
        (PORT datab (133:133:133) (174:174:174))
        (PORT datac (448:448:448) (549:549:549))
        (PORT datad (445:445:445) (537:537:537))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3390:3390:3390))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1433:1433:1433))
        (PORT d[1] (2437:2437:2437) (2866:2866:2866))
        (PORT d[2] (2629:2629:2629) (3103:3103:3103))
        (PORT d[3] (2113:2113:2113) (2475:2475:2475))
        (PORT d[4] (2091:2091:2091) (2436:2436:2436))
        (PORT d[5] (1518:1518:1518) (1729:1729:1729))
        (PORT d[6] (1421:1421:1421) (1648:1648:1648))
        (PORT d[7] (2935:2935:2935) (3442:3442:3442))
        (PORT d[8] (2113:2113:2113) (2397:2397:2397))
        (PORT d[9] (2754:2754:2754) (3184:3184:3184))
        (PORT d[10] (1584:1584:1584) (1852:1852:1852))
        (PORT d[11] (2662:2662:2662) (3127:3127:3127))
        (PORT d[12] (1567:1567:1567) (1794:1794:1794))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1494:1494:1494))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3186:3186:3186))
        (PORT d[1] (2269:2269:2269) (2628:2628:2628))
        (PORT d[2] (1940:1940:1940) (2259:2259:2259))
        (PORT d[3] (2397:2397:2397) (2804:2804:2804))
        (PORT d[4] (2334:2334:2334) (2729:2729:2729))
        (PORT d[5] (1579:1579:1579) (1783:1783:1783))
        (PORT d[6] (1190:1190:1190) (1404:1404:1404))
        (PORT d[7] (2210:2210:2210) (2583:2583:2583))
        (PORT d[8] (1664:1664:1664) (1891:1891:1891))
        (PORT d[9] (1730:1730:1730) (2003:2003:2003))
        (PORT d[10] (1569:1569:1569) (1855:1855:1855))
        (PORT d[11] (1377:1377:1377) (1567:1567:1567))
        (PORT d[12] (2052:2052:2052) (2394:2394:2394))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT stall (1661:1661:1661) (1501:1501:1501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (939:939:939))
        (PORT datab (710:710:710) (836:836:836))
        (PORT datac (1184:1184:1184) (1360:1360:1360))
        (PORT datad (1026:1026:1026) (1173:1173:1173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3744w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (463:463:463))
        (PORT datab (490:490:490) (581:581:581))
        (PORT datac (353:353:353) (427:427:427))
        (PORT datad (102:102:102) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3796:3796:3796))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (4014:4014:4014))
        (PORT d[1] (1449:1449:1449) (1695:1695:1695))
        (PORT d[2] (1554:1554:1554) (1826:1826:1826))
        (PORT d[3] (2082:2082:2082) (2445:2445:2445))
        (PORT d[4] (2822:2822:2822) (3311:3311:3311))
        (PORT d[5] (4547:4547:4547) (5252:5252:5252))
        (PORT d[6] (4540:4540:4540) (5248:5248:5248))
        (PORT d[7] (1759:1759:1759) (2066:2066:2066))
        (PORT d[8] (1330:1330:1330) (1568:1568:1568))
        (PORT d[9] (3105:3105:3105) (3598:3598:3598))
        (PORT d[10] (2425:2425:2425) (2806:2806:2806))
        (PORT d[11] (1937:1937:1937) (2272:2272:2272))
        (PORT d[12] (3996:3996:3996) (4606:4606:4606))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1550:1550:1550))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (4202:4202:4202))
        (PORT d[1] (2102:2102:2102) (2437:2437:2437))
        (PORT d[2] (2511:2511:2511) (2910:2910:2910))
        (PORT d[3] (1364:1364:1364) (1613:1613:1613))
        (PORT d[4] (1436:1436:1436) (1656:1656:1656))
        (PORT d[5] (2608:2608:2608) (3015:3015:3015))
        (PORT d[6] (1488:1488:1488) (1767:1767:1767))
        (PORT d[7] (1762:1762:1762) (2076:2076:2076))
        (PORT d[8] (1944:1944:1944) (2236:2236:2236))
        (PORT d[9] (1095:1095:1095) (1279:1279:1279))
        (PORT d[10] (1664:1664:1664) (1975:1975:1975))
        (PORT d[11] (2242:2242:2242) (2536:2536:2536))
        (PORT d[12] (1762:1762:1762) (2036:2036:2036))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT stall (1516:1516:1516) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3765w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (620:620:620))
        (PORT datab (745:745:745) (884:884:884))
        (PORT datac (473:473:473) (560:560:560))
        (PORT datad (502:502:502) (571:571:571))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2967:2967:2967))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3917:3917:3917))
        (PORT d[1] (3233:3233:3233) (3795:3795:3795))
        (PORT d[2] (3235:3235:3235) (3782:3782:3782))
        (PORT d[3] (2486:2486:2486) (2907:2907:2907))
        (PORT d[4] (2121:2121:2121) (2470:2470:2470))
        (PORT d[5] (5375:5375:5375) (6170:6170:6170))
        (PORT d[6] (5988:5988:5988) (6951:6951:6951))
        (PORT d[7] (2798:2798:2798) (3308:3308:3308))
        (PORT d[8] (3656:3656:3656) (4169:4169:4169))
        (PORT d[9] (3786:3786:3786) (4320:4320:4320))
        (PORT d[10] (2033:2033:2033) (2393:2393:2393))
        (PORT d[11] (2904:2904:2904) (3394:3394:3394))
        (PORT d[12] (3334:3334:3334) (3823:3823:3823))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1793:1793:1793))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2937:2937:2937))
        (PORT d[1] (2353:2353:2353) (2737:2737:2737))
        (PORT d[2] (2413:2413:2413) (2801:2801:2801))
        (PORT d[3] (2394:2394:2394) (2806:2806:2806))
        (PORT d[4] (2385:2385:2385) (2793:2793:2793))
        (PORT d[5] (3254:3254:3254) (3735:3735:3735))
        (PORT d[6] (1359:1359:1359) (1582:1582:1582))
        (PORT d[7] (2291:2291:2291) (2691:2691:2691))
        (PORT d[8] (2547:2547:2547) (2970:2970:2970))
        (PORT d[9] (3251:3251:3251) (3785:3785:3785))
        (PORT d[10] (1342:1342:1342) (1590:1590:1590))
        (PORT d[11] (3152:3152:3152) (3576:3576:3576))
        (PORT d[12] (2731:2731:2731) (3196:3196:3196))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT stall (1826:1826:1826) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1253:1253:1253))
        (PORT datab (713:713:713) (839:839:839))
        (PORT datac (754:754:754) (901:901:901))
        (PORT datad (1276:1276:1276) (1485:1485:1485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3775w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (573:573:573))
        (PORT datab (141:141:141) (182:182:182))
        (PORT datac (458:458:458) (560:560:560))
        (PORT datad (458:458:458) (566:566:566))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2544:2544:2544))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2239:2239:2239))
        (PORT d[1] (2218:2218:2218) (2599:2599:2599))
        (PORT d[2] (2604:2604:2604) (3069:3069:3069))
        (PORT d[3] (1908:1908:1908) (2233:2233:2233))
        (PORT d[4] (1753:1753:1753) (2050:2050:2050))
        (PORT d[5] (2052:2052:2052) (2337:2337:2337))
        (PORT d[6] (4885:4885:4885) (5700:5700:5700))
        (PORT d[7] (2490:2490:2490) (2925:2925:2925))
        (PORT d[8] (2388:2388:2388) (2693:2693:2693))
        (PORT d[9] (2392:2392:2392) (2756:2756:2756))
        (PORT d[10] (1132:1132:1132) (1320:1320:1320))
        (PORT d[11] (2462:2462:2462) (2900:2900:2900))
        (PORT d[12] (2432:2432:2432) (2808:2808:2808))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1410:1410:1410))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2740:2740:2740))
        (PORT d[1] (2515:2515:2515) (2933:2933:2933))
        (PORT d[2] (1173:1173:1173) (1354:1354:1354))
        (PORT d[3] (1779:1779:1779) (2100:2100:2100))
        (PORT d[4] (2348:2348:2348) (2748:2748:2748))
        (PORT d[5] (1919:1919:1919) (2166:2166:2166))
        (PORT d[6] (1561:1561:1561) (1833:1833:1833))
        (PORT d[7] (1895:1895:1895) (2222:2222:2222))
        (PORT d[8] (1846:1846:1846) (2091:2091:2091))
        (PORT d[9] (1910:1910:1910) (2218:2218:2218))
        (PORT d[10] (2364:2364:2364) (2697:2697:2697))
        (PORT d[11] (1876:1876:1876) (2128:2128:2128))
        (PORT d[12] (2112:2112:2112) (2480:2480:2480))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT stall (1474:1474:1474) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3755w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (597:597:597))
        (PORT datab (141:141:141) (183:183:183))
        (PORT datac (459:459:459) (561:561:561))
        (PORT datad (451:451:451) (543:543:543))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2567:2567:2567))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3513:3513:3513))
        (PORT d[1] (2703:2703:2703) (3185:3185:3185))
        (PORT d[2] (2872:2872:2872) (3359:3359:3359))
        (PORT d[3] (2252:2252:2252) (2638:2638:2638))
        (PORT d[4] (2579:2579:2579) (2993:2993:2993))
        (PORT d[5] (3242:3242:3242) (3666:3666:3666))
        (PORT d[6] (3419:3419:3419) (3929:3929:3929))
        (PORT d[7] (2237:2237:2237) (2651:2651:2651))
        (PORT d[8] (3166:3166:3166) (3609:3609:3609))
        (PORT d[9] (1968:1968:1968) (2230:2230:2230))
        (PORT d[10] (1814:1814:1814) (2135:2135:2135))
        (PORT d[11] (2536:2536:2536) (2977:2977:2977))
        (PORT d[12] (2527:2527:2527) (2914:2914:2914))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1649:1649:1649))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (3096:3096:3096))
        (PORT d[1] (3018:3018:3018) (3491:3491:3491))
        (PORT d[2] (2144:2144:2144) (2478:2478:2478))
        (PORT d[3] (2620:2620:2620) (3097:3097:3097))
        (PORT d[4] (2737:2737:2737) (3190:3190:3190))
        (PORT d[5] (3317:3317:3317) (3731:3731:3731))
        (PORT d[6] (2017:2017:2017) (2337:2337:2337))
        (PORT d[7] (2487:2487:2487) (2916:2916:2916))
        (PORT d[8] (2210:2210:2210) (2525:2525:2525))
        (PORT d[9] (2436:2436:2436) (2825:2825:2825))
        (PORT d[10] (1440:1440:1440) (1691:1691:1691))
        (PORT d[11] (2366:2366:2366) (2701:2701:2701))
        (PORT d[12] (1937:1937:1937) (2271:2271:2271))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT stall (1568:1568:1568) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (928:928:928))
        (PORT datab (712:712:712) (839:839:839))
        (PORT datac (1052:1052:1052) (1229:1229:1229))
        (PORT datad (922:922:922) (1074:1074:1074))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (793:793:793))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (690:690:690) (811:811:811))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (789:789:789) (904:904:904))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3785w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (457:457:457))
        (PORT datab (484:484:484) (575:575:575))
        (PORT datac (346:346:346) (420:420:420))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3778:3778:3778))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3991:3991:3991))
        (PORT d[1] (1278:1278:1278) (1494:1494:1494))
        (PORT d[2] (1555:1555:1555) (1829:1829:1829))
        (PORT d[3] (3056:3056:3056) (3536:3536:3536))
        (PORT d[4] (2639:2639:2639) (3101:3101:3101))
        (PORT d[5] (4366:4366:4366) (5045:5045:5045))
        (PORT d[6] (4545:4545:4545) (5258:5258:5258))
        (PORT d[7] (1925:1925:1925) (2253:2253:2253))
        (PORT d[8] (1325:1325:1325) (1567:1567:1567))
        (PORT d[9] (4133:4133:4133) (4765:4765:4765))
        (PORT d[10] (2364:2364:2364) (2734:2734:2734))
        (PORT d[11] (1774:1774:1774) (2087:2087:2087))
        (PORT d[12] (2879:2879:2879) (3338:3338:3338))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1587:1587:1587))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (4196:4196:4196))
        (PORT d[1] (2085:2085:2085) (2415:2415:2415))
        (PORT d[2] (2346:2346:2346) (2720:2720:2720))
        (PORT d[3] (1541:1541:1541) (1815:1815:1815))
        (PORT d[4] (1450:1450:1450) (1683:1683:1683))
        (PORT d[5] (2428:2428:2428) (2808:2808:2808))
        (PORT d[6] (1478:1478:1478) (1743:1743:1743))
        (PORT d[7] (2645:2645:2645) (3120:3120:3120))
        (PORT d[8] (1938:1938:1938) (2233:2233:2233))
        (PORT d[9] (2244:2244:2244) (2606:2606:2606))
        (PORT d[10] (1655:1655:1655) (1959:1959:1959))
        (PORT d[11] (1977:1977:1977) (2242:2242:2242))
        (PORT d[12] (1927:1927:1927) (2224:2224:2224))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT stall (1533:1533:1533) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3805w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (564:564:564))
        (PORT datab (371:371:371) (451:451:451))
        (PORT datac (103:103:103) (131:131:131))
        (PORT datad (724:724:724) (858:858:858))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3898:3898:3898))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (4136:4136:4136))
        (PORT d[1] (2800:2800:2800) (3283:3283:3283))
        (PORT d[2] (1558:1558:1558) (1835:1835:1835))
        (PORT d[3] (2565:2565:2565) (2984:2984:2984))
        (PORT d[4] (2630:2630:2630) (3063:3063:3063))
        (PORT d[5] (3360:3360:3360) (3872:3872:3872))
        (PORT d[6] (3364:3364:3364) (3879:3879:3879))
        (PORT d[7] (1445:1445:1445) (1709:1709:1709))
        (PORT d[8] (1758:1758:1758) (2073:2073:2073))
        (PORT d[9] (5008:5008:5008) (5650:5650:5650))
        (PORT d[10] (3287:3287:3287) (3794:3794:3794))
        (PORT d[11] (1769:1769:1769) (2042:2042:2042))
        (PORT d[12] (3713:3713:3713) (4309:4309:4309))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1876:1876:1876))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2353:2353:2353))
        (PORT d[1] (2685:2685:2685) (3097:3097:3097))
        (PORT d[2] (3426:3426:3426) (3912:3912:3912))
        (PORT d[3] (2026:2026:2026) (2383:2383:2383))
        (PORT d[4] (1900:1900:1900) (2225:2225:2225))
        (PORT d[5] (1967:1967:1967) (2305:2305:2305))
        (PORT d[6] (3054:3054:3054) (3486:3486:3486))
        (PORT d[7] (1507:1507:1507) (1772:1772:1772))
        (PORT d[8] (1348:1348:1348) (1589:1589:1589))
        (PORT d[9] (2164:2164:2164) (2502:2502:2502))
        (PORT d[10] (2580:2580:2580) (3027:3027:3027))
        (PORT d[11] (1529:1529:1529) (1785:1785:1785))
        (PORT d[12] (1941:1941:1941) (2270:2270:2270))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT stall (1508:1508:1508) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1743:1743:1743))
        (PORT datab (720:720:720) (857:857:857))
        (PORT datac (718:718:718) (865:865:865))
        (PORT datad (1392:1392:1392) (1584:1584:1584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (789:789:789))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (773:773:773) (896:896:896))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (507:507:507) (600:600:600))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3837w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (569:569:569))
        (PORT datab (412:412:412) (498:498:498))
        (PORT datac (430:430:430) (538:538:538))
        (PORT datad (439:439:439) (533:533:533))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3837w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (469:469:469))
        (PORT datab (375:375:375) (460:460:460))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (456:456:456) (532:532:532))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3422:3422:3422))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3465:3465:3465))
        (PORT d[1] (2319:2319:2319) (2735:2735:2735))
        (PORT d[2] (2710:2710:2710) (3183:3183:3183))
        (PORT d[3] (1859:1859:1859) (2177:2177:2177))
        (PORT d[4] (2298:2298:2298) (2685:2685:2685))
        (PORT d[5] (2682:2682:2682) (3062:3062:3062))
        (PORT d[6] (2724:2724:2724) (3101:3101:3101))
        (PORT d[7] (2214:2214:2214) (2606:2606:2606))
        (PORT d[8] (3844:3844:3844) (4424:4424:4424))
        (PORT d[9] (4876:4876:4876) (5514:5514:5514))
        (PORT d[10] (2696:2696:2696) (3085:3085:3085))
        (PORT d[11] (1913:1913:1913) (2234:2234:2234))
        (PORT d[12] (3319:3319:3319) (3872:3872:3872))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1580:1580:1580))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2113:2113:2113))
        (PORT d[1] (1918:1918:1918) (2224:2224:2224))
        (PORT d[2] (2833:2833:2833) (3236:3236:3236))
        (PORT d[3] (1231:1231:1231) (1435:1435:1435))
        (PORT d[4] (2433:2433:2433) (2823:2823:2823))
        (PORT d[5] (1807:1807:1807) (2111:2111:2111))
        (PORT d[6] (1725:1725:1725) (2049:2049:2049))
        (PORT d[7] (1313:1313:1313) (1556:1556:1556))
        (PORT d[8] (1366:1366:1366) (1614:1614:1614))
        (PORT d[9] (1770:1770:1770) (2052:2052:2052))
        (PORT d[10] (1629:1629:1629) (1933:1933:1933))
        (PORT d[11] (2097:2097:2097) (2381:2381:2381))
        (PORT d[12] (1596:1596:1596) (1857:1857:1857))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT stall (1928:1928:1928) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (888:888:888))
        (PORT datab (533:533:533) (622:622:622))
        (PORT datac (703:703:703) (835:835:835))
        (PORT datad (972:972:972) (1126:1126:1126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3516w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (947:947:947))
        (PORT datab (554:554:554) (666:666:666))
        (PORT datac (393:393:393) (473:473:473))
        (PORT datad (459:459:459) (536:536:536))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3629w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (571:571:571))
        (PORT datab (461:461:461) (563:563:563))
        (PORT datac (433:433:433) (540:540:540))
        (PORT datad (118:118:118) (148:148:148))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (3274:3274:3274))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (4311:4311:4311))
        (PORT d[1] (2999:2999:2999) (3486:3486:3486))
        (PORT d[2] (2083:2083:2083) (2445:2445:2445))
        (PORT d[3] (2013:2013:2013) (2356:2356:2356))
        (PORT d[4] (2500:2500:2500) (2896:2896:2896))
        (PORT d[5] (3364:3364:3364) (3865:3865:3865))
        (PORT d[6] (2981:2981:2981) (3426:3426:3426))
        (PORT d[7] (2608:2608:2608) (3064:3064:3064))
        (PORT d[8] (3536:3536:3536) (3993:3993:3993))
        (PORT d[9] (2429:2429:2429) (2751:2751:2751))
        (PORT d[10] (2867:2867:2867) (3298:3298:3298))
        (PORT d[11] (1888:1888:1888) (2209:2209:2209))
        (PORT d[12] (3386:3386:3386) (3945:3945:3945))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1510:1510:1510))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1839:1839:1839))
        (PORT d[1] (3370:3370:3370) (3906:3906:3906))
        (PORT d[2] (2972:2972:2972) (3402:3402:3402))
        (PORT d[3] (3173:3173:3173) (3726:3726:3726))
        (PORT d[4] (3029:3029:3029) (3446:3446:3446))
        (PORT d[5] (2533:2533:2533) (2948:2948:2948))
        (PORT d[6] (1453:1453:1453) (1728:1728:1728))
        (PORT d[7] (1171:1171:1171) (1388:1388:1388))
        (PORT d[8] (1178:1178:1178) (1387:1387:1387))
        (PORT d[9] (1752:1752:1752) (2031:2031:2031))
        (PORT d[10] (1138:1138:1138) (1351:1351:1351))
        (PORT d[11] (3490:3490:3490) (3941:3941:3941))
        (PORT d[12] (2122:2122:2122) (2460:2460:2460))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT stall (2130:2130:2130) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3609w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (571:571:571))
        (PORT datab (460:460:460) (563:563:563))
        (PORT datac (432:432:432) (540:540:540))
        (PORT datad (119:119:119) (149:149:149))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (4084:4084:4084))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (4337:4337:4337))
        (PORT d[1] (3118:3118:3118) (3644:3644:3644))
        (PORT d[2] (1523:1523:1523) (1802:1802:1802))
        (PORT d[3] (2577:2577:2577) (3001:3001:3001))
        (PORT d[4] (2814:2814:2814) (3270:3270:3270))
        (PORT d[5] (3387:3387:3387) (3907:3907:3907))
        (PORT d[6] (3537:3537:3537) (4068:4068:4068))
        (PORT d[7] (1253:1253:1253) (1491:1491:1491))
        (PORT d[8] (1734:1734:1734) (2042:2042:2042))
        (PORT d[9] (5175:5175:5175) (5838:5838:5838))
        (PORT d[10] (3475:3475:3475) (4011:4011:4011))
        (PORT d[11] (2936:2936:2936) (3396:3396:3396))
        (PORT d[12] (3734:3734:3734) (4337:4337:4337))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1761:1761:1761))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2552:2552:2552))
        (PORT d[1] (2878:2878:2878) (3328:3328:3328))
        (PORT d[2] (3605:3605:3605) (4115:4115:4115))
        (PORT d[3] (2208:2208:2208) (2591:2591:2591))
        (PORT d[4] (1910:1910:1910) (2233:2233:2233))
        (PORT d[5] (2153:2153:2153) (2522:2522:2522))
        (PORT d[6] (3233:3233:3233) (3687:3687:3687))
        (PORT d[7] (1653:1653:1653) (1933:1933:1933))
        (PORT d[8] (1398:1398:1398) (1641:1641:1641))
        (PORT d[9] (2345:2345:2345) (2710:2710:2710))
        (PORT d[10] (2627:2627:2627) (3088:3088:3088))
        (PORT d[11] (1509:1509:1509) (1756:1756:1756))
        (PORT d[12] (1780:1780:1780) (2090:2090:2090))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT stall (1702:1702:1702) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (911:911:911))
        (PORT datab (745:745:745) (881:881:881))
        (PORT datac (1068:1068:1068) (1212:1212:1212))
        (PORT datad (1289:1289:1289) (1479:1479:1479))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3506w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (962:962:962))
        (PORT datab (431:431:431) (528:528:528))
        (PORT datac (455:455:455) (531:531:531))
        (PORT datad (643:643:643) (752:752:752))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3599w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (575:575:575))
        (PORT datab (141:141:141) (183:183:183))
        (PORT datac (556:556:556) (679:679:679))
        (PORT datad (454:454:454) (558:558:558))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3870:3870:3870))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (4120:4120:4120))
        (PORT d[1] (3013:3013:3013) (3522:3522:3522))
        (PORT d[2] (2086:2086:2086) (2437:2437:2437))
        (PORT d[3] (2397:2397:2397) (2794:2794:2794))
        (PORT d[4] (2630:2630:2630) (3062:3062:3062))
        (PORT d[5] (3185:3185:3185) (3670:3670:3670))
        (PORT d[6] (3369:3369:3369) (3883:3883:3883))
        (PORT d[7] (2339:2339:2339) (2725:2725:2725))
        (PORT d[8] (1763:1763:1763) (2079:2079:2079))
        (PORT d[9] (5034:5034:5034) (5682:5682:5682))
        (PORT d[10] (3124:3124:3124) (3609:3609:3609))
        (PORT d[11] (2746:2746:2746) (3177:3177:3177))
        (PORT d[12] (3538:3538:3538) (4106:4106:4106))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1544:1544:1544))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2350:2350:2350))
        (PORT d[1] (2513:2513:2513) (2911:2911:2911))
        (PORT d[2] (3425:3425:3425) (3911:3911:3911))
        (PORT d[3] (2003:2003:2003) (2354:2354:2354))
        (PORT d[4] (1819:1819:1819) (2120:2120:2120))
        (PORT d[5] (1947:1947:1947) (2277:2277:2277))
        (PORT d[6] (3047:3047:3047) (3478:3478:3478))
        (PORT d[7] (1519:1519:1519) (1790:1790:1790))
        (PORT d[8] (1218:1218:1218) (1440:1440:1440))
        (PORT d[9] (2169:2169:2169) (2514:2514:2514))
        (PORT d[10] (2438:2438:2438) (2871:2871:2871))
        (PORT d[11] (1553:1553:1553) (1817:1817:1817))
        (PORT d[12] (1954:1954:1954) (2284:2284:2284))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT stall (1682:1682:1682) (1491:1491:1491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3619w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (581:581:581))
        (PORT datab (478:478:478) (590:590:590))
        (PORT datac (566:566:566) (689:689:689))
        (PORT datad (115:115:115) (146:146:146))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3780:3780:3780))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2615:2615:2615))
        (PORT d[1] (2062:2062:2062) (2442:2442:2442))
        (PORT d[2] (2573:2573:2573) (3003:3003:3003))
        (PORT d[3] (2253:2253:2253) (2641:2641:2641))
        (PORT d[4] (2062:2062:2062) (2416:2416:2416))
        (PORT d[5] (1874:1874:1874) (2138:2138:2138))
        (PORT d[6] (2618:2618:2618) (3007:3007:3007))
        (PORT d[7] (1883:1883:1883) (2230:2230:2230))
        (PORT d[8] (3310:3310:3310) (3771:3771:3771))
        (PORT d[9] (3447:3447:3447) (3900:3900:3900))
        (PORT d[10] (1793:1793:1793) (2053:2053:2053))
        (PORT d[11] (1343:1343:1343) (1567:1567:1567))
        (PORT d[12] (2125:2125:2125) (2479:2479:2479))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1315:1315:1315))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1264:1264:1264))
        (PORT d[1] (2145:2145:2145) (2497:2497:2497))
        (PORT d[2] (2276:2276:2276) (2584:2584:2584))
        (PORT d[3] (1418:1418:1418) (1687:1687:1687))
        (PORT d[4] (1805:1805:1805) (2069:2069:2069))
        (PORT d[5] (2361:2361:2361) (2762:2762:2762))
        (PORT d[6] (2019:2019:2019) (2381:2381:2381))
        (PORT d[7] (1876:1876:1876) (2153:2153:2153))
        (PORT d[8] (1678:1678:1678) (1942:1942:1942))
        (PORT d[9] (2062:2062:2062) (2334:2334:2334))
        (PORT d[10] (1911:1911:1911) (2247:2247:2247))
        (PORT d[11] (2244:2244:2244) (2533:2533:2533))
        (PORT d[12] (1821:1821:1821) (2127:2127:2127))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT stall (2150:2150:2150) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (910:910:910))
        (PORT datab (742:742:742) (878:878:878))
        (PORT datac (1118:1118:1118) (1283:1283:1283))
        (PORT datad (1308:1308:1308) (1475:1475:1475))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3496w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (574:574:574))
        (PORT datab (462:462:462) (565:565:565))
        (PORT datac (435:435:435) (543:543:543))
        (PORT datad (112:112:112) (142:142:142))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3987:3987:3987))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1930:1930:1930))
        (PORT d[1] (1978:1978:1978) (2335:2335:2335))
        (PORT d[2] (2085:2085:2085) (2416:2416:2416))
        (PORT d[3] (1360:1360:1360) (1580:1580:1580))
        (PORT d[4] (1893:1893:1893) (2207:2207:2207))
        (PORT d[5] (1045:1045:1045) (1197:1197:1197))
        (PORT d[6] (992:992:992) (1140:1140:1140))
        (PORT d[7] (1661:1661:1661) (1928:1928:1928))
        (PORT d[8] (1103:1103:1103) (1275:1275:1275))
        (PORT d[9] (985:985:985) (1130:1130:1130))
        (PORT d[10] (1061:1061:1061) (1226:1226:1226))
        (PORT d[11] (1086:1086:1086) (1253:1253:1253))
        (PORT d[12] (891:891:891) (1031:1031:1031))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (864:864:864))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (862:862:862) (1003:1003:1003))
        (PORT d[1] (746:746:746) (865:865:865))
        (PORT d[2] (1605:1605:1605) (1832:1832:1832))
        (PORT d[3] (1551:1551:1551) (1823:1823:1823))
        (PORT d[4] (706:706:706) (810:810:810))
        (PORT d[5] (2136:2136:2136) (2487:2487:2487))
        (PORT d[6] (1232:1232:1232) (1453:1453:1453))
        (PORT d[7] (1786:1786:1786) (2086:2086:2086))
        (PORT d[8] (1307:1307:1307) (1520:1520:1520))
        (PORT d[9] (852:852:852) (981:981:981))
        (PORT d[10] (1655:1655:1655) (1928:1928:1928))
        (PORT d[11] (1622:1622:1622) (1837:1837:1837))
        (PORT d[12] (851:851:851) (976:976:976))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT stall (1170:1170:1170) (1077:1077:1077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3476w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (568:568:568))
        (PORT datab (459:459:459) (561:561:561))
        (PORT datac (430:430:430) (537:537:537))
        (PORT datad (123:123:123) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2569:2569:2569))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3721:3721:3721))
        (PORT d[1] (2897:2897:2897) (3410:3410:3410))
        (PORT d[2] (2300:2300:2300) (2695:2695:2695))
        (PORT d[3] (2269:2269:2269) (2654:2654:2654))
        (PORT d[4] (2609:2609:2609) (3029:3029:3029))
        (PORT d[5] (3429:3429:3429) (3880:3880:3880))
        (PORT d[6] (3244:3244:3244) (3737:3737:3737))
        (PORT d[7] (2429:2429:2429) (2868:2868:2868))
        (PORT d[8] (3335:3335:3335) (3799:3799:3799))
        (PORT d[9] (2116:2116:2116) (2396:2396:2396))
        (PORT d[10] (2146:2146:2146) (2508:2508:2508))
        (PORT d[11] (2715:2715:2715) (3181:3181:3181))
        (PORT d[12] (2711:2711:2711) (3122:3122:3122))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1178:1178:1178))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1827:1827:1827))
        (PORT d[1] (2478:2478:2478) (2875:2875:2875))
        (PORT d[2] (2312:2312:2312) (2678:2678:2678))
        (PORT d[3] (2787:2787:2787) (3282:3282:3282))
        (PORT d[4] (2911:2911:2911) (3386:3386:3386))
        (PORT d[5] (3061:3061:3061) (3519:3519:3519))
        (PORT d[6] (1001:1001:1001) (1172:1172:1172))
        (PORT d[7] (1894:1894:1894) (2222:2222:2222))
        (PORT d[8] (2269:2269:2269) (2649:2649:2649))
        (PORT d[9] (2270:2270:2270) (2633:2633:2633))
        (PORT d[10] (1256:1256:1256) (1476:1476:1476))
        (PORT d[11] (2546:2546:2546) (2906:2906:2906))
        (PORT d[12] (1601:1601:1601) (1857:1857:1857))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT stall (1577:1577:1577) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (911:911:911))
        (PORT datab (743:743:743) (880:880:880))
        (PORT datac (338:338:338) (385:385:385))
        (PORT datad (1486:1486:1486) (1717:1717:1717))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3465w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (575:575:575))
        (PORT datab (475:475:475) (587:587:587))
        (PORT datac (558:558:558) (680:680:680))
        (PORT datad (126:126:126) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (4293:4293:4293))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4703:4703:4703))
        (PORT d[1] (3023:3023:3023) (3554:3554:3554))
        (PORT d[2] (2435:2435:2435) (2837:2837:2837))
        (PORT d[3] (2407:2407:2407) (2803:2803:2803))
        (PORT d[4] (2125:2125:2125) (2483:2483:2483))
        (PORT d[5] (3482:3482:3482) (4004:4004:4004))
        (PORT d[6] (3415:3415:3415) (3950:3950:3950))
        (PORT d[7] (2347:2347:2347) (2745:2745:2745))
        (PORT d[8] (4227:4227:4227) (4861:4861:4861))
        (PORT d[9] (5592:5592:5592) (6305:6305:6305))
        (PORT d[10] (3341:3341:3341) (3868:3868:3868))
        (PORT d[11] (2494:2494:2494) (2911:2911:2911))
        (PORT d[12] (3055:3055:3055) (3561:3561:3561))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1840:1840:1840))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2102:2102:2102))
        (PORT d[1] (2727:2727:2727) (3162:3162:3162))
        (PORT d[2] (4194:4194:4194) (4747:4747:4747))
        (PORT d[3] (1553:1553:1553) (1839:1839:1839))
        (PORT d[4] (2276:2276:2276) (2646:2646:2646))
        (PORT d[5] (1873:1873:1873) (2188:2188:2188))
        (PORT d[6] (2779:2779:2779) (3201:3201:3201))
        (PORT d[7] (1586:1586:1586) (1878:1878:1878))
        (PORT d[8] (1711:1711:1711) (1999:1999:1999))
        (PORT d[9] (2776:2776:2776) (3191:3191:3191))
        (PORT d[10] (2371:2371:2371) (2793:2793:2793))
        (PORT d[11] (1994:1994:1994) (2327:2327:2327))
        (PORT d[12] (1921:1921:1921) (2248:2248:2248))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT stall (1861:1861:1861) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3486w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (574:574:574))
        (PORT datab (474:474:474) (586:586:586))
        (PORT datac (556:556:556) (678:678:678))
        (PORT datad (127:127:127) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3577:3577:3577))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2593:2593:2593))
        (PORT d[1] (2089:2089:2089) (2469:2469:2469))
        (PORT d[2] (2416:2416:2416) (2825:2825:2825))
        (PORT d[3] (2067:2067:2067) (2425:2425:2425))
        (PORT d[4] (1896:1896:1896) (2229:2229:2229))
        (PORT d[5] (1734:1734:1734) (1976:1976:1976))
        (PORT d[6] (2278:2278:2278) (2590:2590:2590))
        (PORT d[7] (1957:1957:1957) (2304:2304:2304))
        (PORT d[8] (3441:3441:3441) (3916:3916:3916))
        (PORT d[9] (3926:3926:3926) (4444:4444:4444))
        (PORT d[10] (2266:2266:2266) (2589:2589:2589))
        (PORT d[11] (1323:1323:1323) (1545:1545:1545))
        (PORT d[12] (2114:2114:2114) (2460:2460:2460))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1145:1145:1145))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1092:1092:1092))
        (PORT d[1] (2275:2275:2275) (2640:2640:2640))
        (PORT d[2] (2281:2281:2281) (2593:2593:2593))
        (PORT d[3] (1406:1406:1406) (1672:1672:1672))
        (PORT d[4] (1953:1953:1953) (2236:2236:2236))
        (PORT d[5] (2550:2550:2550) (2980:2980:2980))
        (PORT d[6] (1998:1998:1998) (2353:2353:2353))
        (PORT d[7] (1888:1888:1888) (2171:2171:2171))
        (PORT d[8] (1664:1664:1664) (1923:1923:1923))
        (PORT d[9] (2241:2241:2241) (2538:2538:2538))
        (PORT d[10] (1579:1579:1579) (1866:1866:1866))
        (PORT d[11] (2526:2526:2526) (2858:2858:2858))
        (PORT d[12] (1815:1815:1815) (2119:2119:2119))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT stall (1806:1806:1806) (1588:1588:1588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (912:912:912))
        (PORT datab (1190:1190:1190) (1391:1391:1391))
        (PORT datac (729:729:729) (859:859:859))
        (PORT datad (1481:1481:1481) (1692:1692:1692))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3569w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (567:567:567))
        (PORT datab (459:459:459) (561:561:561))
        (PORT datac (429:429:429) (537:537:537))
        (PORT datad (124:124:124) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2853:2853:2853))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4342:4342:4342) (4918:4918:4918))
        (PORT d[1] (1974:1974:1974) (2317:2317:2317))
        (PORT d[2] (2059:2059:2059) (2405:2405:2405))
        (PORT d[3] (2550:2550:2550) (2973:2973:2973))
        (PORT d[4] (1287:1287:1287) (1497:1497:1497))
        (PORT d[5] (4180:4180:4180) (4794:4794:4794))
        (PORT d[6] (3541:3541:3541) (4063:4063:4063))
        (PORT d[7] (2090:2090:2090) (2479:2479:2479))
        (PORT d[8] (1767:1767:1767) (2018:2018:2018))
        (PORT d[9] (1475:1475:1475) (1687:1687:1687))
        (PORT d[10] (3638:3638:3638) (4190:4190:4190))
        (PORT d[11] (1909:1909:1909) (2246:2246:2246))
        (PORT d[12] (3927:3927:3927) (4566:4566:4566))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1175:1175:1175))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2459:2459:2459))
        (PORT d[1] (2256:2256:2256) (2611:2611:2611))
        (PORT d[2] (3729:3729:3729) (4265:4265:4265))
        (PORT d[3] (1612:1612:1612) (1913:1913:1913))
        (PORT d[4] (1388:1388:1388) (1567:1567:1567))
        (PORT d[5] (2102:2102:2102) (2445:2445:2445))
        (PORT d[6] (2127:2127:2127) (2498:2498:2498))
        (PORT d[7] (1514:1514:1514) (1776:1776:1776))
        (PORT d[8] (1570:1570:1570) (1841:1841:1841))
        (PORT d[9] (1497:1497:1497) (1729:1729:1729))
        (PORT d[10] (1322:1322:1322) (1559:1559:1559))
        (PORT d[11] (3645:3645:3645) (4128:4128:4128))
        (PORT d[12] (1453:1453:1453) (1635:1635:1635))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT stall (1904:1904:1904) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3589w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (568:568:568))
        (PORT datab (459:459:459) (561:561:561))
        (PORT datac (429:429:429) (537:537:537))
        (PORT datad (124:124:124) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2681:2681:2681))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (5135:5135:5135))
        (PORT d[1] (2673:2673:2673) (3145:3145:3145))
        (PORT d[2] (2842:2842:2842) (3312:3312:3312))
        (PORT d[3] (3614:3614:3614) (4183:4183:4183))
        (PORT d[4] (2643:2643:2643) (3073:3073:3073))
        (PORT d[5] (3743:3743:3743) (4322:4322:4322))
        (PORT d[6] (4632:4632:4632) (5283:5283:5283))
        (PORT d[7] (3857:3857:3857) (4472:4472:4472))
        (PORT d[8] (5436:5436:5436) (6246:6246:6246))
        (PORT d[9] (3712:3712:3712) (4252:4252:4252))
        (PORT d[10] (2297:2297:2297) (2713:2713:2713))
        (PORT d[11] (2926:2926:2926) (3390:3390:3390))
        (PORT d[12] (4373:4373:4373) (5052:5052:5052))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1352:1352:1352))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (3317:3317:3317))
        (PORT d[1] (3781:3781:3781) (4357:4357:4357))
        (PORT d[2] (4624:4624:4624) (5283:5283:5283))
        (PORT d[3] (1849:1849:1849) (2195:2195:2195))
        (PORT d[4] (3922:3922:3922) (4473:4473:4473))
        (PORT d[5] (3334:3334:3334) (3837:3837:3837))
        (PORT d[6] (1178:1178:1178) (1373:1373:1373))
        (PORT d[7] (1927:1927:1927) (2252:2252:2252))
        (PORT d[8] (1783:1783:1783) (2091:2091:2091))
        (PORT d[9] (2505:2505:2505) (2889:2889:2889))
        (PORT d[10] (2182:2182:2182) (2560:2560:2560))
        (PORT d[11] (3681:3681:3681) (4179:4179:4179))
        (PORT d[12] (3086:3086:3086) (3575:3575:3575))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT stall (2093:2093:2093) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (1055:1055:1055))
        (PORT datab (744:744:744) (880:880:880))
        (PORT datac (1025:1025:1025) (1184:1184:1184))
        (PORT datad (751:751:751) (883:883:883))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3579w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (576:576:576))
        (PORT datab (138:138:138) (180:180:180))
        (PORT datac (560:560:560) (682:682:682))
        (PORT datad (455:455:455) (559:559:559))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (4113:4113:4113))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4780:4780:4780))
        (PORT d[1] (1427:1427:1427) (1696:1696:1696))
        (PORT d[2] (2086:2086:2086) (2436:2436:2436))
        (PORT d[3] (3256:3256:3256) (3770:3770:3770))
        (PORT d[4] (1898:1898:1898) (2220:2220:2220))
        (PORT d[5] (4106:4106:4106) (4735:4735:4735))
        (PORT d[6] (4019:4019:4019) (4651:4651:4651))
        (PORT d[7] (1238:1238:1238) (1470:1470:1470))
        (PORT d[8] (5617:5617:5617) (6467:6467:6467))
        (PORT d[9] (5748:5748:5748) (6487:6487:6487))
        (PORT d[10] (3840:3840:3840) (4417:4417:4417))
        (PORT d[11] (1215:1215:1215) (1440:1440:1440))
        (PORT d[12] (4293:4293:4293) (4985:4985:4985))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1373:1373:1373))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1275:1275:1275))
        (PORT d[1] (2270:2270:2270) (2617:2617:2617))
        (PORT d[2] (4179:4179:4179) (4779:4779:4779))
        (PORT d[3] (1453:1453:1453) (1700:1700:1700))
        (PORT d[4] (1451:1451:1451) (1685:1685:1685))
        (PORT d[5] (1916:1916:1916) (2228:2228:2228))
        (PORT d[6] (2267:2267:2267) (2673:2673:2673))
        (PORT d[7] (1553:1553:1553) (1833:1833:1833))
        (PORT d[8] (1767:1767:1767) (2063:2063:2063))
        (PORT d[9] (1828:1828:1828) (2141:2141:2141))
        (PORT d[10] (2177:2177:2177) (2574:2574:2574))
        (PORT d[11] (1399:1399:1399) (1641:1641:1641))
        (PORT d[12] (1967:1967:1967) (2308:2308:2308))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT stall (1448:1448:1448) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3558w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (581:581:581))
        (PORT datab (130:130:130) (171:171:171))
        (PORT datac (565:565:565) (689:689:689))
        (PORT datad (457:457:457) (561:561:561))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3574:3574:3574))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1560:1560:1560))
        (PORT d[1] (1635:1635:1635) (1950:1950:1950))
        (PORT d[2] (1725:1725:1725) (2008:2008:2008))
        (PORT d[3] (1235:1235:1235) (1441:1441:1441))
        (PORT d[4] (1390:1390:1390) (1645:1645:1645))
        (PORT d[5] (2384:2384:2384) (2721:2721:2721))
        (PORT d[6] (2296:2296:2296) (2619:2619:2619))
        (PORT d[7] (1294:1294:1294) (1508:1508:1508))
        (PORT d[8] (1596:1596:1596) (1817:1817:1817))
        (PORT d[9] (4973:4973:4973) (5641:5641:5641))
        (PORT d[10] (1112:1112:1112) (1284:1284:1284))
        (PORT d[11] (1114:1114:1114) (1298:1298:1298))
        (PORT d[12] (1311:1311:1311) (1525:1525:1525))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1203:1203:1203))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (1009:1009:1009))
        (PORT d[1] (3063:3063:3063) (3545:3545:3545))
        (PORT d[2] (1430:1430:1430) (1631:1631:1631))
        (PORT d[3] (1202:1202:1202) (1432:1432:1432))
        (PORT d[4] (1099:1099:1099) (1267:1267:1267))
        (PORT d[5] (1743:1743:1743) (2040:2040:2040))
        (PORT d[6] (1203:1203:1203) (1419:1419:1419))
        (PORT d[7] (1420:1420:1420) (1671:1671:1671))
        (PORT d[8] (1113:1113:1113) (1303:1303:1303))
        (PORT d[9] (1283:1283:1283) (1460:1460:1460))
        (PORT d[10] (1178:1178:1178) (1396:1396:1396))
        (PORT d[11] (1936:1936:1936) (2186:2186:2186))
        (PORT d[12] (2042:2042:2042) (2383:2383:2383))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT stall (1963:1963:1963) (1727:1727:1727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (911:911:911))
        (PORT datab (745:745:745) (881:881:881))
        (PORT datac (967:967:967) (1107:1107:1107))
        (PORT datad (672:672:672) (762:762:762))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (975:975:975))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (882:882:882) (1037:1037:1037))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (819:819:819) (949:949:949))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1307:1307:1307))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3516w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (570:570:570))
        (PORT datab (460:460:460) (562:562:562))
        (PORT datac (431:431:431) (539:539:539))
        (PORT datad (121:121:121) (151:151:151))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3794:3794:3794))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1718:1718:1718))
        (PORT d[1] (1819:1819:1819) (2160:2160:2160))
        (PORT d[2] (1916:1916:1916) (2228:2228:2228))
        (PORT d[3] (1575:1575:1575) (1821:1821:1821))
        (PORT d[4] (1565:1565:1565) (1842:1842:1842))
        (PORT d[5] (1229:1229:1229) (1410:1410:1410))
        (PORT d[6] (1060:1060:1060) (1228:1228:1228))
        (PORT d[7] (1485:1485:1485) (1730:1730:1730))
        (PORT d[8] (2098:2098:2098) (2388:2388:2388))
        (PORT d[9] (5002:5002:5002) (5679:5679:5679))
        (PORT d[10] (939:939:939) (1096:1096:1096))
        (PORT d[11] (1110:1110:1110) (1289:1289:1289))
        (PORT d[12] (1120:1120:1120) (1305:1305:1305))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1088:1088:1088))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (714:714:714) (829:829:829))
        (PORT d[1] (3244:3244:3244) (3750:3750:3750))
        (PORT d[2] (1430:1430:1430) (1629:1629:1629))
        (PORT d[3] (1381:1381:1381) (1635:1635:1635))
        (PORT d[4] (932:932:932) (1080:1080:1080))
        (PORT d[5] (1802:1802:1802) (2112:2112:2112))
        (PORT d[6] (1396:1396:1396) (1640:1640:1640))
        (PORT d[7] (1615:1615:1615) (1892:1892:1892))
        (PORT d[8] (1129:1129:1129) (1320:1320:1320))
        (PORT d[9] (1023:1023:1023) (1172:1172:1172))
        (PORT d[10] (1485:1485:1485) (1739:1739:1739))
        (PORT d[11] (1443:1443:1443) (1640:1640:1640))
        (PORT d[12] (1048:1048:1048) (1207:1207:1207))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT stall (2176:2176:2176) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3506w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (576:576:576))
        (PORT datab (139:139:139) (181:181:181))
        (PORT datac (558:558:558) (681:681:681))
        (PORT datad (455:455:455) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3381:3381:3381))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (3011:3011:3011))
        (PORT d[1] (1888:1888:1888) (2247:2247:2247))
        (PORT d[2] (2772:2772:2772) (3227:3227:3227))
        (PORT d[3] (2435:2435:2435) (2844:2844:2844))
        (PORT d[4] (2284:2284:2284) (2673:2673:2673))
        (PORT d[5] (1553:1553:1553) (1768:1768:1768))
        (PORT d[6] (2974:2974:2974) (3417:3417:3417))
        (PORT d[7] (2234:2234:2234) (2624:2624:2624))
        (PORT d[8] (3646:3646:3646) (4150:4150:4150))
        (PORT d[9] (4278:4278:4278) (4844:4844:4844))
        (PORT d[10] (2770:2770:2770) (3158:3158:3158))
        (PORT d[11] (1310:1310:1310) (1536:1536:1536))
        (PORT d[12] (1704:1704:1704) (1977:1977:1977))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1531:1531:1531))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1254:1254:1254))
        (PORT d[1] (2497:2497:2497) (2891:2891:2891))
        (PORT d[2] (1794:1794:1794) (2037:2037:2037))
        (PORT d[3] (1588:1588:1588) (1875:1875:1875))
        (PORT d[4] (1613:1613:1613) (1847:1847:1847))
        (PORT d[5] (2201:2201:2201) (2599:2599:2599))
        (PORT d[6] (1866:1866:1866) (2212:2212:2212))
        (PORT d[7] (1456:1456:1456) (1721:1721:1721))
        (PORT d[8] (1534:1534:1534) (1785:1785:1785))
        (PORT d[9] (1757:1757:1757) (1987:1987:1987))
        (PORT d[10] (1572:1572:1572) (1855:1855:1855))
        (PORT d[11] (1955:1955:1955) (2207:2207:2207))
        (PORT d[12] (1981:1981:1981) (2301:2301:2301))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT stall (2360:2360:2360) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (911:911:911))
        (PORT datab (556:556:556) (648:648:648))
        (PORT datac (725:725:725) (854:854:854))
        (PORT datad (1142:1142:1142) (1288:1288:1288))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3536w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (570:570:570))
        (PORT datab (460:460:460) (562:562:562))
        (PORT datac (431:431:431) (539:539:539))
        (PORT datad (121:121:121) (151:151:151))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (4277:4277:4277))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4709:4709:4709))
        (PORT d[1] (3043:3043:3043) (3581:3581:3581))
        (PORT d[2] (2417:2417:2417) (2815:2815:2815))
        (PORT d[3] (2238:2238:2238) (2612:2612:2612))
        (PORT d[4] (2820:2820:2820) (3285:3285:3285))
        (PORT d[5] (3505:3505:3505) (4037:4037:4037))
        (PORT d[6] (3275:3275:3275) (3795:3795:3795))
        (PORT d[7] (2189:2189:2189) (2567:2567:2567))
        (PORT d[8] (4233:4233:4233) (4863:4863:4863))
        (PORT d[9] (5581:5581:5581) (6291:6291:6291))
        (PORT d[10] (3334:3334:3334) (3859:3859:3859))
        (PORT d[11] (2498:2498:2498) (2918:2918:2918))
        (PORT d[12] (3550:3550:3550) (4120:4120:4120))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1783:1783:1783))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2099:2099:2099))
        (PORT d[1] (2561:2561:2561) (2979:2979:2979))
        (PORT d[2] (3908:3908:3908) (4427:4427:4427))
        (PORT d[3] (1563:1563:1563) (1849:1849:1849))
        (PORT d[4] (2098:2098:2098) (2444:2444:2444))
        (PORT d[5] (1726:1726:1726) (2020:2020:2020))
        (PORT d[6] (2901:2901:2901) (3325:3325:3325))
        (PORT d[7] (1868:1868:1868) (2195:2195:2195))
        (PORT d[8] (1448:1448:1448) (1712:1712:1712))
        (PORT d[9] (1879:1879:1879) (2195:2195:2195))
        (PORT d[10] (2179:2179:2179) (2570:2570:2570))
        (PORT d[11] (1964:1964:1964) (2286:2286:2286))
        (PORT d[12] (1943:1943:1943) (2274:2274:2274))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT stall (2403:2403:2403) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3526w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (577:577:577))
        (PORT datab (476:476:476) (588:588:588))
        (PORT datac (560:560:560) (683:683:683))
        (PORT datad (124:124:124) (155:155:155))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3890:3890:3890))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3472:3472:3472))
        (PORT d[1] (2288:2288:2288) (2711:2711:2711))
        (PORT d[2] (1916:1916:1916) (2242:2242:2242))
        (PORT d[3] (1677:1677:1677) (1973:1973:1973))
        (PORT d[4] (2261:2261:2261) (2640:2640:2640))
        (PORT d[5] (3182:3182:3182) (3621:3621:3621))
        (PORT d[6] (3424:3424:3424) (3941:3941:3941))
        (PORT d[7] (1947:1947:1947) (2284:2284:2284))
        (PORT d[8] (4316:4316:4316) (4968:4968:4968))
        (PORT d[9] (4699:4699:4699) (5318:5318:5318))
        (PORT d[10] (2764:2764:2764) (3162:3162:3162))
        (PORT d[11] (2203:2203:2203) (2556:2556:2556))
        (PORT d[12] (2990:2990:2990) (3476:3476:3476))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1755:1755:1755))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1719:1719:1719))
        (PORT d[1] (2142:2142:2142) (2491:2491:2491))
        (PORT d[2] (2852:2852:2852) (3244:3244:3244))
        (PORT d[3] (1622:1622:1622) (1916:1916:1916))
        (PORT d[4] (2237:2237:2237) (2600:2600:2600))
        (PORT d[5] (3135:3135:3135) (3566:3566:3566))
        (PORT d[6] (2529:2529:2529) (2892:2892:2892))
        (PORT d[7] (1837:1837:1837) (2134:2134:2134))
        (PORT d[8] (1390:1390:1390) (1635:1635:1635))
        (PORT d[9] (2366:2366:2366) (2722:2722:2722))
        (PORT d[10] (2043:2043:2043) (2411:2411:2411))
        (PORT d[11] (2685:2685:2685) (3111:3111:3111))
        (PORT d[12] (1766:1766:1766) (2046:2046:2046))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT stall (1571:1571:1571) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1553:1553:1553))
        (PORT datab (747:747:747) (883:883:883))
        (PORT datac (1257:1257:1257) (1459:1459:1459))
        (PORT datad (752:752:752) (885:885:885))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (601:601:601))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (424:424:424) (485:485:485))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2953:2953:2953) (2615:2615:2615))
        (PORT ena (688:688:688) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (463:463:463))
        (PORT datab (586:586:586) (674:674:674))
        (PORT datad (548:548:548) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2463:2463:2463) (2833:2833:2833))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (647:647:647) (760:760:760))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (876:876:876) (972:972:972))
        (PORT clrn (2840:2840:2840) (2519:2519:2519))
        (PORT ena (799:799:799) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (688:688:688) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (443:443:443) (514:514:514))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2840:2840:2840) (2519:2519:2519))
        (PORT ena (799:799:799) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (598:598:598) (656:656:656))
        (PORT clrn (2840:2840:2840) (2519:2519:2519))
        (PORT ena (799:799:799) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (719:719:719) (813:813:813))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (200:200:200) (257:257:257))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (560:560:560) (645:645:645))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (566:566:566))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (501:501:501) (551:551:551))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2944:2944:2944) (3349:3349:3349))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (1086:1086:1086) (1279:1279:1279))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (652:652:652) (755:755:755))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (577:577:577) (667:667:667))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (782:782:782) (875:875:875))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (669:669:669) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (378:378:378))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (1006:1006:1006) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (523:523:523) (583:583:583))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (946:946:946) (1078:1078:1078))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (640:640:640) (735:735:735))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (399:399:399))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT asdata (508:508:508) (557:557:557))
        (PORT clrn (2820:2820:2820) (2506:2506:2506))
        (PORT ena (766:766:766) (847:847:847))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (827:827:827) (946:946:946))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (806:806:806) (926:926:926))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2979:2979:2979) (2631:2631:2631))
        (PORT ena (833:833:833) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT asdata (1204:1204:1204) (1352:1352:1352))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT asdata (974:974:974) (1084:1084:1084))
        (PORT clrn (2979:2979:2979) (2631:2631:2631))
        (PORT ena (833:833:833) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (563:563:563))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (258:258:258))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2953:2953:2953) (2615:2615:2615))
        (PORT ena (688:688:688) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (623:623:623) (725:725:725))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT asdata (668:668:668) (749:749:749))
        (PORT clrn (2953:2953:2953) (2615:2615:2615))
        (PORT ena (688:688:688) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (508:508:508) (600:600:600))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT asdata (708:708:708) (799:799:799))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (700:700:700) (810:810:810))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2979:2979:2979) (2631:2631:2631))
        (PORT ena (833:833:833) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT asdata (1042:1042:1042) (1178:1178:1178))
        (PORT clrn (2979:2979:2979) (2631:2631:2631))
        (PORT ena (833:833:833) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT asdata (671:671:671) (763:763:763))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (638:638:638) (733:733:733))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2979:2979:2979) (2631:2631:2631))
        (PORT ena (833:833:833) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (675:675:675) (794:794:794))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT asdata (737:737:737) (814:814:814))
        (PORT clrn (2979:2979:2979) (2631:2631:2631))
        (PORT ena (833:833:833) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (552:552:552))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (193:193:193) (233:233:233))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (381:381:381))
        (PORT datab (324:324:324) (385:385:385))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (499:499:499) (575:575:575))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (300:300:300))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (206:206:206) (259:259:259))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (411:411:411))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datac (217:217:217) (273:273:273))
        (PORT datad (215:215:215) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (333:333:333) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (418:418:418))
        (PORT datab (357:357:357) (416:416:416))
        (PORT datac (332:332:332) (380:380:380))
        (PORT datad (340:340:340) (397:397:397))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (614:614:614))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (195:195:195))
        (PORT datab (479:479:479) (553:553:553))
        (PORT datad (305:305:305) (366:366:366))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT asdata (3131:3131:3131) (3588:3588:3588))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3332:3332:3332))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (869:869:869))
        (PORT d[1] (2048:2048:2048) (2416:2416:2416))
        (PORT d[2] (2192:2192:2192) (2584:2584:2584))
        (PORT d[3] (1034:1034:1034) (1201:1201:1201))
        (PORT d[4] (792:792:792) (925:925:925))
        (PORT d[5] (1382:1382:1382) (1585:1585:1585))
        (PORT d[6] (1040:1040:1040) (1209:1209:1209))
        (PORT d[7] (1327:1327:1327) (1518:1518:1518))
        (PORT d[8] (1965:1965:1965) (2229:2229:2229))
        (PORT d[9] (1536:1536:1536) (1759:1759:1759))
        (PORT d[10] (2129:2129:2129) (2474:2474:2474))
        (PORT d[11] (2390:2390:2390) (2799:2799:2799))
        (PORT d[12] (1898:1898:1898) (2168:2168:2168))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1287:1287:1287))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2226:2226:2226))
        (PORT d[1] (2246:2246:2246) (2599:2599:2599))
        (PORT d[2] (1646:1646:1646) (1901:1901:1901))
        (PORT d[3] (1049:1049:1049) (1200:1200:1200))
        (PORT d[4] (2482:2482:2482) (2893:2893:2893))
        (PORT d[5] (1291:1291:1291) (1477:1477:1477))
        (PORT d[6] (862:862:862) (989:989:989))
        (PORT d[7] (771:771:771) (889:889:889))
        (PORT d[8] (1062:1062:1062) (1216:1216:1216))
        (PORT d[9] (1726:1726:1726) (2002:2002:2002))
        (PORT d[10] (1573:1573:1573) (1858:1858:1858))
        (PORT d[11] (1034:1034:1034) (1180:1180:1180))
        (PORT d[12] (880:880:880) (1008:1008:1008))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT stall (1006:1006:1006) (932:932:932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (3278:3278:3278))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1635:1635:1635))
        (PORT d[1] (2265:2265:2265) (2675:2675:2675))
        (PORT d[2] (2448:2448:2448) (2896:2896:2896))
        (PORT d[3] (2095:2095:2095) (2452:2452:2452))
        (PORT d[4] (2066:2066:2066) (2404:2404:2404))
        (PORT d[5] (2242:2242:2242) (2558:2558:2558))
        (PORT d[6] (1444:1444:1444) (1678:1678:1678))
        (PORT d[7] (2745:2745:2745) (3225:3225:3225))
        (PORT d[8] (1954:1954:1954) (2214:2214:2214))
        (PORT d[9] (2583:2583:2583) (2986:2986:2986))
        (PORT d[10] (1372:1372:1372) (1598:1598:1598))
        (PORT d[11] (2017:2017:2017) (2370:2370:2370))
        (PORT d[12] (1733:1733:1733) (1976:1976:1976))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1593:1593:1593))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2982:2982:2982))
        (PORT d[1] (2125:2125:2125) (2467:2467:2467))
        (PORT d[2] (1158:1158:1158) (1332:1332:1332))
        (PORT d[3] (2516:2516:2516) (2947:2947:2947))
        (PORT d[4] (2159:2159:2159) (2533:2533:2533))
        (PORT d[5] (2123:2123:2123) (2402:2402:2402))
        (PORT d[6] (1419:1419:1419) (1678:1678:1678))
        (PORT d[7] (2048:2048:2048) (2405:2405:2405))
        (PORT d[8] (1641:1641:1641) (1864:1864:1864))
        (PORT d[9] (1919:1919:1919) (2232:2232:2232))
        (PORT d[10] (1578:1578:1578) (1865:1865:1865))
        (PORT d[11] (1408:1408:1408) (1603:1603:1603))
        (PORT d[12] (2664:2664:2664) (3112:3112:3112))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT stall (1640:1640:1640) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1090:1090:1090))
        (PORT datab (415:415:415) (500:500:500))
        (PORT datac (684:684:684) (778:778:778))
        (PORT datad (1046:1046:1046) (1205:1205:1205))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3781:3781:3781))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (3037:3037:3037))
        (PORT d[1] (2083:2083:2083) (2461:2461:2461))
        (PORT d[2] (2948:2948:2948) (3426:3426:3426))
        (PORT d[3] (2627:2627:2627) (3066:3066:3066))
        (PORT d[4] (2459:2459:2459) (2867:2867:2867))
        (PORT d[5] (1408:1408:1408) (1610:1610:1610))
        (PORT d[6] (1948:1948:1948) (2224:2224:2224))
        (PORT d[7] (1267:1267:1267) (1469:1469:1469))
        (PORT d[8] (3833:3833:3833) (4365:4365:4365))
        (PORT d[9] (4485:4485:4485) (5088:5088:5088))
        (PORT d[10] (1462:1462:1462) (1684:1684:1684))
        (PORT d[11] (1324:1324:1324) (1553:1553:1553))
        (PORT d[12] (1670:1670:1670) (1936:1936:1936))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1502:1502:1502))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1460:1460:1460))
        (PORT d[1] (2700:2700:2700) (3130:3130:3130))
        (PORT d[2] (1943:1943:1943) (2211:2211:2211))
        (PORT d[3] (1773:1773:1773) (2089:2089:2089))
        (PORT d[4] (1452:1452:1452) (1668:1668:1668))
        (PORT d[5] (2238:2238:2238) (2635:2635:2635))
        (PORT d[6] (2052:2052:2052) (2423:2423:2423))
        (PORT d[7] (1261:1261:1261) (1491:1491:1491))
        (PORT d[8] (1261:1261:1261) (1452:1452:1452))
        (PORT d[9] (1926:1926:1926) (2177:2177:2177))
        (PORT d[10] (1566:1566:1566) (1852:1852:1852))
        (PORT d[11] (1611:1611:1611) (1826:1826:1826))
        (PORT d[12] (2133:2133:2133) (2483:2483:2483))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT stall (1849:1849:1849) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3606:3606:3606))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (4325:4325:4325))
        (PORT d[1] (2995:2995:2995) (3479:3479:3479))
        (PORT d[2] (2095:2095:2095) (2461:2461:2461))
        (PORT d[3] (2013:2013:2013) (2357:2357:2357))
        (PORT d[4] (2362:2362:2362) (2745:2745:2745))
        (PORT d[5] (3535:3535:3535) (4064:4064:4064))
        (PORT d[6] (2991:2991:2991) (3438:3438:3438))
        (PORT d[7] (2609:2609:2609) (3065:3065:3065))
        (PORT d[8] (3550:3550:3550) (4010:4010:4010))
        (PORT d[9] (2258:2258:2258) (2550:2550:2550))
        (PORT d[10] (3067:3067:3067) (3532:3532:3532))
        (PORT d[11] (1892:1892:1892) (2222:2222:2222))
        (PORT d[12] (3390:3390:3390) (3952:3952:3952))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1571:1571:1571))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1829:1829:1829))
        (PORT d[1] (2880:2880:2880) (3346:3346:3346))
        (PORT d[2] (3139:3139:3139) (3593:3593:3593))
        (PORT d[3] (3164:3164:3164) (3712:3712:3712))
        (PORT d[4] (3189:3189:3189) (3622:3622:3622))
        (PORT d[5] (2534:2534:2534) (2944:2944:2944))
        (PORT d[6] (1574:1574:1574) (1865:1865:1865))
        (PORT d[7] (1170:1170:1170) (1387:1387:1387))
        (PORT d[8] (1155:1155:1155) (1366:1366:1366))
        (PORT d[9] (1739:1739:1739) (2011:2011:2011))
        (PORT d[10] (1514:1514:1514) (1783:1783:1783))
        (PORT d[11] (3124:3124:3124) (3540:3540:3540))
        (PORT d[12] (2192:2192:2192) (2546:2546:2546))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT stall (2091:2091:2091) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1078:1078:1078))
        (PORT datab (1183:1183:1183) (1346:1346:1346))
        (PORT datac (398:398:398) (482:482:482))
        (PORT datad (1589:1589:1589) (1811:1811:1811))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2290:2290:2290))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2917:2917:2917))
        (PORT d[1] (2507:2507:2507) (2961:2961:2961))
        (PORT d[2] (2550:2550:2550) (3001:3001:3001))
        (PORT d[3] (2155:2155:2155) (2522:2522:2522))
        (PORT d[4] (1716:1716:1716) (1995:1995:1995))
        (PORT d[5] (4257:4257:4257) (4912:4912:4912))
        (PORT d[6] (5115:5115:5115) (5966:5966:5966))
        (PORT d[7] (2597:2597:2597) (3075:3075:3075))
        (PORT d[8] (3407:3407:3407) (3877:3877:3877))
        (PORT d[9] (2740:2740:2740) (3135:3135:3135))
        (PORT d[10] (1421:1421:1421) (1674:1674:1674))
        (PORT d[11] (2264:2264:2264) (2672:2672:2672))
        (PORT d[12] (2385:2385:2385) (2757:2757:2757))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1824:1824:1824))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2513:2513:2513))
        (PORT d[1] (2698:2698:2698) (3132:3132:3132))
        (PORT d[2] (1618:1618:1618) (1887:1887:1887))
        (PORT d[3] (2237:2237:2237) (2647:2647:2647))
        (PORT d[4] (2753:2753:2753) (3224:3224:3224))
        (PORT d[5] (3140:3140:3140) (3615:3615:3615))
        (PORT d[6] (1941:1941:1941) (2265:2265:2265))
        (PORT d[7] (2128:2128:2128) (2496:2496:2496))
        (PORT d[8] (2514:2514:2514) (2866:2866:2866))
        (PORT d[9] (2310:2310:2310) (2696:2696:2696))
        (PORT d[10] (1377:1377:1377) (1633:1633:1633))
        (PORT d[11] (3147:3147:3147) (3576:3576:3576))
        (PORT d[12] (2451:2451:2451) (2857:2857:2857))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT stall (2013:2013:2013) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (4466:4466:4466))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5044:5044:5044) (5715:5715:5715))
        (PORT d[1] (3593:3593:3593) (4211:4211:4211))
        (PORT d[2] (1834:1834:1834) (2145:2145:2145))
        (PORT d[3] (3147:3147:3147) (3647:3647:3647))
        (PORT d[4] (2311:2311:2311) (2698:2698:2698))
        (PORT d[5] (4272:4272:4272) (4909:4909:4909))
        (PORT d[6] (4292:4292:4292) (4955:4955:4955))
        (PORT d[7] (2156:2156:2156) (2528:2528:2528))
        (PORT d[8] (4783:4783:4783) (5495:5495:5495))
        (PORT d[9] (6546:6546:6546) (7376:7376:7376))
        (PORT d[10] (3363:3363:3363) (3929:3929:3929))
        (PORT d[11] (3213:3213:3213) (3723:3723:3723))
        (PORT d[12] (4249:4249:4249) (4910:4910:4910))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1602:1602:1602))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (3100:3100:3100))
        (PORT d[1] (3443:3443:3443) (3969:3969:3969))
        (PORT d[2] (4880:4880:4880) (5517:5517:5517))
        (PORT d[3] (1745:1745:1745) (2050:2050:2050))
        (PORT d[4] (2037:2037:2037) (2362:2362:2362))
        (PORT d[5] (2176:2176:2176) (2520:2520:2520))
        (PORT d[6] (3099:3099:3099) (3620:3620:3620))
        (PORT d[7] (1961:1961:1961) (2302:2302:2302))
        (PORT d[8] (1638:1638:1638) (1939:1939:1939))
        (PORT d[9] (1824:1824:1824) (2142:2142:2142))
        (PORT d[10] (2235:2235:2235) (2635:2635:2635))
        (PORT d[11] (1565:1565:1565) (1832:1832:1832))
        (PORT d[12] (1683:1683:1683) (1965:1965:1965))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT stall (1730:1730:1730) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1080:1080:1080))
        (PORT datab (418:418:418) (503:503:503))
        (PORT datac (1433:1433:1433) (1662:1662:1662))
        (PORT datad (1302:1302:1302) (1507:1507:1507))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2888:2888:2888))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3508:3508:3508))
        (PORT d[1] (2848:2848:2848) (3343:3343:3343))
        (PORT d[2] (2711:2711:2711) (3175:3175:3175))
        (PORT d[3] (2253:2253:2253) (2638:2638:2638))
        (PORT d[4] (2602:2602:2602) (3021:3021:3021))
        (PORT d[5] (3421:3421:3421) (3870:3870:3870))
        (PORT d[6] (3575:3575:3575) (4108:4108:4108))
        (PORT d[7] (2786:2786:2786) (3284:3284:3284))
        (PORT d[8] (3149:3149:3149) (3584:3584:3584))
        (PORT d[9] (1827:1827:1827) (2075:2075:2075))
        (PORT d[10] (1808:1808:1808) (2126:2126:2126))
        (PORT d[11] (2681:2681:2681) (3138:3138:3138))
        (PORT d[12] (2704:2704:2704) (3113:3113:3113))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1865:1865:1865))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (3118:3118:3118))
        (PORT d[1] (3029:3029:3029) (3506:3506:3506))
        (PORT d[2] (2141:2141:2141) (2473:2473:2473))
        (PORT d[3] (2066:2066:2066) (2448:2448:2448))
        (PORT d[4] (2894:2894:2894) (3367:3367:3367))
        (PORT d[5] (2720:2720:2720) (3117:3117:3117))
        (PORT d[6] (2005:2005:2005) (2319:2319:2319))
        (PORT d[7] (2507:2507:2507) (2942:2942:2942))
        (PORT d[8] (2195:2195:2195) (2572:2572:2572))
        (PORT d[9] (2418:2418:2418) (2803:2803:2803))
        (PORT d[10] (1441:1441:1441) (1691:1691:1691))
        (PORT d[11] (2765:2765:2765) (3138:3138:3138))
        (PORT d[12] (1434:1434:1434) (1668:1668:1668))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT stall (1575:1575:1575) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (3054:3054:3054))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3491:3491:3491))
        (PORT d[1] (2702:2702:2702) (3184:3184:3184))
        (PORT d[2] (2160:2160:2160) (2552:2552:2552))
        (PORT d[3] (2120:2120:2120) (2487:2487:2487))
        (PORT d[4] (2427:2427:2427) (2823:2823:2823))
        (PORT d[5] (3241:3241:3241) (3665:3665:3665))
        (PORT d[6] (3419:3419:3419) (3929:3929:3929))
        (PORT d[7] (2474:2474:2474) (2919:2919:2919))
        (PORT d[8] (3130:3130:3130) (3558:3558:3558))
        (PORT d[9] (1991:1991:1991) (2258:2258:2258))
        (PORT d[10] (1966:1966:1966) (2305:2305:2305))
        (PORT d[11] (2548:2548:2548) (2995:2995:2995))
        (PORT d[12] (2536:2536:2536) (2926:2926:2926))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1374:1374:1374))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (3238:3238:3238))
        (PORT d[1] (3023:3023:3023) (3500:3500:3500))
        (PORT d[2] (2131:2131:2131) (2471:2471:2471))
        (PORT d[3] (2196:2196:2196) (2608:2608:2608))
        (PORT d[4] (2736:2736:2736) (3190:3190:3190))
        (PORT d[5] (3155:3155:3155) (3547:3547:3547))
        (PORT d[6] (1809:1809:1809) (2091:2091:2091))
        (PORT d[7] (2488:2488:2488) (2921:2921:2921))
        (PORT d[8] (2229:2229:2229) (2551:2551:2551))
        (PORT d[9] (2450:2450:2450) (2842:2842:2842))
        (PORT d[10] (1434:1434:1434) (1684:1684:1684))
        (PORT d[11] (2489:2489:2489) (2838:2838:2838))
        (PORT d[12] (1951:1951:1951) (2288:2288:2288))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT stall (1575:1575:1575) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (725:725:725))
        (PORT datab (937:937:937) (1097:1097:1097))
        (PORT datac (1125:1125:1125) (1308:1308:1308))
        (PORT datad (579:579:579) (704:704:704))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (3328:3328:3328))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (2102:2102:2102))
        (PORT d[1] (838:838:838) (968:968:968))
        (PORT d[2] (525:525:525) (614:614:614))
        (PORT d[3] (1381:1381:1381) (1605:1605:1605))
        (PORT d[4] (629:629:629) (735:735:735))
        (PORT d[5] (1376:1376:1376) (1578:1578:1578))
        (PORT d[6] (873:873:873) (1012:1012:1012))
        (PORT d[7] (1068:1068:1068) (1228:1228:1228))
        (PORT d[8] (1073:1073:1073) (1240:1240:1240))
        (PORT d[9] (1173:1173:1173) (1344:1344:1344))
        (PORT d[10] (617:617:617) (726:726:726))
        (PORT d[11] (745:745:745) (858:858:858))
        (PORT d[12] (746:746:746) (871:871:871))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (769:769:769))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (402:402:402) (469:469:469))
        (PORT d[1] (581:581:581) (675:675:675))
        (PORT d[2] (1607:1607:1607) (1834:1834:1834))
        (PORT d[3] (1547:1547:1547) (1816:1816:1816))
        (PORT d[4] (727:727:727) (842:842:842))
        (PORT d[5] (2137:2137:2137) (2487:2487:2487))
        (PORT d[6] (618:618:618) (725:725:725))
        (PORT d[7] (572:572:572) (655:655:655))
        (PORT d[8] (724:724:724) (839:839:839))
        (PORT d[9] (676:676:676) (778:778:778))
        (PORT d[10] (1674:1674:1674) (1948:1948:1948))
        (PORT d[11] (1628:1628:1628) (1844:1844:1844))
        (PORT d[12] (847:847:847) (976:976:976))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT stall (1149:1149:1149) (1062:1062:1062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3756:3756:3756))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2620:2620:2620))
        (PORT d[1] (2093:2093:2093) (2482:2482:2482))
        (PORT d[2] (1940:1940:1940) (2284:2284:2284))
        (PORT d[3] (2199:2199:2199) (2571:2571:2571))
        (PORT d[4] (1712:1712:1712) (2021:2021:2021))
        (PORT d[5] (2199:2199:2199) (2498:2498:2498))
        (PORT d[6] (2165:2165:2165) (2462:2462:2462))
        (PORT d[7] (1947:1947:1947) (2295:2295:2295))
        (PORT d[8] (2902:2902:2902) (3294:3294:3294))
        (PORT d[9] (3446:3446:3446) (3900:3900:3900))
        (PORT d[10] (2258:2258:2258) (2576:2576:2576))
        (PORT d[11] (1339:1339:1339) (1563:1563:1563))
        (PORT d[12] (2449:2449:2449) (2840:2840:2840))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1337:1337:1337))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1400:1400:1400))
        (PORT d[1] (2568:2568:2568) (2964:2964:2964))
        (PORT d[2] (2262:2262:2262) (2560:2560:2560))
        (PORT d[3] (1583:1583:1583) (1875:1875:1875))
        (PORT d[4] (2141:2141:2141) (2447:2447:2447))
        (PORT d[5] (2541:2541:2541) (2975:2975:2975))
        (PORT d[6] (1666:1666:1666) (1972:1972:1972))
        (PORT d[7] (1357:1357:1357) (1568:1568:1568))
        (PORT d[8] (1291:1291:1291) (1501:1501:1501))
        (PORT d[9] (2424:2424:2424) (2736:2736:2736))
        (PORT d[10] (1563:1563:1563) (1846:1846:1846))
        (PORT d[11] (2533:2533:2533) (2868:2868:2868))
        (PORT d[12] (1796:1796:1796) (2104:2104:2104))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT stall (2220:2220:2220) (1939:1939:1939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (739:739:739))
        (PORT datab (365:365:365) (423:423:423))
        (PORT datac (581:581:581) (695:695:695))
        (PORT datad (934:934:934) (1087:1087:1087))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (890:890:890))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (529:529:529) (619:619:619))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (3319:3319:3319))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (2145:2145:2145))
        (PORT d[1] (534:534:534) (623:623:623))
        (PORT d[2] (844:844:844) (977:977:977))
        (PORT d[3] (372:372:372) (438:438:438))
        (PORT d[4] (444:444:444) (522:522:522))
        (PORT d[5] (1241:1241:1241) (1427:1427:1427))
        (PORT d[6] (888:888:888) (1027:1027:1027))
        (PORT d[7] (411:411:411) (484:484:484))
        (PORT d[8] (416:416:416) (486:486:486))
        (PORT d[9] (1018:1018:1018) (1172:1172:1172))
        (PORT d[10] (581:581:581) (677:677:677))
        (PORT d[11] (559:559:559) (642:642:642))
        (PORT d[12] (419:419:419) (491:491:491))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (708:708:708) (744:744:744))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (392:392:392) (458:458:458))
        (PORT d[1] (536:536:536) (620:620:620))
        (PORT d[2] (909:909:909) (1030:1030:1030))
        (PORT d[3] (660:660:660) (755:755:755))
        (PORT d[4] (550:550:550) (639:639:639))
        (PORT d[5] (1653:1653:1653) (1890:1890:1890))
        (PORT d[6] (588:588:588) (690:690:690))
        (PORT d[7] (547:547:547) (627:627:627))
        (PORT d[8] (536:536:536) (620:620:620))
        (PORT d[9] (1417:1417:1417) (1602:1602:1602))
        (PORT d[10] (1553:1553:1553) (1843:1843:1843))
        (PORT d[11] (725:725:725) (833:833:833))
        (PORT d[12] (1103:1103:1103) (1269:1269:1269))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT stall (802:802:802) (750:750:750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (3074:3074:3074))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1777:1777:1777))
        (PORT d[1] (2433:2433:2433) (2867:2867:2867))
        (PORT d[2] (2957:2957:2957) (3471:3471:3471))
        (PORT d[3] (2294:2294:2294) (2685:2685:2685))
        (PORT d[4] (2108:2108:2108) (2452:2452:2452))
        (PORT d[5] (2447:2447:2447) (2790:2790:2790))
        (PORT d[6] (1410:1410:1410) (1626:1626:1626))
        (PORT d[7] (3257:3257:3257) (3814:3814:3814))
        (PORT d[8] (1775:1775:1775) (2018:2018:2018))
        (PORT d[9] (1344:1344:1344) (1532:1532:1532))
        (PORT d[10] (1778:1778:1778) (2076:2076:2076))
        (PORT d[11] (2007:2007:2007) (2359:2359:2359))
        (PORT d[12] (2666:2666:2666) (3087:3087:3087))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1421:1421:1421))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (3377:3377:3377))
        (PORT d[1] (2430:2430:2430) (2805:2805:2805))
        (PORT d[2] (1134:1134:1134) (1304:1304:1304))
        (PORT d[3] (2292:2292:2292) (2720:2720:2720))
        (PORT d[4] (2106:2106:2106) (2460:2460:2460))
        (PORT d[5] (1615:1615:1615) (1828:1828:1828))
        (PORT d[6] (1300:1300:1300) (1534:1534:1534))
        (PORT d[7] (2384:2384:2384) (2782:2782:2782))
        (PORT d[8] (1845:1845:1845) (2099:2099:2099))
        (PORT d[9] (1701:1701:1701) (1968:1968:1968))
        (PORT d[10] (1459:1459:1459) (1657:1657:1657))
        (PORT d[11] (1403:1403:1403) (1601:1601:1601))
        (PORT d[12] (1927:1927:1927) (2268:2268:2268))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT stall (1437:1437:1437) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1081:1081:1081))
        (PORT datab (417:417:417) (502:502:502))
        (PORT datac (333:333:333) (380:380:380))
        (PORT datad (1061:1061:1061) (1227:1227:1227))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (850:850:850) (984:984:984))
        (PORT datac (367:367:367) (436:436:436))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (662:662:662) (782:782:782))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3448:3448:3448))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4641:4641:4641))
        (PORT d[1] (1743:1743:1743) (2038:2038:2038))
        (PORT d[2] (1130:1130:1130) (1329:1329:1329))
        (PORT d[3] (1503:1503:1503) (1736:1736:1736))
        (PORT d[4] (2104:2104:2104) (2449:2449:2449))
        (PORT d[5] (2016:2016:2016) (2312:2312:2312))
        (PORT d[6] (684:684:684) (807:807:807))
        (PORT d[7] (1767:1767:1767) (2082:2082:2082))
        (PORT d[8] (866:866:866) (1001:1001:1001))
        (PORT d[9] (1551:1551:1551) (1795:1795:1795))
        (PORT d[10] (1009:1009:1009) (1174:1174:1174))
        (PORT d[11] (1664:1664:1664) (1950:1950:1950))
        (PORT d[12] (661:661:661) (770:770:770))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (786:786:786))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (813:813:813) (963:963:963))
        (PORT d[1] (940:940:940) (1086:1086:1086))
        (PORT d[2] (1272:1272:1272) (1455:1455:1455))
        (PORT d[3] (724:724:724) (854:854:854))
        (PORT d[4] (927:927:927) (1065:1065:1065))
        (PORT d[5] (753:753:753) (869:869:869))
        (PORT d[6] (1440:1440:1440) (1697:1697:1697))
        (PORT d[7] (763:763:763) (881:881:881))
        (PORT d[8] (1860:1860:1860) (2180:2180:2180))
        (PORT d[9] (1403:1403:1403) (1626:1626:1626))
        (PORT d[10] (1873:1873:1873) (2223:2223:2223))
        (PORT d[11] (793:793:793) (913:913:913))
        (PORT d[12] (1187:1187:1187) (1373:1373:1373))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT stall (1226:1226:1226) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3326:3326:3326))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (400:400:400) (469:469:469))
        (PORT d[1] (697:697:697) (813:813:813))
        (PORT d[2] (549:549:549) (648:648:648))
        (PORT d[3] (647:647:647) (749:749:749))
        (PORT d[4] (620:620:620) (729:729:729))
        (PORT d[5] (1717:1717:1717) (1957:1957:1957))
        (PORT d[6] (1212:1212:1212) (1397:1397:1397))
        (PORT d[7] (613:613:613) (718:718:718))
        (PORT d[8] (1452:1452:1452) (1650:1650:1650))
        (PORT d[9] (712:712:712) (823:823:823))
        (PORT d[10] (2317:2317:2317) (2687:2687:2687))
        (PORT d[11] (728:728:728) (841:841:841))
        (PORT d[12] (727:727:727) (840:840:840))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (1023:1023:1023))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (411:411:411) (479:479:479))
        (PORT d[1] (548:548:548) (631:631:631))
        (PORT d[2] (891:891:891) (1012:1012:1012))
        (PORT d[3] (676:676:676) (773:773:773))
        (PORT d[4] (673:673:673) (770:770:770))
        (PORT d[5] (1468:1468:1468) (1681:1681:1681))
        (PORT d[6] (576:576:576) (666:666:666))
        (PORT d[7] (582:582:582) (673:673:673))
        (PORT d[8] (689:689:689) (786:786:786))
        (PORT d[9] (671:671:671) (768:768:768))
        (PORT d[10] (1386:1386:1386) (1656:1656:1656))
        (PORT d[11] (867:867:867) (992:992:992))
        (PORT d[12] (914:914:914) (1052:1052:1052))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT stall (1000:1000:1000) (926:926:926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1092:1092:1092))
        (PORT datab (825:825:825) (918:918:918))
        (PORT datac (396:396:396) (479:479:479))
        (PORT datad (494:494:494) (560:560:560))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (4241:4241:4241))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2058:2058:2058))
        (PORT d[1] (2409:2409:2409) (2838:2838:2838))
        (PORT d[2] (2263:2263:2263) (2640:2640:2640))
        (PORT d[3] (2919:2919:2919) (3391:3391:3391))
        (PORT d[4] (1601:1601:1601) (1855:1855:1855))
        (PORT d[5] (4703:4703:4703) (5392:5392:5392))
        (PORT d[6] (3570:3570:3570) (4108:4108:4108))
        (PORT d[7] (1888:1888:1888) (2248:2248:2248))
        (PORT d[8] (2133:2133:2133) (2426:2426:2426))
        (PORT d[9] (915:915:915) (1037:1037:1037))
        (PORT d[10] (2682:2682:2682) (3116:3116:3116))
        (PORT d[11] (2316:2316:2316) (2718:2718:2718))
        (PORT d[12] (958:958:958) (1087:1087:1087))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1274:1274:1274))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2703:2703:2703))
        (PORT d[1] (2441:2441:2441) (2830:2830:2830))
        (PORT d[2] (3068:3068:3068) (3533:3533:3533))
        (PORT d[3] (2242:2242:2242) (2655:2655:2655))
        (PORT d[4] (1893:1893:1893) (2144:2144:2144))
        (PORT d[5] (2624:2624:2624) (3033:3033:3033))
        (PORT d[6] (1513:1513:1513) (1767:1767:1767))
        (PORT d[7] (1898:1898:1898) (2214:2214:2214))
        (PORT d[8] (1424:1424:1424) (1671:1671:1671))
        (PORT d[9] (1575:1575:1575) (1780:1780:1780))
        (PORT d[10] (905:905:905) (1067:1067:1067))
        (PORT d[11] (1962:1962:1962) (2207:2207:2207))
        (PORT d[12] (1070:1070:1070) (1201:1201:1201))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT stall (2322:2322:2322) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (3012:3012:3012))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5162:5162:5162) (5802:5802:5802))
        (PORT d[1] (2614:2614:2614) (3067:3067:3067))
        (PORT d[2] (2109:2109:2109) (2473:2473:2473))
        (PORT d[3] (3101:3101:3101) (3603:3603:3603))
        (PORT d[4] (2088:2088:2088) (2454:2454:2454))
        (PORT d[5] (3507:3507:3507) (4047:4047:4047))
        (PORT d[6] (3911:3911:3911) (4464:4464:4464))
        (PORT d[7] (3131:3131:3131) (3646:3646:3646))
        (PORT d[8] (4894:4894:4894) (5631:5631:5631))
        (PORT d[9] (4602:4602:4602) (5173:5173:5173))
        (PORT d[10] (3348:3348:3348) (3826:3826:3826))
        (PORT d[11] (2239:2239:2239) (2615:2615:2615))
        (PORT d[12] (3654:3654:3654) (4236:4236:4236))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1426:1426:1426))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2281:2281:2281))
        (PORT d[1] (3233:3233:3233) (3732:3732:3732))
        (PORT d[2] (3898:3898:3898) (4457:4457:4457))
        (PORT d[3] (1765:1765:1765) (2085:2085:2085))
        (PORT d[4] (3474:3474:3474) (3948:3948:3948))
        (PORT d[5] (3667:3667:3667) (4208:4208:4208))
        (PORT d[6] (1768:1768:1768) (2065:2065:2065))
        (PORT d[7] (1334:1334:1334) (1563:1563:1563))
        (PORT d[8] (1557:1557:1557) (1820:1820:1820))
        (PORT d[9] (1881:1881:1881) (2174:2174:2174))
        (PORT d[10] (1621:1621:1621) (1915:1915:1915))
        (PORT d[11] (3949:3949:3949) (4475:4475:4475))
        (PORT d[12] (2373:2373:2373) (2767:2767:2767))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT stall (2389:2389:2389) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1082:1082:1082))
        (PORT datab (724:724:724) (817:817:817))
        (PORT datac (398:398:398) (481:481:481))
        (PORT datad (1501:1501:1501) (1742:1742:1742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (562:562:562) (658:658:658))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3541:3541:3541))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3700:3700:3700))
        (PORT d[1] (2455:2455:2455) (2869:2869:2869))
        (PORT d[2] (2066:2066:2066) (2421:2421:2421))
        (PORT d[3] (2515:2515:2515) (2926:2926:2926))
        (PORT d[4] (1815:1815:1815) (2123:2123:2123))
        (PORT d[5] (3003:3003:3003) (3452:3452:3452))
        (PORT d[6] (2920:2920:2920) (3338:3338:3338))
        (PORT d[7] (2057:2057:2057) (2431:2431:2431))
        (PORT d[8] (3023:3023:3023) (3413:3413:3413))
        (PORT d[9] (2891:2891:2891) (3273:3273:3273))
        (PORT d[10] (2492:2492:2492) (2868:2868:2868))
        (PORT d[11] (2292:2292:2292) (2656:2656:2656))
        (PORT d[12] (2806:2806:2806) (3269:3269:3269))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1700:1700:1700))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1311:1311:1311))
        (PORT d[1] (2847:2847:2847) (3300:3300:3300))
        (PORT d[2] (3140:3140:3140) (3587:3587:3587))
        (PORT d[3] (2607:2607:2607) (3076:3076:3076))
        (PORT d[4] (2648:2648:2648) (3010:3010:3010))
        (PORT d[5] (3078:3078:3078) (3536:3536:3536))
        (PORT d[6] (1836:1836:1836) (2160:2160:2160))
        (PORT d[7] (1958:1958:1958) (2278:2278:2278))
        (PORT d[8] (1577:1577:1577) (1848:1848:1848))
        (PORT d[9] (1951:1951:1951) (2259:2259:2259))
        (PORT d[10] (1154:1154:1154) (1370:1370:1370))
        (PORT d[11] (2959:2959:2959) (3337:3337:3337))
        (PORT d[12] (1862:1862:1862) (2168:2168:2168))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT stall (2511:2511:2511) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2819:2819:2819))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4902:4902:4902))
        (PORT d[1] (2882:2882:2882) (3391:3391:3391))
        (PORT d[2] (3009:3009:3009) (3497:3497:3497))
        (PORT d[3] (3812:3812:3812) (4411:4411:4411))
        (PORT d[4] (2830:2830:2830) (3266:3266:3266))
        (PORT d[5] (3757:3757:3757) (4341:4341:4341))
        (PORT d[6] (4791:4791:4791) (5458:5458:5458))
        (PORT d[7] (3883:3883:3883) (4504:4504:4504))
        (PORT d[8] (4689:4689:4689) (5342:5342:5342))
        (PORT d[9] (3519:3519:3519) (4032:4032:4032))
        (PORT d[10] (2229:2229:2229) (2626:2626:2626))
        (PORT d[11] (2952:2952:2952) (3419:3419:3419))
        (PORT d[12] (4029:4029:4029) (4612:4612:4612))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1578:1578:1578))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3330:3330:3330))
        (PORT d[1] (3059:3059:3059) (3539:3539:3539))
        (PORT d[2] (3137:3137:3137) (3624:3624:3624))
        (PORT d[3] (1978:1978:1978) (2339:2339:2339))
        (PORT d[4] (4103:4103:4103) (4677:4677:4677))
        (PORT d[5] (3495:3495:3495) (4020:4020:4020))
        (PORT d[6] (1359:1359:1359) (1580:1580:1580))
        (PORT d[7] (2131:2131:2131) (2491:2491:2491))
        (PORT d[8] (1825:1825:1825) (2141:2141:2141))
        (PORT d[9] (2481:2481:2481) (2880:2880:2880))
        (PORT d[10] (1146:1146:1146) (1356:1356:1356))
        (PORT d[11] (3724:3724:3724) (4234:4234:4234))
        (PORT d[12] (2249:2249:2249) (2591:2591:2591))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT stall (2095:2095:2095) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1085:1085:1085))
        (PORT datab (417:417:417) (502:502:502))
        (PORT datac (1495:1495:1495) (1724:1724:1724))
        (PORT datad (1214:1214:1214) (1408:1408:1408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (3128:3128:3128))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (675:675:675))
        (PORT d[1] (683:683:683) (793:793:793))
        (PORT d[2] (531:531:531) (623:623:623))
        (PORT d[3] (687:687:687) (788:788:788))
        (PORT d[4] (610:610:610) (714:714:714))
        (PORT d[5] (1569:1569:1569) (1796:1796:1796))
        (PORT d[6] (1217:1217:1217) (1402:1402:1402))
        (PORT d[7] (1044:1044:1044) (1202:1202:1202))
        (PORT d[8] (1464:1464:1464) (1668:1668:1668))
        (PORT d[9] (909:909:909) (1057:1057:1057))
        (PORT d[10] (946:946:946) (1110:1110:1110))
        (PORT d[11] (1036:1036:1036) (1191:1191:1191))
        (PORT d[12] (727:727:727) (841:841:841))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (814:814:814))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2421:2421:2421))
        (PORT d[1] (545:545:545) (623:623:623))
        (PORT d[2] (748:748:748) (848:848:848))
        (PORT d[3] (864:864:864) (989:989:989))
        (PORT d[4] (560:560:560) (646:646:646))
        (PORT d[5] (1478:1478:1478) (1690:1690:1690))
        (PORT d[6] (584:584:584) (675:675:675))
        (PORT d[7] (590:590:590) (682:682:682))
        (PORT d[8] (1094:1094:1094) (1259:1259:1259))
        (PORT d[9] (653:653:653) (742:742:742))
        (PORT d[10] (1385:1385:1385) (1655:1655:1655))
        (PORT d[11] (1212:1212:1212) (1378:1378:1378))
        (PORT d[12] (894:894:894) (1024:1024:1024))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT stall (1219:1219:1219) (1122:1122:1122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3646:3646:3646))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (3082:3082:3082))
        (PORT d[1] (2297:2297:2297) (2715:2715:2715))
        (PORT d[2] (2538:2538:2538) (2974:2974:2974))
        (PORT d[3] (2096:2096:2096) (2457:2457:2457))
        (PORT d[4] (2050:2050:2050) (2394:2394:2394))
        (PORT d[5] (2895:2895:2895) (3270:3270:3270))
        (PORT d[6] (5093:5093:5093) (5949:5949:5949))
        (PORT d[7] (2605:2605:2605) (3072:3072:3072))
        (PORT d[8] (2935:2935:2935) (3330:3330:3330))
        (PORT d[9] (2570:2570:2570) (2954:2954:2954))
        (PORT d[10] (1290:1290:1290) (1535:1535:1535))
        (PORT d[11] (2030:2030:2030) (2397:2397:2397))
        (PORT d[12] (2318:2318:2318) (2688:2688:2688))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1466:1466:1466))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2502:2502:2502))
        (PORT d[1] (2475:2475:2475) (2874:2874:2874))
        (PORT d[2] (1585:1585:1585) (1846:1846:1846))
        (PORT d[3] (2444:2444:2444) (2900:2900:2900))
        (PORT d[4] (2892:2892:2892) (3366:3366:3366))
        (PORT d[5] (2934:2934:2934) (3304:3304:3304))
        (PORT d[6] (1609:1609:1609) (1868:1868:1868))
        (PORT d[7] (2260:2260:2260) (2657:2657:2657))
        (PORT d[8] (2740:2740:2740) (3116:3116:3116))
        (PORT d[9] (2446:2446:2446) (2850:2850:2850))
        (PORT d[10] (2790:2790:2790) (3186:3186:3186))
        (PORT d[11] (2785:2785:2785) (3122:3122:3122))
        (PORT d[12] (1748:1748:1748) (2024:2024:2024))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT stall (1808:1808:1808) (1597:1597:1597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (1087:1087:1087))
        (PORT datab (416:416:416) (501:501:501))
        (PORT datac (524:524:524) (602:602:602))
        (PORT datad (1414:1414:1414) (1641:1641:1641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (579:579:579) (678:678:678))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (537:537:537) (634:634:634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (4051:4051:4051))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1902:1902:1902))
        (PORT d[1] (2208:2208:2208) (2606:2606:2606))
        (PORT d[2] (2417:2417:2417) (2820:2820:2820))
        (PORT d[3] (2908:2908:2908) (3379:3379:3379))
        (PORT d[4] (1455:1455:1455) (1679:1679:1679))
        (PORT d[5] (4549:4549:4549) (5218:5218:5218))
        (PORT d[6] (3545:3545:3545) (4075:4075:4075))
        (PORT d[7] (2235:2235:2235) (2646:2646:2646))
        (PORT d[8] (1714:1714:1714) (1936:1936:1936))
        (PORT d[9] (1111:1111:1111) (1267:1267:1267))
        (PORT d[10] (2861:2861:2861) (3319:3319:3319))
        (PORT d[11] (2130:2130:2130) (2508:2508:2508))
        (PORT d[12] (1142:1142:1142) (1307:1307:1307))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1040:1040:1040))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2875:2875:2875))
        (PORT d[1] (2284:2284:2284) (2650:2650:2650))
        (PORT d[2] (3935:3935:3935) (4506:4506:4506))
        (PORT d[3] (2054:2054:2054) (2402:2402:2402))
        (PORT d[4] (1908:1908:1908) (2164:2164:2164))
        (PORT d[5] (2473:2473:2473) (2866:2866:2866))
        (PORT d[6] (959:959:959) (1119:1119:1119))
        (PORT d[7] (1886:1886:1886) (2200:2200:2200))
        (PORT d[8] (1411:1411:1411) (1657:1657:1657))
        (PORT d[9] (1717:1717:1717) (1969:1969:1969))
        (PORT d[10] (900:900:900) (1055:1055:1055))
        (PORT d[11] (1977:1977:1977) (2228:2228:2228))
        (PORT d[12] (1110:1110:1110) (1252:1252:1252))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT stall (2312:2312:2312) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (4211:4211:4211))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4910:4910:4910))
        (PORT d[1] (3203:3203:3203) (3759:3759:3759))
        (PORT d[2] (2600:2600:2600) (3023:3023:3023))
        (PORT d[3] (2427:2427:2427) (2827:2827:2827))
        (PORT d[4] (1941:1941:1941) (2266:2266:2266))
        (PORT d[5] (3906:3906:3906) (4492:4492:4492))
        (PORT d[6] (3455:3455:3455) (4001:4001:4001))
        (PORT d[7] (1472:1472:1472) (1748:1748:1748))
        (PORT d[8] (4067:4067:4067) (4680:4680:4680))
        (PORT d[9] (5872:5872:5872) (6621:6621:6621))
        (PORT d[10] (3522:3522:3522) (4072:4072:4072))
        (PORT d[11] (2677:2677:2677) (3117:3117:3117))
        (PORT d[12] (3716:3716:3716) (4306:4306:4306))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1724:1724:1724))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2313:2313:2313))
        (PORT d[1] (2904:2904:2904) (3360:3360:3360))
        (PORT d[2] (4079:4079:4079) (4617:4617:4617))
        (PORT d[3] (1372:1372:1372) (1617:1617:1617))
        (PORT d[4] (1699:1699:1699) (1976:1976:1976))
        (PORT d[5] (2035:2035:2035) (2374:2374:2374))
        (PORT d[6] (3103:3103:3103) (3558:3558:3558))
        (PORT d[7] (1608:1608:1608) (1902:1902:1902))
        (PORT d[8] (1643:1643:1643) (1940:1940:1940))
        (PORT d[9] (2964:2964:2964) (3410:3410:3410))
        (PORT d[10] (2371:2371:2371) (2790:2790:2790))
        (PORT d[11] (1719:1719:1719) (2003:2003:2003))
        (PORT d[12] (1919:1919:1919) (2244:2244:2244))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT stall (2024:2024:2024) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (854:854:854))
        (PORT datab (1060:1060:1060) (1241:1241:1241))
        (PORT datac (685:685:685) (803:803:803))
        (PORT datad (1275:1275:1275) (1479:1479:1479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (4253:4253:4253))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (5278:5278:5278))
        (PORT d[1] (3592:3592:3592) (4212:4212:4212))
        (PORT d[2] (1690:1690:1690) (1992:1992:1992))
        (PORT d[3] (2977:2977:2977) (3457:3457:3457))
        (PORT d[4] (2122:2122:2122) (2483:2483:2483))
        (PORT d[5] (4076:4076:4076) (4683:4683:4683))
        (PORT d[6] (4010:4010:4010) (4633:4633:4633))
        (PORT d[7] (2020:2020:2020) (2375:2375:2375))
        (PORT d[8] (4599:4599:4599) (5282:5282:5282))
        (PORT d[9] (6543:6543:6543) (7377:7377:7377))
        (PORT d[10] (4035:4035:4035) (4649:4649:4649))
        (PORT d[11] (3025:3025:3025) (3511:3511:3511))
        (PORT d[12] (4070:4070:4070) (4706:4706:4706))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1799:1799:1799))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2890:2890:2890))
        (PORT d[1] (3262:3262:3262) (3766:3766:3766))
        (PORT d[2] (4709:4709:4709) (5327:5327:5327))
        (PORT d[3] (1565:1565:1565) (1843:1843:1843))
        (PORT d[4] (1864:1864:1864) (2167:2167:2167))
        (PORT d[5] (1686:1686:1686) (1951:1951:1951))
        (PORT d[6] (2979:2979:2979) (3431:3431:3431))
        (PORT d[7] (1980:1980:1980) (2329:2329:2329))
        (PORT d[8] (1662:1662:1662) (1961:1961:1961))
        (PORT d[9] (1628:1628:1628) (1913:1913:1913))
        (PORT d[10] (2867:2867:2867) (3350:3350:3350))
        (PORT d[11] (1604:1604:1604) (1877:1877:1877))
        (PORT d[12] (1740:1740:1740) (2036:2036:2036))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (1796:1796:1796) (1585:1585:1585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (3286:3286:3286))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4559:4559:4559))
        (PORT d[1] (2094:2094:2094) (2474:2474:2474))
        (PORT d[2] (1944:1944:1944) (2289:2289:2289))
        (PORT d[3] (2161:2161:2161) (2517:2517:2517))
        (PORT d[4] (1858:1858:1858) (2173:2173:2173))
        (PORT d[5] (3269:3269:3269) (3757:3757:3757))
        (PORT d[6] (2912:2912:2912) (3335:3335:3335))
        (PORT d[7] (2229:2229:2229) (2620:2620:2620))
        (PORT d[8] (4179:4179:4179) (4812:4812:4812))
        (PORT d[9] (3380:3380:3380) (3803:3803:3803))
        (PORT d[10] (2659:2659:2659) (3049:3049:3049))
        (PORT d[11] (2080:2080:2080) (2423:2423:2423))
        (PORT d[12] (2981:2981:2981) (3470:3470:3470))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1988:1988:1988))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1693:1693:1693))
        (PORT d[1] (2721:2721:2721) (3159:3159:3159))
        (PORT d[2] (3185:3185:3185) (3637:3637:3637))
        (PORT d[3] (1794:1794:1794) (2111:2111:2111))
        (PORT d[4] (3488:3488:3488) (3977:3977:3977))
        (PORT d[5] (3143:3143:3143) (3609:3609:3609))
        (PORT d[6] (1603:1603:1603) (1876:1876:1876))
        (PORT d[7] (1525:1525:1525) (1785:1785:1785))
        (PORT d[8] (1590:1590:1590) (1866:1866:1866))
        (PORT d[9] (2126:2126:2126) (2441:2441:2441))
        (PORT d[10] (1414:1414:1414) (1671:1671:1671))
        (PORT d[11] (3642:3642:3642) (4132:4132:4132))
        (PORT d[12] (2050:2050:2050) (2388:2388:2388))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT stall (2604:2604:2604) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (857:857:857))
        (PORT datab (1055:1055:1055) (1236:1236:1236))
        (PORT datac (1795:1795:1795) (2053:2053:2053))
        (PORT datad (1652:1652:1652) (1937:1937:1937))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3966:3966:3966))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4769:4769:4769))
        (PORT d[1] (1437:1437:1437) (1705:1705:1705))
        (PORT d[2] (1905:1905:1905) (2232:2232:2232))
        (PORT d[3] (2935:2935:2935) (3413:3413:3413))
        (PORT d[4] (1930:1930:1930) (2255:2255:2255))
        (PORT d[5] (3753:3753:3753) (4328:4328:4328))
        (PORT d[6] (4034:4034:4034) (4624:4624:4624))
        (PORT d[7] (1226:1226:1226) (1454:1454:1454))
        (PORT d[8] (5425:5425:5425) (6244:6244:6244))
        (PORT d[9] (5730:5730:5730) (6468:6468:6468))
        (PORT d[10] (3835:3835:3835) (4417:4417:4417))
        (PORT d[11] (3296:3296:3296) (3806:3806:3806))
        (PORT d[12] (4255:4255:4255) (4932:4932:4932))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1212:1212:1212))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1495:1495:1495))
        (PORT d[1] (2116:2116:2116) (2450:2450:2450))
        (PORT d[2] (3981:3981:3981) (4547:4547:4547))
        (PORT d[3] (1446:1446:1446) (1693:1693:1693))
        (PORT d[4] (2276:2276:2276) (2652:2652:2652))
        (PORT d[5] (2038:2038:2038) (2361:2361:2361))
        (PORT d[6] (2137:2137:2137) (2531:2531:2531))
        (PORT d[7] (1560:1560:1560) (1841:1841:1841))
        (PORT d[8] (1757:1757:1757) (2048:2048:2048))
        (PORT d[9] (1668:1668:1668) (1948:1948:1948))
        (PORT d[10] (2160:2160:2160) (2550:2550:2550))
        (PORT d[11] (1554:1554:1554) (1810:1810:1810))
        (PORT d[12] (1982:1982:1982) (2330:2330:2330))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT stall (1285:1285:1285) (1141:1141:1141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3091:3091:3091))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1627:1627:1627))
        (PORT d[1] (2265:2265:2265) (2679:2679:2679))
        (PORT d[2] (2795:2795:2795) (3291:3291:3291))
        (PORT d[3] (2289:2289:2289) (2681:2681:2681))
        (PORT d[4] (2109:2109:2109) (2458:2458:2458))
        (PORT d[5] (2459:2459:2459) (2809:2809:2809))
        (PORT d[6] (1406:1406:1406) (1631:1631:1631))
        (PORT d[7] (3097:3097:3097) (3628:3628:3628))
        (PORT d[8] (1769:1769:1769) (2006:2006:2006))
        (PORT d[9] (2745:2745:2745) (3168:3168:3168))
        (PORT d[10] (1584:1584:1584) (1851:1851:1851))
        (PORT d[11] (1801:1801:1801) (2126:2126:2126))
        (PORT d[12] (2826:2826:2826) (3273:3273:3273))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1342:1342:1342))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (3368:3368:3368))
        (PORT d[1] (2430:2430:2430) (2809:2809:2809))
        (PORT d[2] (1279:1279:1279) (1473:1473:1473))
        (PORT d[3] (2276:2276:2276) (2697:2697:2697))
        (PORT d[4] (2114:2114:2114) (2470:2470:2470))
        (PORT d[5] (1624:1624:1624) (1841:1841:1841))
        (PORT d[6] (1566:1566:1566) (1840:1840:1840))
        (PORT d[7] (1901:1901:1901) (2227:2227:2227))
        (PORT d[8] (1845:1845:1845) (2099:2099:2099))
        (PORT d[9] (1701:1701:1701) (1967:1967:1967))
        (PORT d[10] (1781:1781:1781) (2024:2024:2024))
        (PORT d[11] (1214:1214:1214) (1381:1381:1381))
        (PORT d[12] (2846:2846:2846) (3319:3319:3319))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT stall (1425:1425:1425) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (859:859:859))
        (PORT datab (918:918:918) (1070:1070:1070))
        (PORT datac (1302:1302:1302) (1484:1484:1484))
        (PORT datad (1033:1033:1033) (1206:1206:1206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3677:3677:3677))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (4016:4016:4016))
        (PORT d[1] (1758:1758:1758) (2040:2040:2040))
        (PORT d[2] (1529:1529:1529) (1794:1794:1794))
        (PORT d[3] (2075:2075:2075) (2438:2438:2438))
        (PORT d[4] (2616:2616:2616) (3068:3068:3068))
        (PORT d[5] (4544:4544:4544) (5248:5248:5248))
        (PORT d[6] (4539:4539:4539) (5247:5247:5247))
        (PORT d[7] (1614:1614:1614) (1902:1902:1902))
        (PORT d[8] (1522:1522:1522) (1795:1795:1795))
        (PORT d[9] (4147:4147:4147) (4784:4784:4784))
        (PORT d[10] (2417:2417:2417) (2798:2798:2798))
        (PORT d[11] (1785:1785:1785) (2099:2099:2099))
        (PORT d[12] (4139:4139:4139) (4763:4763:4763))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1490:1490:1490))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (4210:4210:4210))
        (PORT d[1] (2099:2099:2099) (2433:2433:2433))
        (PORT d[2] (2336:2336:2336) (2708:2708:2708))
        (PORT d[3] (1531:1531:1531) (1807:1807:1807))
        (PORT d[4] (1438:1438:1438) (1667:1667:1667))
        (PORT d[5] (2445:2445:2445) (2829:2829:2829))
        (PORT d[6] (1628:1628:1628) (1913:1913:1913))
        (PORT d[7] (1770:1770:1770) (2090:2090:2090))
        (PORT d[8] (1927:1927:1927) (2214:2214:2214))
        (PORT d[9] (1266:1266:1266) (1475:1475:1475))
        (PORT d[10] (1656:1656:1656) (1959:1959:1959))
        (PORT d[11] (2243:2243:2243) (2542:2542:2542))
        (PORT d[12] (1773:1773:1773) (2048:2048:2048))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT stall (1546:1546:1546) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (3266:3266:3266))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (3266:3266:3266))
        (PORT d[1] (2497:2497:2497) (2947:2947:2947))
        (PORT d[2] (2166:2166:2166) (2560:2560:2560))
        (PORT d[3] (2109:2109:2109) (2473:2473:2473))
        (PORT d[4] (2238:2238:2238) (2608:2608:2608))
        (PORT d[5] (3053:3053:3053) (3449:3449:3449))
        (PORT d[6] (5276:5276:5276) (6159:6159:6159))
        (PORT d[7] (2805:2805:2805) (3300:3300:3300))
        (PORT d[8] (2928:2928:2928) (3326:3326:3326))
        (PORT d[9] (2162:2162:2162) (2450:2450:2450))
        (PORT d[10] (1465:1465:1465) (1734:1734:1734))
        (PORT d[11] (2342:2342:2342) (2758:2758:2758))
        (PORT d[12] (2538:2538:2538) (2946:2946:2946))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1461:1461:1461))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2702:2702:2702))
        (PORT d[1] (2662:2662:2662) (3088:3088:3088))
        (PORT d[2] (1773:1773:1773) (2052:2052:2052))
        (PORT d[3] (2600:2600:2600) (3078:3078:3078))
        (PORT d[4] (2552:2552:2552) (2982:2982:2982))
        (PORT d[5] (2984:2984:2984) (3357:3357:3357))
        (PORT d[6] (1648:1648:1648) (1914:1914:1914))
        (PORT d[7] (2130:2130:2130) (2514:2514:2514))
        (PORT d[8] (2191:2191:2191) (2570:2570:2570))
        (PORT d[9] (2616:2616:2616) (3042:3042:3042))
        (PORT d[10] (2968:2968:2968) (3385:3385:3385))
        (PORT d[11] (2959:2959:2959) (3318:3318:3318))
        (PORT d[12] (2314:2314:2314) (2710:2710:2710))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT stall (1842:1842:1842) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (854:854:854))
        (PORT datab (1179:1179:1179) (1368:1368:1368))
        (PORT datac (683:683:683) (806:806:806))
        (PORT datad (1042:1042:1042) (1211:1211:1211))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3625:3625:3625))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4669:4669:4669))
        (PORT d[1] (1588:1588:1588) (1878:1878:1878))
        (PORT d[2] (2243:2243:2243) (2630:2630:2630))
        (PORT d[3] (1211:1211:1211) (1402:1402:1402))
        (PORT d[4] (1930:1930:1930) (2250:2250:2250))
        (PORT d[5] (1451:1451:1451) (1659:1659:1659))
        (PORT d[6] (691:691:691) (811:811:811))
        (PORT d[7] (1744:1744:1744) (2054:2054:2054))
        (PORT d[8] (838:838:838) (968:968:968))
        (PORT d[9] (1550:1550:1550) (1789:1789:1789))
        (PORT d[10] (1000:1000:1000) (1165:1165:1165))
        (PORT d[11] (1637:1637:1637) (1923:1923:1923))
        (PORT d[12] (994:994:994) (1154:1154:1154))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1122:1122:1122))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2868:2868:2868))
        (PORT d[1] (1097:1097:1097) (1261:1261:1261))
        (PORT d[2] (1258:1258:1258) (1434:1434:1434))
        (PORT d[3] (1504:1504:1504) (1738:1738:1738))
        (PORT d[4] (1084:1084:1084) (1239:1239:1239))
        (PORT d[5] (752:752:752) (864:864:864))
        (PORT d[6] (2026:2026:2026) (2375:2375:2375))
        (PORT d[7] (944:944:944) (1094:1094:1094))
        (PORT d[8] (1829:1829:1829) (2137:2137:2137))
        (PORT d[9] (1754:1754:1754) (2006:2006:2006))
        (PORT d[10] (1666:1666:1666) (1988:1988:1988))
        (PORT d[11] (793:793:793) (911:911:911))
        (PORT d[12] (1209:1209:1209) (1402:1402:1402))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT stall (1383:1383:1383) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (4452:4452:4452))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2587:2587:2587))
        (PORT d[1] (3461:3461:3461) (4055:4055:4055))
        (PORT d[2] (2464:2464:2464) (2877:2877:2877))
        (PORT d[3] (2915:2915:2915) (3385:3385:3385))
        (PORT d[4] (1620:1620:1620) (1878:1878:1878))
        (PORT d[5] (4733:4733:4733) (5426:5426:5426))
        (PORT d[6] (2805:2805:2805) (3219:3219:3219))
        (PORT d[7] (1862:1862:1862) (2214:2214:2214))
        (PORT d[8] (1907:1907:1907) (2158:2158:2158))
        (PORT d[9] (1105:1105:1105) (1255:1255:1255))
        (PORT d[10] (2528:2528:2528) (2945:2945:2945))
        (PORT d[11] (2307:2307:2307) (2709:2709:2709))
        (PORT d[12] (1230:1230:1230) (1390:1390:1390))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1083:1083:1083))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2694:2694:2694))
        (PORT d[1] (3054:3054:3054) (3522:3522:3522))
        (PORT d[2] (2883:2883:2883) (3333:3333:3333))
        (PORT d[3] (2236:2236:2236) (2648:2648:2648))
        (PORT d[4] (2070:2070:2070) (2343:2343:2343))
        (PORT d[5] (2655:2655:2655) (3071:3071:3071))
        (PORT d[6] (1502:1502:1502) (1746:1746:1746))
        (PORT d[7] (2068:2068:2068) (2406:2406:2406))
        (PORT d[8] (1595:1595:1595) (1865:1865:1865))
        (PORT d[9] (1550:1550:1550) (1753:1753:1753))
        (PORT d[10] (1040:1040:1040) (1217:1217:1217))
        (PORT d[11] (2130:2130:2130) (2394:2394:2394))
        (PORT d[12] (1086:1086:1086) (1222:1222:1222))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT stall (2023:2023:2023) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (847:847:847))
        (PORT datab (478:478:478) (546:546:546))
        (PORT datac (684:684:684) (809:809:809))
        (PORT datad (998:998:998) (1155:1155:1155))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (638:638:638) (750:750:750))
        (PORT datad (640:640:640) (759:759:759))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2830:2830:2830))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4896:4896:4896))
        (PORT d[1] (2880:2880:2880) (3384:3384:3384))
        (PORT d[2] (3031:3031:3031) (3527:3527:3527))
        (PORT d[3] (3078:3078:3078) (3590:3590:3590))
        (PORT d[4] (2803:2803:2803) (3231:3231:3231))
        (PORT d[5] (3916:3916:3916) (4517:4517:4517))
        (PORT d[6] (3944:3944:3944) (4539:4539:4539))
        (PORT d[7] (2089:2089:2089) (2479:2479:2479))
        (PORT d[8] (4652:4652:4652) (5294:5294:5294))
        (PORT d[9] (4003:4003:4003) (4582:4582:4582))
        (PORT d[10] (2236:2236:2236) (2633:2633:2633))
        (PORT d[11] (3250:3250:3250) (3762:3762:3762))
        (PORT d[12] (4522:4522:4522) (5217:5217:5217))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1601:1601:1601))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3521:3521:3521))
        (PORT d[1] (3064:3064:3064) (3547:3547:3547))
        (PORT d[2] (3121:3121:3121) (3604:3604:3604))
        (PORT d[3] (1762:1762:1762) (2085:2085:2085))
        (PORT d[4] (2770:2770:2770) (3241:3241:3241))
        (PORT d[5] (3156:3156:3156) (3638:3638:3638))
        (PORT d[6] (1524:1524:1524) (1772:1772:1772))
        (PORT d[7] (2290:2290:2290) (2670:2670:2670))
        (PORT d[8] (1980:1980:1980) (2313:2313:2313))
        (PORT d[9] (2512:2512:2512) (2921:2921:2921))
        (PORT d[10] (975:975:975) (1161:1161:1161))
        (PORT d[11] (3475:3475:3475) (3943:3943:3943))
        (PORT d[12] (2092:2092:2092) (2413:2413:2413))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT stall (2107:2107:2107) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3598:3598:3598))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (3013:3013:3013))
        (PORT d[1] (1890:1890:1890) (2247:2247:2247))
        (PORT d[2] (2794:2794:2794) (3257:3257:3257))
        (PORT d[3] (2615:2615:2615) (3055:3055:3055))
        (PORT d[4] (2449:2449:2449) (2858:2858:2858))
        (PORT d[5] (1404:1404:1404) (1603:1603:1603))
        (PORT d[6] (2975:2975:2975) (3417:3417:3417))
        (PORT d[7] (2239:2239:2239) (2630:2630:2630))
        (PORT d[8] (3669:3669:3669) (4181:4181:4181))
        (PORT d[9] (4478:4478:4478) (5080:5080:5080))
        (PORT d[10] (2772:2772:2772) (3162:3162:3162))
        (PORT d[11] (1516:1516:1516) (1765:1765:1765))
        (PORT d[12] (1717:1717:1717) (1996:1996:1996))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1443:1443:1443))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1278:1278:1278))
        (PORT d[1] (2681:2681:2681) (3106:3106:3106))
        (PORT d[2] (1947:1947:1947) (2219:2219:2219))
        (PORT d[3] (1777:1777:1777) (2096:2096:2096))
        (PORT d[4] (1616:1616:1616) (1858:1858:1858))
        (PORT d[5] (2193:2193:2193) (2576:2576:2576))
        (PORT d[6] (2043:2043:2043) (2413:2413:2413))
        (PORT d[7] (1429:1429:1429) (1684:1684:1684))
        (PORT d[8] (1117:1117:1117) (1292:1292:1292))
        (PORT d[9] (1762:1762:1762) (1995:1995:1995))
        (PORT d[10] (1562:1562:1562) (1843:1843:1843))
        (PORT d[11] (1955:1955:1955) (2208:2208:2208))
        (PORT d[12] (1992:1992:1992) (2315:2315:2315))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT stall (2361:2361:2361) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (853:853:853))
        (PORT datab (1061:1061:1061) (1243:1243:1243))
        (PORT datac (1357:1357:1357) (1582:1582:1582))
        (PORT datad (953:953:953) (1099:1099:1099))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (627:627:627))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (471:471:471) (543:543:543))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (502:502:502) (601:601:601))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (4051:4051:4051))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (4460:4460:4460))
        (PORT d[1] (1822:1822:1822) (2153:2153:2153))
        (PORT d[2] (1720:1720:1720) (2012:2012:2012))
        (PORT d[3] (2602:2602:2602) (3036:3036:3036))
        (PORT d[4] (2984:2984:2984) (3483:3483:3483))
        (PORT d[5] (4713:4713:4713) (5438:5438:5438))
        (PORT d[6] (5071:5071:5071) (5855:5855:5855))
        (PORT d[7] (1427:1427:1427) (1689:1689:1689))
        (PORT d[8] (4175:4175:4175) (4809:4809:4809))
        (PORT d[9] (3456:3456:3456) (3997:3997:3997))
        (PORT d[10] (2770:2770:2770) (3197:3197:3197))
        (PORT d[11] (1220:1220:1220) (1443:1443:1443))
        (PORT d[12] (4354:4354:4354) (5007:5007:5007))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1311:1311:1311))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (1042:1042:1042))
        (PORT d[1] (1328:1328:1328) (1507:1507:1507))
        (PORT d[2] (2718:2718:2718) (3146:3146:3146))
        (PORT d[3] (1705:1705:1705) (1998:1998:1998))
        (PORT d[4] (1261:1261:1261) (1466:1466:1466))
        (PORT d[5] (1669:1669:1669) (1916:1916:1916))
        (PORT d[6] (1789:1789:1789) (2094:2094:2094))
        (PORT d[7] (1771:1771:1771) (2087:2087:2087))
        (PORT d[8] (1789:1789:1789) (2102:2102:2102))
        (PORT d[9] (1064:1064:1064) (1240:1240:1240))
        (PORT d[10] (1927:1927:1927) (2271:2271:2271))
        (PORT d[11] (1515:1515:1515) (1761:1761:1761))
        (PORT d[12] (1409:1409:1409) (1637:1637:1637))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT stall (1161:1161:1161) (1053:1053:1053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3696:3696:3696))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3844:3844:3844))
        (PORT d[1] (2680:2680:2680) (3138:3138:3138))
        (PORT d[2] (1506:1506:1506) (1790:1790:1790))
        (PORT d[3] (2204:2204:2204) (2561:2561:2561))
        (PORT d[4] (1376:1376:1376) (1621:1621:1621))
        (PORT d[5] (3035:3035:3035) (3464:3464:3464))
        (PORT d[6] (3352:3352:3352) (3826:3826:3826))
        (PORT d[7] (2586:2586:2586) (3031:3031:3031))
        (PORT d[8] (4035:4035:4035) (4652:4652:4652))
        (PORT d[9] (4759:4759:4759) (5390:5390:5390))
        (PORT d[10] (3089:3089:3089) (3543:3543:3543))
        (PORT d[11] (2311:2311:2311) (2695:2695:2695))
        (PORT d[12] (1694:1694:1694) (1949:1949:1949))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1334:1334:1334))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2533:2533:2533))
        (PORT d[1] (1895:1895:1895) (2191:2191:2191))
        (PORT d[2] (1942:1942:1942) (2210:2210:2210))
        (PORT d[3] (1235:1235:1235) (1449:1449:1449))
        (PORT d[4] (2056:2056:2056) (2393:2393:2393))
        (PORT d[5] (1591:1591:1591) (1858:1858:1858))
        (PORT d[6] (2105:2105:2105) (2495:2495:2495))
        (PORT d[7] (1672:1672:1672) (1957:1957:1957))
        (PORT d[8] (1665:1665:1665) (1935:1935:1935))
        (PORT d[9] (1725:1725:1725) (1962:1962:1962))
        (PORT d[10] (1632:1632:1632) (1935:1935:1935))
        (PORT d[11] (1787:1787:1787) (2043:2043:2043))
        (PORT d[12] (1776:1776:1776) (2079:2079:2079))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT stall (1929:1929:1929) (1705:1705:1705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1144:1144:1144))
        (PORT datab (725:725:725) (860:860:860))
        (PORT datac (670:670:670) (772:772:772))
        (PORT datad (805:805:805) (946:946:946))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3950:3950:3950))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (4132:4132:4132))
        (PORT d[1] (2811:2811:2811) (3294:3294:3294))
        (PORT d[2] (1540:1540:1540) (1813:1813:1813))
        (PORT d[3] (2572:2572:2572) (2991:2991:2991))
        (PORT d[4] (2806:2806:2806) (3263:3263:3263))
        (PORT d[5] (3554:3554:3554) (4097:4097:4097))
        (PORT d[6] (3532:3532:3532) (4068:4068:4068))
        (PORT d[7] (1444:1444:1444) (1708:1708:1708))
        (PORT d[8] (4856:4856:4856) (5584:5584:5584))
        (PORT d[9] (5029:5029:5029) (5672:5672:5672))
        (PORT d[10] (3313:3313:3313) (3829:3829:3829))
        (PORT d[11] (2767:2767:2767) (3201:3201:3201))
        (PORT d[12] (3715:3715:3715) (4313:4313:4313))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1781:1781:1781))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2350:2350:2350))
        (PORT d[1] (2708:2708:2708) (3127:3127:3127))
        (PORT d[2] (3416:3416:3416) (3903:3903:3903))
        (PORT d[3] (2130:2130:2130) (2493:2493:2493))
        (PORT d[4] (1913:1913:1913) (2240:2240:2240))
        (PORT d[5] (1955:1955:1955) (2286:2286:2286))
        (PORT d[6] (3068:3068:3068) (3506:3506:3506))
        (PORT d[7] (1338:1338:1338) (1580:1580:1580))
        (PORT d[8] (1211:1211:1211) (1427:1427:1427))
        (PORT d[9] (2164:2164:2164) (2503:2503:2503))
        (PORT d[10] (2125:2125:2125) (2508:2508:2508))
        (PORT d[11] (1740:1740:1740) (2037:2037:2037))
        (PORT d[12] (1802:1802:1802) (2120:2120:2120))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT stall (1682:1682:1682) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (4143:4143:4143))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4581:4581:4581))
        (PORT d[1] (1437:1437:1437) (1703:1703:1703))
        (PORT d[2] (1919:1919:1919) (2252:2252:2252))
        (PORT d[3] (2930:2930:2930) (3404:3404:3404))
        (PORT d[4] (1898:1898:1898) (2214:2214:2214))
        (PORT d[5] (3739:3739:3739) (4307:4307:4307))
        (PORT d[6] (3891:3891:3891) (4475:4475:4475))
        (PORT d[7] (1202:1202:1202) (1424:1424:1424))
        (PORT d[8] (5396:5396:5396) (6205:6205:6205))
        (PORT d[9] (5563:5563:5563) (6278:6278:6278))
        (PORT d[10] (3662:3662:3662) (4220:4220:4220))
        (PORT d[11] (3136:3136:3136) (3623:3623:3623))
        (PORT d[12] (4096:4096:4096) (4751:4751:4751))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1560:1560:1560))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1493:1493:1493))
        (PORT d[1] (2106:2106:2106) (2434:2434:2434))
        (PORT d[2] (3980:3980:3980) (4546:4546:4546))
        (PORT d[3] (1444:1444:1444) (1691:1691:1691))
        (PORT d[4] (2277:2277:2277) (2653:2653:2653))
        (PORT d[5] (1878:1878:1878) (2177:2177:2177))
        (PORT d[6] (2284:2284:2284) (2695:2695:2695))
        (PORT d[7] (1550:1550:1550) (1829:1829:1829))
        (PORT d[8] (1734:1734:1734) (2019:2019:2019))
        (PORT d[9] (1792:1792:1792) (2095:2095:2095))
        (PORT d[10] (2177:2177:2177) (2574:2574:2574))
        (PORT d[11] (1559:1559:1559) (1816:1816:1816))
        (PORT d[12] (1962:1962:1962) (2302:2302:2302))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (PORT stall (1428:1428:1428) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1262:1262:1262))
        (PORT datab (727:727:727) (862:862:862))
        (PORT datac (957:957:957) (1099:1099:1099))
        (PORT datad (800:800:800) (940:940:940))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (4681:4681:4681))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3936:3936:3936))
        (PORT d[1] (3954:3954:3954) (4619:4619:4619))
        (PORT d[2] (1534:1534:1534) (1797:1797:1797))
        (PORT d[3] (3327:3327:3327) (3847:3847:3847))
        (PORT d[4] (2475:2475:2475) (2878:2878:2878))
        (PORT d[5] (4450:4450:4450) (5113:5113:5113))
        (PORT d[6] (4003:4003:4003) (4622:4622:4622))
        (PORT d[7] (2351:2351:2351) (2746:2746:2746))
        (PORT d[8] (2046:2046:2046) (2377:2377:2377))
        (PORT d[9] (4941:4941:4941) (5675:5675:5675))
        (PORT d[10] (3134:3134:3134) (3653:3653:3653))
        (PORT d[11] (3407:3407:3407) (3971:3971:3971))
        (PORT d[12] (4432:4432:4432) (5117:5117:5117))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1402:1402:1402))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1195:1195:1195))
        (PORT d[1] (2355:2355:2355) (2740:2740:2740))
        (PORT d[2] (3198:3198:3198) (3723:3723:3723))
        (PORT d[3] (1119:1119:1119) (1317:1317:1317))
        (PORT d[4] (2221:2221:2221) (2566:2566:2566))
        (PORT d[5] (1876:1876:1876) (2173:2173:2173))
        (PORT d[6] (3364:3364:3364) (3915:3915:3915))
        (PORT d[7] (2354:2354:2354) (2763:2763:2763))
        (PORT d[8] (1854:1854:1854) (2181:2181:2181))
        (PORT d[9] (2178:2178:2178) (2545:2545:2545))
        (PORT d[10] (2431:2431:2431) (2858:2858:2858))
        (PORT d[11] (1550:1550:1550) (1806:1806:1806))
        (PORT d[12] (1706:1706:1706) (1994:1994:1994))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT stall (1369:1369:1369) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3249:3249:3249))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3310:3310:3310))
        (PORT d[1] (2517:2517:2517) (2974:2974:2974))
        (PORT d[2] (2359:2359:2359) (2778:2778:2778))
        (PORT d[3] (2148:2148:2148) (2525:2525:2525))
        (PORT d[4] (2394:2394:2394) (2784:2784:2784))
        (PORT d[5] (3240:3240:3240) (3670:3670:3670))
        (PORT d[6] (5435:5435:5435) (6337:6337:6337))
        (PORT d[7] (2599:2599:2599) (3071:3071:3071))
        (PORT d[8] (2962:2962:2962) (3368:3368:3368))
        (PORT d[9] (1991:1991:1991) (2258:2258:2258))
        (PORT d[10] (1627:1627:1627) (1911:1911:1911))
        (PORT d[11] (2355:2355:2355) (2772:2772:2772))
        (PORT d[12] (2355:2355:2355) (2720:2720:2720))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1476:1476:1476))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2918:2918:2918))
        (PORT d[1] (2845:2845:2845) (3299:3299:3299))
        (PORT d[2] (1961:1961:1961) (2267:2267:2267))
        (PORT d[3] (2449:2449:2449) (2906:2906:2906))
        (PORT d[4] (2551:2551:2551) (2978:2978:2978))
        (PORT d[5] (3144:3144:3144) (3536:3536:3536))
        (PORT d[6] (1833:1833:1833) (2126:2126:2126))
        (PORT d[7] (2086:2086:2086) (2452:2452:2452))
        (PORT d[8] (2934:2934:2934) (3331:3331:3331))
        (PORT d[9] (2667:2667:2667) (3112:3112:3112))
        (PORT d[10] (1407:1407:1407) (1645:1645:1645))
        (PORT d[11] (2384:2384:2384) (2722:2722:2722))
        (PORT d[12] (2130:2130:2130) (2499:2499:2499))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT stall (1574:1574:1574) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1269:1269:1269))
        (PORT datab (814:814:814) (965:965:965))
        (PORT datac (707:707:707) (840:840:840))
        (PORT datad (1140:1140:1140) (1330:1330:1330))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (952:952:952))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (784:784:784) (923:923:923))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (4005:4005:4005))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4696:4696:4696))
        (PORT d[1] (2695:2695:2695) (3189:3189:3189))
        (PORT d[2] (2404:2404:2404) (2800:2800:2800))
        (PORT d[3] (2601:2601:2601) (3021:3021:3021))
        (PORT d[4] (2809:2809:2809) (3269:3269:3269))
        (PORT d[5] (3466:3466:3466) (3987:3987:3987))
        (PORT d[6] (3262:3262:3262) (3779:3779:3779))
        (PORT d[7] (2189:2189:2189) (2566:2566:2566))
        (PORT d[8] (4247:4247:4247) (4884:4884:4884))
        (PORT d[9] (5573:5573:5573) (6282:6282:6282))
        (PORT d[10] (3322:3322:3322) (3846:3846:3846))
        (PORT d[11] (2508:2508:2508) (2931:2931:2931))
        (PORT d[12] (3528:3528:3528) (4092:4092:4092))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1785:1785:1785))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2091:2091:2091))
        (PORT d[1] (2561:2561:2561) (2980:2980:2980))
        (PORT d[2] (4011:4011:4011) (4541:4541:4541))
        (PORT d[3] (1533:1533:1533) (1797:1797:1797))
        (PORT d[4] (2090:2090:2090) (2436:2436:2436))
        (PORT d[5] (3090:3090:3090) (3535:3535:3535))
        (PORT d[6] (2898:2898:2898) (3321:3321:3321))
        (PORT d[7] (1866:1866:1866) (2189:2189:2189))
        (PORT d[8] (1459:1459:1459) (1724:1724:1724))
        (PORT d[9] (2771:2771:2771) (3185:3185:3185))
        (PORT d[10] (2514:2514:2514) (2952:2952:2952))
        (PORT d[11] (2175:2175:2175) (2524:2524:2524))
        (PORT d[12] (1940:1940:1940) (2268:2268:2268))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT stall (2430:2430:2430) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3615:3615:3615))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4894:4894:4894))
        (PORT d[1] (1955:1955:1955) (2293:2293:2293))
        (PORT d[2] (1897:1897:1897) (2227:2227:2227))
        (PORT d[3] (2520:2520:2520) (2936:2936:2936))
        (PORT d[4] (1338:1338:1338) (1564:1564:1564))
        (PORT d[5] (4159:4159:4159) (4765:4765:4765))
        (PORT d[6] (3534:3534:3534) (4060:4060:4060))
        (PORT d[7] (2093:2093:2093) (2488:2488:2488))
        (PORT d[8] (1592:1592:1592) (1813:1813:1813))
        (PORT d[9] (1650:1650:1650) (1886:1886:1886))
        (PORT d[10] (3633:3633:3633) (4187:4187:4187))
        (PORT d[11] (1897:1897:1897) (2232:2232:2232))
        (PORT d[12] (3743:3743:3743) (4355:4355:4355))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1370:1370:1370))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2463:2463:2463))
        (PORT d[1] (2406:2406:2406) (2779:2779:2779))
        (PORT d[2] (3551:3551:3551) (4068:4068:4068))
        (PORT d[3] (1420:1420:1420) (1689:1689:1689))
        (PORT d[4] (1543:1543:1543) (1745:1745:1745))
        (PORT d[5] (2895:2895:2895) (3357:3357:3357))
        (PORT d[6] (1985:1985:1985) (2344:2344:2344))
        (PORT d[7] (1336:1336:1336) (1570:1570:1570))
        (PORT d[8] (1561:1561:1561) (1831:1831:1831))
        (PORT d[9] (1539:1539:1539) (1773:1773:1773))
        (PORT d[10] (1127:1127:1127) (1332:1332:1332))
        (PORT d[11] (3629:3629:3629) (4110:4110:4110))
        (PORT d[12] (2558:2558:2558) (2961:2961:2961))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT stall (1900:1900:1900) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1575:1575:1575))
        (PORT datab (725:725:725) (860:860:860))
        (PORT datac (1205:1205:1205) (1396:1396:1396))
        (PORT datad (807:807:807) (948:948:948))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (653:653:653) (761:761:761))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (4252:4252:4252))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (5309:5309:5309))
        (PORT d[1] (3408:3408:3408) (4000:4000:4000))
        (PORT d[2] (1877:1877:1877) (2206:2206:2206))
        (PORT d[3] (2958:2958:2958) (3429:3429:3429))
        (PORT d[4] (2103:2103:2103) (2456:2456:2456))
        (PORT d[5] (4069:4069:4069) (4675:4675:4675))
        (PORT d[6] (3822:3822:3822) (4417:4417:4417))
        (PORT d[7] (1843:1843:1843) (2177:2177:2177))
        (PORT d[8] (4598:4598:4598) (5288:5288:5288))
        (PORT d[9] (6366:6366:6366) (7179:7179:7179))
        (PORT d[10] (3863:3863:3863) (4457:4457:4457))
        (PORT d[11] (3034:3034:3034) (3526:3526:3526))
        (PORT d[12] (4148:4148:4148) (4783:4783:4783))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1476:1476:1476))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2700:2700:2700))
        (PORT d[1] (3087:3087:3087) (3571:3571:3571))
        (PORT d[2] (4540:4540:4540) (5139:5139:5139))
        (PORT d[3] (1368:1368:1368) (1615:1615:1615))
        (PORT d[4] (1851:1851:1851) (2147:2147:2147))
        (PORT d[5] (2184:2184:2184) (2535:2535:2535))
        (PORT d[6] (3092:3092:3092) (3539:3539:3539))
        (PORT d[7] (1783:1783:1783) (2100:2100:2100))
        (PORT d[8] (1635:1635:1635) (1928:1928:1928))
        (PORT d[9] (3287:3287:3287) (3766:3766:3766))
        (PORT d[10] (2850:2850:2850) (3332:3332:3332))
        (PORT d[11] (1956:1956:1956) (2271:2271:2271))
        (PORT d[12] (1732:1732:1732) (2030:2030:2030))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT stall (1727:1727:1727) (1526:1526:1526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3604:3604:3604))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1141:1141:1141))
        (PORT d[1] (1441:1441:1441) (1667:1667:1667))
        (PORT d[2] (1337:1337:1337) (1569:1569:1569))
        (PORT d[3] (1842:1842:1842) (2123:2123:2123))
        (PORT d[4] (2301:2301:2301) (2674:2674:2674))
        (PORT d[5] (1843:1843:1843) (2121:2121:2121))
        (PORT d[6] (683:683:683) (803:803:803))
        (PORT d[7] (2110:2110:2110) (2476:2476:2476))
        (PORT d[8] (1077:1077:1077) (1272:1272:1272))
        (PORT d[9] (1342:1342:1342) (1551:1551:1551))
        (PORT d[10] (1226:1226:1226) (1429:1429:1429))
        (PORT d[11] (2157:2157:2157) (2532:2532:2532))
        (PORT d[12] (833:833:833) (966:966:966))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1121:1121:1121))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2470:2470:2470))
        (PORT d[1] (943:943:943) (1087:1087:1087))
        (PORT d[2] (1077:1077:1077) (1241:1241:1241))
        (PORT d[3] (880:880:880) (1025:1025:1025))
        (PORT d[4] (920:920:920) (1053:1053:1053))
        (PORT d[5] (1061:1061:1061) (1208:1208:1208))
        (PORT d[6] (1424:1424:1424) (1691:1691:1691))
        (PORT d[7] (745:745:745) (849:849:849))
        (PORT d[8] (1102:1102:1102) (1258:1258:1258))
        (PORT d[9] (1191:1191:1191) (1379:1379:1379))
        (PORT d[10] (1474:1474:1474) (1761:1761:1761))
        (PORT d[11] (805:805:805) (930:930:930))
        (PORT d[12] (1169:1169:1169) (1359:1359:1359))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT stall (1456:1456:1456) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1545:1545:1545))
        (PORT datab (622:622:622) (708:708:708))
        (PORT datac (706:706:706) (839:839:839))
        (PORT datad (802:802:802) (943:943:943))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3450:3450:3450))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (3106:3106:3106))
        (PORT d[1] (2316:2316:2316) (2739:2739:2739))
        (PORT d[2] (2204:2204:2204) (2610:2610:2610))
        (PORT d[3] (2271:2271:2271) (2656:2656:2656))
        (PORT d[4] (2205:2205:2205) (2568:2568:2568))
        (PORT d[5] (2892:2892:2892) (3264:3264:3264))
        (PORT d[6] (5269:5269:5269) (6153:6153:6153))
        (PORT d[7] (2623:2623:2623) (3091:3091:3091))
        (PORT d[8] (3203:3203:3203) (3615:3615:3615))
        (PORT d[9] (2295:2295:2295) (2645:2645:2645))
        (PORT d[10] (1587:1587:1587) (1868:1868:1868))
        (PORT d[11] (2230:2230:2230) (2635:2635:2635))
        (PORT d[12] (2339:2339:2339) (2716:2716:2716))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1714:1714:1714))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2724:2724:2724))
        (PORT d[1] (2652:2652:2652) (3078:3078:3078))
        (PORT d[2] (1770:1770:1770) (2060:2060:2060))
        (PORT d[3] (2570:2570:2570) (3042:3042:3042))
        (PORT d[4] (2375:2375:2375) (2779:2779:2779))
        (PORT d[5] (2951:2951:2951) (3314:3314:3314))
        (PORT d[6] (1628:1628:1628) (1890:1890:1890))
        (PORT d[7] (2266:2266:2266) (2662:2662:2662))
        (PORT d[8] (2755:2755:2755) (3131:3131:3131))
        (PORT d[9] (2490:2490:2490) (2907:2907:2907))
        (PORT d[10] (2948:2948:2948) (3358:3358:3358))
        (PORT d[11] (2031:2031:2031) (2315:2315:2315))
        (PORT d[12] (2317:2317:2317) (2710:2710:2710))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT stall (1806:1806:1806) (1597:1597:1597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3670:3670:3670))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (4263:4263:4263))
        (PORT d[1] (1433:1433:1433) (1711:1711:1711))
        (PORT d[2] (1871:1871:1871) (2203:2203:2203))
        (PORT d[3] (1404:1404:1404) (1633:1633:1633))
        (PORT d[4] (1599:1599:1599) (1883:1883:1883))
        (PORT d[5] (3372:3372:3372) (3841:3841:3841))
        (PORT d[6] (3573:3573:3573) (4078:4078:4078))
        (PORT d[7] (1355:1355:1355) (1601:1601:1601))
        (PORT d[8] (4210:4210:4210) (4841:4841:4841))
        (PORT d[9] (3521:3521:3521) (4084:4084:4084))
        (PORT d[10] (3447:3447:3447) (3950:3950:3950))
        (PORT d[11] (1095:1095:1095) (1287:1287:1287))
        (PORT d[12] (1224:1224:1224) (1427:1427:1427))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1330:1330:1330))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2950:2950:2950))
        (PORT d[1] (1894:1894:1894) (2191:2191:2191))
        (PORT d[2] (2334:2334:2334) (2667:2667:2667))
        (PORT d[3] (1031:1031:1031) (1211:1211:1211))
        (PORT d[4] (1308:1308:1308) (1502:1502:1502))
        (PORT d[5] (1087:1087:1087) (1246:1246:1246))
        (PORT d[6] (1657:1657:1657) (1961:1961:1961))
        (PORT d[7] (1118:1118:1118) (1307:1307:1307))
        (PORT d[8] (1528:1528:1528) (1797:1797:1797))
        (PORT d[9] (1392:1392:1392) (1593:1593:1593))
        (PORT d[10] (1681:1681:1681) (2004:2004:2004))
        (PORT d[11] (2149:2149:2149) (2452:2452:2452))
        (PORT d[12] (2130:2130:2130) (2493:2493:2493))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT stall (1303:1303:1303) (1163:1163:1163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1322:1322:1322))
        (PORT datab (725:725:725) (860:860:860))
        (PORT datac (606:606:606) (681:681:681))
        (PORT datad (806:806:806) (947:947:947))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (785:785:785) (924:924:924))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4892:4892:4892))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3935:3935:3935))
        (PORT d[1] (1174:1174:1174) (1377:1377:1377))
        (PORT d[2] (1676:1676:1676) (1952:1952:1952))
        (PORT d[3] (3413:3413:3413) (3937:3937:3937))
        (PORT d[4] (2626:2626:2626) (3042:3042:3042))
        (PORT d[5] (4629:4629:4629) (5317:5317:5317))
        (PORT d[6] (4004:4004:4004) (4628:4628:4628))
        (PORT d[7] (2371:2371:2371) (2772:2772:2772))
        (PORT d[8] (2346:2346:2346) (2717:2717:2717))
        (PORT d[9] (4938:4938:4938) (5674:5674:5674))
        (PORT d[10] (3142:3142:3142) (3664:3664:3664))
        (PORT d[11] (3379:3379:3379) (3933:3933:3933))
        (PORT d[12] (4313:4313:4313) (4981:4981:4981))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1508:1508:1508))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1404:1404:1404))
        (PORT d[1] (2355:2355:2355) (2740:2740:2740))
        (PORT d[2] (3195:3195:3195) (3727:3727:3727))
        (PORT d[3] (1119:1119:1119) (1320:1320:1320))
        (PORT d[4] (2224:2224:2224) (2568:2568:2568))
        (PORT d[5] (2028:2028:2028) (2342:2342:2342))
        (PORT d[6] (3384:3384:3384) (3942:3942:3942))
        (PORT d[7] (2361:2361:2361) (2773:2773:2773))
        (PORT d[8] (1869:1869:1869) (2206:2206:2206))
        (PORT d[9] (2188:2188:2188) (2556:2556:2556))
        (PORT d[10] (2435:2435:2435) (2863:2863:2863))
        (PORT d[11] (1818:1818:1818) (2120:2120:2120))
        (PORT d[12] (1878:1878:1878) (2192:2192:2192))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT stall (1381:1381:1381) (1221:1221:1221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3880:3880:3880))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3673:3673:3673))
        (PORT d[1] (2663:2663:2663) (3118:3118:3118))
        (PORT d[2] (2892:2892:2892) (3386:3386:3386))
        (PORT d[3] (2036:2036:2036) (2378:2378:2378))
        (PORT d[4] (1405:1405:1405) (1656:1656:1656))
        (PORT d[5] (3016:3016:3016) (3441:3441:3441))
        (PORT d[6] (3066:3066:3066) (3498:3498:3498))
        (PORT d[7] (2407:2407:2407) (2825:2825:2825))
        (PORT d[8] (3868:3868:3868) (4462:4462:4462))
        (PORT d[9] (4737:4737:4737) (5365:5365:5365))
        (PORT d[10] (1656:1656:1656) (1899:1899:1899))
        (PORT d[11] (2122:2122:2122) (2476:2476:2476))
        (PORT d[12] (3491:3491:3491) (4065:4065:4065))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1453:1453:1453))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2344:2344:2344))
        (PORT d[1] (2062:2062:2062) (2385:2385:2385))
        (PORT d[2] (1920:1920:1920) (2184:2184:2184))
        (PORT d[3] (1082:1082:1082) (1272:1272:1272))
        (PORT d[4] (2059:2059:2059) (2399:2399:2399))
        (PORT d[5] (1685:1685:1685) (1916:1916:1916))
        (PORT d[6] (1801:1801:1801) (2127:2127:2127))
        (PORT d[7] (1664:1664:1664) (1950:1950:1950))
        (PORT d[8] (1649:1649:1649) (1919:1919:1919))
        (PORT d[9] (1890:1890:1890) (2133:2133:2133))
        (PORT d[10] (1624:1624:1624) (1926:1926:1926))
        (PORT d[11] (1754:1754:1754) (1999:1999:1999))
        (PORT d[12] (1783:1783:1783) (2086:2086:2086))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT stall (1921:1921:1921) (1698:1698:1698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (733:733:733))
        (PORT datab (1296:1296:1296) (1515:1515:1515))
        (PORT datac (588:588:588) (703:703:703))
        (PORT datad (948:948:948) (1113:1113:1113))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3842:3842:3842))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (4090:4090:4090))
        (PORT d[1] (1607:1607:1607) (1908:1908:1908))
        (PORT d[2] (1852:1852:1852) (2180:2180:2180))
        (PORT d[3] (1232:1232:1232) (1438:1438:1438))
        (PORT d[4] (1566:1566:1566) (1837:1837:1837))
        (PORT d[5] (3517:3517:3517) (4002:4002:4002))
        (PORT d[6] (3386:3386:3386) (3859:3859:3859))
        (PORT d[7] (1179:1179:1179) (1398:1398:1398))
        (PORT d[8] (4225:4225:4225) (4865:4865:4865))
        (PORT d[9] (5112:5112:5112) (5789:5789:5789))
        (PORT d[10] (3429:3429:3429) (3931:3931:3931))
        (PORT d[11] (1267:1267:1267) (1487:1487:1487))
        (PORT d[12] (1233:1233:1233) (1437:1437:1437))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1323:1323:1323))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2760:2760:2760))
        (PORT d[1] (1886:1886:1886) (2183:2183:2183))
        (PORT d[2] (2325:2325:2325) (2655:2655:2655))
        (PORT d[3] (1047:1047:1047) (1228:1228:1228))
        (PORT d[4] (1317:1317:1317) (1512:1512:1512))
        (PORT d[5] (1348:1348:1348) (1535:1535:1535))
        (PORT d[6] (2101:2101:2101) (2485:2485:2485))
        (PORT d[7] (1111:1111:1111) (1297:1297:1297))
        (PORT d[8] (1531:1531:1531) (1800:1800:1800))
        (PORT d[9] (1085:1085:1085) (1240:1240:1240))
        (PORT d[10] (1702:1702:1702) (2033:2033:2033))
        (PORT d[11] (2142:2142:2142) (2444:2444:2444))
        (PORT d[12] (1370:1370:1370) (1583:1583:1583))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT stall (1276:1276:1276) (1142:1142:1142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3869:3869:3869))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2849:2849:2849))
        (PORT d[1] (1928:1928:1928) (2293:2293:2293))
        (PORT d[2] (2389:2389:2389) (2798:2798:2798))
        (PORT d[3] (1972:1972:1972) (2299:2299:2299))
        (PORT d[4] (1770:1770:1770) (2087:2087:2087))
        (PORT d[5] (2161:2161:2161) (2464:2464:2464))
        (PORT d[6] (3165:3165:3165) (3654:3654:3654))
        (PORT d[7] (1659:1659:1659) (1967:1967:1967))
        (PORT d[8] (2790:2790:2790) (3175:3175:3175))
        (PORT d[9] (3649:3649:3649) (4121:4121:4121))
        (PORT d[10] (2202:2202:2202) (2523:2523:2523))
        (PORT d[11] (1705:1705:1705) (2014:2014:2014))
        (PORT d[12] (2670:2670:2670) (3119:3119:3119))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1521:1521:1521))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1714:1714:1714))
        (PORT d[1] (2119:2119:2119) (2459:2459:2459))
        (PORT d[2] (2276:2276:2276) (2596:2596:2596))
        (PORT d[3] (2005:2005:2005) (2369:2369:2369))
        (PORT d[4] (2183:2183:2183) (2530:2530:2530))
        (PORT d[5] (3074:3074:3074) (3520:3520:3520))
        (PORT d[6] (2065:2065:2065) (2336:2336:2336))
        (PORT d[7] (1547:1547:1547) (1797:1797:1797))
        (PORT d[8] (1757:1757:1757) (2054:2054:2054))
        (PORT d[9] (2323:2323:2323) (2650:2650:2650))
        (PORT d[10] (1802:1802:1802) (2136:2136:2136))
        (PORT d[11] (2102:2102:2102) (2380:2380:2380))
        (PORT d[12] (1763:1763:1763) (2052:2052:2052))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT stall (2017:2017:2017) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (890:890:890))
        (PORT datab (866:866:866) (1004:1004:1004))
        (PORT datac (705:705:705) (837:837:837))
        (PORT datad (806:806:806) (948:948:948))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (953:953:953))
        (PORT datab (802:802:802) (947:947:947))
        (PORT datac (650:650:650) (736:736:736))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (600:600:600))
        (PORT datab (518:518:518) (618:618:618))
        (PORT datac (524:524:524) (587:587:587))
        (PORT datad (842:842:842) (972:972:972))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (631:631:631) (723:723:723))
        (PORT datad (337:337:337) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (4043:4043:4043))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3712:3712:3712))
        (PORT d[1] (1929:1929:1929) (2252:2252:2252))
        (PORT d[2] (1991:1991:1991) (2336:2336:2336))
        (PORT d[3] (2058:2058:2058) (2398:2398:2398))
        (PORT d[4] (2061:2061:2061) (2426:2426:2426))
        (PORT d[5] (4332:4332:4332) (5012:5012:5012))
        (PORT d[6] (4455:4455:4455) (5160:5160:5160))
        (PORT d[7] (1900:1900:1900) (2253:2253:2253))
        (PORT d[8] (3858:3858:3858) (4433:4433:4433))
        (PORT d[9] (3583:3583:3583) (4138:4138:4138))
        (PORT d[10] (1815:1815:1815) (2137:2137:2137))
        (PORT d[11] (2104:2104:2104) (2476:2476:2476))
        (PORT d[12] (2946:2946:2946) (3421:3421:3421))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1887:1887:1887))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3375:3375:3375))
        (PORT d[1] (2767:2767:2767) (3210:3210:3210))
        (PORT d[2] (2057:2057:2057) (2409:2409:2409))
        (PORT d[3] (1825:1825:1825) (2130:2130:2130))
        (PORT d[4] (2034:2034:2034) (2355:2355:2355))
        (PORT d[5] (2069:2069:2069) (2395:2395:2395))
        (PORT d[6] (2499:2499:2499) (2917:2917:2917))
        (PORT d[7] (2376:2376:2376) (2793:2793:2793))
        (PORT d[8] (3047:3047:3047) (3506:3506:3506))
        (PORT d[9] (2196:2196:2196) (2539:2539:2539))
        (PORT d[10] (2954:2954:2954) (3384:3384:3384))
        (PORT d[11] (3426:3426:3426) (3925:3925:3925))
        (PORT d[12] (2060:2060:2060) (2397:2397:2397))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT stall (1830:1830:1830) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (2156:2156:2156))
        (PORT datab (848:848:848) (981:981:981))
        (PORT datac (888:888:888) (1061:1061:1061))
        (PORT datad (356:356:356) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (550:550:550) (657:657:657))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (559:559:559))
        (PORT datab (568:568:568) (679:679:679))
        (PORT datad (335:335:335) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2791:2791:2791) (3220:3220:3220))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (190:190:190))
        (PORT datab (339:339:339) (411:411:411))
        (PORT datad (462:462:462) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT asdata (3129:3129:3129) (3586:3586:3586))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3401:3401:3401))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (4123:4123:4123))
        (PORT d[1] (2813:2813:2813) (3272:3272:3272))
        (PORT d[2] (1880:1880:1880) (2208:2208:2208))
        (PORT d[3] (1982:1982:1982) (2319:2319:2319))
        (PORT d[4] (2339:2339:2339) (2716:2716:2716))
        (PORT d[5] (3356:3356:3356) (3855:3855:3855))
        (PORT d[6] (3298:3298:3298) (3783:3783:3783))
        (PORT d[7] (2634:2634:2634) (3103:3103:3103))
        (PORT d[8] (2337:2337:2337) (2671:2671:2671))
        (PORT d[9] (2428:2428:2428) (2748:2748:2748))
        (PORT d[10] (2867:2867:2867) (3300:3300:3300))
        (PORT d[11] (1725:1725:1725) (2021:2021:2021))
        (PORT d[12] (3198:3198:3198) (3729:3729:3729))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1495:1495:1495))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1802:1802:1802))
        (PORT d[1] (2716:2716:2716) (3162:3162:3162))
        (PORT d[2] (2964:2964:2964) (3394:3394:3394))
        (PORT d[3] (2994:2994:2994) (3521:3521:3521))
        (PORT d[4] (3024:3024:3024) (3435:3435:3435))
        (PORT d[5] (2367:2367:2367) (2770:2770:2770))
        (PORT d[6] (1592:1592:1592) (1887:1887:1887))
        (PORT d[7] (1341:1341:1341) (1578:1578:1578))
        (PORT d[8] (1209:1209:1209) (1425:1425:1425))
        (PORT d[9] (1903:1903:1903) (2197:2197:2197))
        (PORT d[10] (1330:1330:1330) (1576:1576:1576))
        (PORT d[11] (3337:3337:3337) (3772:3772:3772))
        (PORT d[12] (1962:1962:1962) (2283:2283:2283))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT stall (2134:2134:2134) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3682:3682:3682))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (4211:4211:4211))
        (PORT d[1] (1456:1456:1456) (1703:1703:1703))
        (PORT d[2] (1560:1560:1560) (1833:1833:1833))
        (PORT d[3] (2072:2072:2072) (2432:2432:2432))
        (PORT d[4] (2822:2822:2822) (3310:3310:3310))
        (PORT d[5] (4548:4548:4548) (5253:5253:5253))
        (PORT d[6] (4732:4732:4732) (5472:5472:5472))
        (PORT d[7] (1444:1444:1444) (1708:1708:1708))
        (PORT d[8] (1492:1492:1492) (1751:1751:1751))
        (PORT d[9] (3254:3254:3254) (3761:3761:3761))
        (PORT d[10] (2425:2425:2425) (2807:2807:2807))
        (PORT d[11] (1803:1803:1803) (2123:2123:2123))
        (PORT d[12] (4167:4167:4167) (4800:4800:4800))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1616:1616:1616))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (4219:4219:4219))
        (PORT d[1] (2250:2250:2250) (2598:2598:2598))
        (PORT d[2] (2524:2524:2524) (2924:2924:2924))
        (PORT d[3] (1521:1521:1521) (1795:1795:1795))
        (PORT d[4] (1431:1431:1431) (1663:1663:1663))
        (PORT d[5] (1838:1838:1838) (2101:2101:2101))
        (PORT d[6] (1789:1789:1789) (2097:2097:2097))
        (PORT d[7] (1765:1765:1765) (2082:2082:2082))
        (PORT d[8] (1948:1948:1948) (2242:2242:2242))
        (PORT d[9] (1081:1081:1081) (1258:1258:1258))
        (PORT d[10] (1577:1577:1577) (1873:1873:1873))
        (PORT d[11] (2248:2248:2248) (2543:2543:2543))
        (PORT d[12] (1602:1602:1602) (1857:1857:1857))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT stall (1529:1529:1529) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (740:740:740))
        (PORT datab (1536:1536:1536) (1760:1760:1760))
        (PORT datac (580:580:580) (694:694:694))
        (PORT datad (1532:1532:1532) (1698:1698:1698))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3894:3894:3894))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (3048:3048:3048))
        (PORT d[1] (1950:1950:1950) (2321:2321:2321))
        (PORT d[2] (2138:2138:2138) (2521:2521:2521))
        (PORT d[3] (1800:1800:1800) (2095:2095:2095))
        (PORT d[4] (1921:1921:1921) (2255:2255:2255))
        (PORT d[5] (2253:2253:2253) (2561:2561:2561))
        (PORT d[6] (2362:2362:2362) (2692:2692:2692))
        (PORT d[7] (1668:1668:1668) (1976:1976:1976))
        (PORT d[8] (4015:4015:4015) (4625:4625:4625))
        (PORT d[9] (3804:3804:3804) (4298:4298:4298))
        (PORT d[10] (2356:2356:2356) (2703:2703:2703))
        (PORT d[11] (1582:1582:1582) (1866:1866:1866))
        (PORT d[12] (2831:2831:2831) (3300:3300:3300))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1392:1392:1392))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1725:1725:1725))
        (PORT d[1] (2101:2101:2101) (2435:2435:2435))
        (PORT d[2] (2448:2448:2448) (2792:2792:2792))
        (PORT d[3] (1114:1114:1114) (1318:1318:1318))
        (PORT d[4] (2380:2380:2380) (2755:2755:2755))
        (PORT d[5] (1816:1816:1816) (2125:2125:2125))
        (PORT d[6] (1890:1890:1890) (2236:2236:2236))
        (PORT d[7] (1546:1546:1546) (1794:1794:1794))
        (PORT d[8] (1911:1911:1911) (2228:2228:2228))
        (PORT d[9] (2168:2168:2168) (2477:2477:2477))
        (PORT d[10] (1986:1986:1986) (2348:2348:2348))
        (PORT d[11] (2300:2300:2300) (2607:2607:2607))
        (PORT d[12] (1926:1926:1926) (2237:2237:2237))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT stall (2051:2051:2051) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3601:3601:3601))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (4488:4488:4488))
        (PORT d[1] (2996:2996:2996) (3479:3479:3479))
        (PORT d[2] (1515:1515:1515) (1788:1788:1788))
        (PORT d[3] (2166:2166:2166) (2532:2532:2532))
        (PORT d[4] (2518:2518:2518) (2918:2918:2918))
        (PORT d[5] (3526:3526:3526) (4050:4050:4050))
        (PORT d[6] (2819:2819:2819) (3240:3240:3240))
        (PORT d[7] (2782:2782:2782) (3267:3267:3267))
        (PORT d[8] (2175:2175:2175) (2493:2493:2493))
        (PORT d[9] (2412:2412:2412) (2730:2730:2730))
        (PORT d[10] (3068:3068:3068) (3533:3533:3533))
        (PORT d[11] (2643:2643:2643) (3039:3039:3039))
        (PORT d[12] (3373:3373:3373) (3929:3929:3929))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1541:1541:1541))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (2007:2007:2007))
        (PORT d[1] (2903:2903:2903) (3375:3375:3375))
        (PORT d[2] (3154:3154:3154) (3612:3612:3612))
        (PORT d[3] (3182:3182:3182) (3734:3734:3734))
        (PORT d[4] (3206:3206:3206) (3643:3643:3643))
        (PORT d[5] (2555:2555:2555) (2974:2974:2974))
        (PORT d[6] (1588:1588:1588) (1882:1882:1882))
        (PORT d[7] (1162:1162:1162) (1377:1377:1377))
        (PORT d[8] (1198:1198:1198) (1416:1416:1416))
        (PORT d[9] (1731:1731:1731) (2003:2003:2003))
        (PORT d[10] (1137:1137:1137) (1353:1353:1353))
        (PORT d[11] (3117:3117:3117) (3527:3527:3527))
        (PORT d[12] (2210:2210:2210) (2568:2568:2568))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT stall (2244:2244:2244) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (741:741:741))
        (PORT datab (1029:1029:1029) (1201:1201:1201))
        (PORT datac (578:578:578) (692:692:692))
        (PORT datad (1099:1099:1099) (1275:1275:1275))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3802:3802:3802))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1872:1872:1872))
        (PORT d[1] (2075:2075:2075) (2456:2456:2456))
        (PORT d[2] (2965:2965:2965) (3447:3447:3447))
        (PORT d[3] (2628:2628:2628) (3067:3067:3067))
        (PORT d[4] (2460:2460:2460) (2868:2868:2868))
        (PORT d[5] (2044:2044:2044) (2334:2334:2334))
        (PORT d[6] (2095:2095:2095) (2387:2387:2387))
        (PORT d[7] (1269:1269:1269) (1474:1474:1474))
        (PORT d[8] (3853:3853:3853) (4392:4392:4392))
        (PORT d[9] (4469:4469:4469) (5068:5068:5068))
        (PORT d[10] (1451:1451:1451) (1672:1672:1672))
        (PORT d[11] (1700:1700:1700) (1973:1973:1973))
        (PORT d[12] (1513:1513:1513) (1759:1759:1759))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1457:1457:1457))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1483:1483:1483))
        (PORT d[1] (2859:2859:2859) (3311:3311:3311))
        (PORT d[2] (1925:1925:1925) (2184:2184:2184))
        (PORT d[3] (1366:1366:1366) (1612:1612:1612))
        (PORT d[4] (1599:1599:1599) (1837:1837:1837))
        (PORT d[5] (2226:2226:2226) (2616:2616:2616))
        (PORT d[6] (2030:2030:2030) (2395:2395:2395))
        (PORT d[7] (1266:1266:1266) (1502:1502:1502))
        (PORT d[8] (1286:1286:1286) (1486:1486:1486))
        (PORT d[9] (1944:1944:1944) (2202:2202:2202))
        (PORT d[10] (1579:1579:1579) (1867:1867:1867))
        (PORT d[11] (1756:1756:1756) (1986:1986:1986))
        (PORT d[12] (1858:1858:1858) (2175:2175:2175))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT stall (2205:2205:2205) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4639:4639:4639))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (4094:4094:4094))
        (PORT d[1] (3396:3396:3396) (3970:3970:3970))
        (PORT d[2] (2115:2115:2115) (2490:2490:2490))
        (PORT d[3] (2729:2729:2729) (3175:3175:3175))
        (PORT d[4] (1734:1734:1734) (1996:1996:1996))
        (PORT d[5] (3930:3930:3930) (4444:4444:4444))
        (PORT d[6] (2626:2626:2626) (3017:3017:3017))
        (PORT d[7] (1875:1875:1875) (2232:2232:2232))
        (PORT d[8] (1301:1301:1301) (1532:1532:1532))
        (PORT d[9] (1264:1264:1264) (1432:1432:1432))
        (PORT d[10] (2495:2495:2495) (2901:2901:2901))
        (PORT d[11] (2307:2307:2307) (2708:2708:2708))
        (PORT d[12] (3242:3242:3242) (3726:3726:3726))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1470:1470:1470))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2464:2464:2464))
        (PORT d[1] (2878:2878:2878) (3325:3325:3325))
        (PORT d[2] (2696:2696:2696) (3122:3122:3122))
        (PORT d[3] (2056:2056:2056) (2434:2434:2434))
        (PORT d[4] (2680:2680:2680) (3116:3116:3116))
        (PORT d[5] (3227:3227:3227) (3700:3700:3700))
        (PORT d[6] (1491:1491:1491) (1732:1732:1732))
        (PORT d[7] (2081:2081:2081) (2435:2435:2435))
        (PORT d[8] (2534:2534:2534) (2958:2958:2958))
        (PORT d[9] (1400:1400:1400) (1584:1584:1584))
        (PORT d[10] (909:909:909) (1080:1080:1080))
        (PORT d[11] (2921:2921:2921) (3328:3328:3328))
        (PORT d[12] (1110:1110:1110) (1247:1247:1247))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (1836:1836:1836) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (740:740:740))
        (PORT datab (900:900:900) (1048:1048:1048))
        (PORT datac (579:579:579) (693:693:693))
        (PORT datad (905:905:905) (1056:1056:1056))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3717:3717:3717))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (3036:3036:3036))
        (PORT d[1] (2600:2600:2600) (3064:3064:3064))
        (PORT d[2] (3079:3079:3079) (3562:3562:3562))
        (PORT d[3] (1563:1563:1563) (1809:1809:1809))
        (PORT d[4] (2328:2328:2328) (2729:2729:2729))
        (PORT d[5] (2927:2927:2927) (3349:3349:3349))
        (PORT d[6] (4706:4706:4706) (5479:5479:5479))
        (PORT d[7] (1972:1972:1972) (2336:2336:2336))
        (PORT d[8] (3030:3030:3030) (3456:3456:3456))
        (PORT d[9] (2700:2700:2700) (3079:3079:3079))
        (PORT d[10] (1390:1390:1390) (1638:1638:1638))
        (PORT d[11] (1643:1643:1643) (1948:1948:1948))
        (PORT d[12] (2754:2754:2754) (3215:3215:3215))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1624:1624:1624))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2042:2042:2042))
        (PORT d[1] (2909:2909:2909) (3373:3373:3373))
        (PORT d[2] (1820:1820:1820) (2125:2125:2125))
        (PORT d[3] (2402:2402:2402) (2798:2798:2798))
        (PORT d[4] (2479:2479:2479) (2889:2889:2889))
        (PORT d[5] (2229:2229:2229) (2535:2535:2535))
        (PORT d[6] (1257:1257:1257) (1491:1491:1491))
        (PORT d[7] (1993:1993:1993) (2360:2360:2360))
        (PORT d[8] (1518:1518:1518) (1744:1744:1744))
        (PORT d[9] (1789:1789:1789) (2068:2068:2068))
        (PORT d[10] (1573:1573:1573) (1785:1785:1785))
        (PORT d[11] (1429:1429:1429) (1618:1618:1618))
        (PORT d[12] (2501:2501:2501) (2922:2922:2922))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT stall (1469:1469:1469) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3846:3846:3846))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (5123:5123:5123))
        (PORT d[1] (1987:1987:1987) (2344:2344:2344))
        (PORT d[2] (2223:2223:2223) (2592:2592:2592))
        (PORT d[3] (2725:2725:2725) (3171:3171:3171))
        (PORT d[4] (1137:1137:1137) (1336:1336:1336))
        (PORT d[5] (4359:4359:4359) (4999:4999:4999))
        (PORT d[6] (3043:3043:3043) (3508:3508:3508))
        (PORT d[7] (2057:2057:2057) (2443:2443:2443))
        (PORT d[8] (1539:1539:1539) (1742:1742:1742))
        (PORT d[9] (1301:1301:1301) (1487:1487:1487))
        (PORT d[10] (3820:3820:3820) (4405:4405:4405))
        (PORT d[11] (1935:1935:1935) (2278:2278:2278))
        (PORT d[12] (4231:4231:4231) (4907:4907:4907))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1360:1360:1360))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2669:2669:2669))
        (PORT d[1] (2407:2407:2407) (2780:2780:2780))
        (PORT d[2] (3747:3747:3747) (4295:4295:4295))
        (PORT d[3] (1926:1926:1926) (2260:2260:2260))
        (PORT d[4] (1720:1720:1720) (1952:1952:1952))
        (PORT d[5] (2273:2273:2273) (2634:2634:2634))
        (PORT d[6] (2318:2318:2318) (2720:2720:2720))
        (PORT d[7] (1521:1521:1521) (1780:1780:1780))
        (PORT d[8] (1732:1732:1732) (2023:2023:2023))
        (PORT d[9] (1527:1527:1527) (1755:1755:1755))
        (PORT d[10] (1505:1505:1505) (1765:1765:1765))
        (PORT d[11] (3791:3791:3791) (4290:4290:4290))
        (PORT d[12] (1442:1442:1442) (1624:1624:1624))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT stall (2111:2111:2111) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (732:732:732))
        (PORT datab (1102:1102:1102) (1272:1272:1272))
        (PORT datac (590:590:590) (705:705:705))
        (PORT datad (905:905:905) (1030:1030:1030))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3671:3671:3671))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2880:2880:2880))
        (PORT d[1] (2291:2291:2291) (2712:2712:2712))
        (PORT d[2] (2339:2339:2339) (2750:2750:2750))
        (PORT d[3] (1921:1921:1921) (2265:2265:2265))
        (PORT d[4] (1858:1858:1858) (2170:2170:2170))
        (PORT d[5] (2679:2679:2679) (3015:3015:3015))
        (PORT d[6] (1902:1902:1902) (2210:2210:2210))
        (PORT d[7] (2417:2417:2417) (2852:2852:2852))
        (PORT d[8] (2873:2873:2873) (3241:3241:3241))
        (PORT d[9] (2252:2252:2252) (2600:2600:2600))
        (PORT d[10] (1282:1282:1282) (1526:1526:1526))
        (PORT d[11] (2636:2636:2636) (3091:3091:3091))
        (PORT d[12] (2175:2175:2175) (2526:2526:2526))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1808:1808:1808))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2492:2492:2492))
        (PORT d[1] (2464:2464:2464) (2864:2864:2864))
        (PORT d[2] (1576:1576:1576) (1836:1836:1836))
        (PORT d[3] (2442:2442:2442) (2894:2894:2894))
        (PORT d[4] (2714:2714:2714) (3164:3164:3164))
        (PORT d[5] (2771:2771:2771) (3119:3119:3119))
        (PORT d[6] (1453:1453:1453) (1691:1691:1691))
        (PORT d[7] (2264:2264:2264) (2656:2656:2656))
        (PORT d[8] (2581:2581:2581) (2935:2935:2935))
        (PORT d[9] (2307:2307:2307) (2696:2696:2696))
        (PORT d[10] (2596:2596:2596) (2962:2962:2962))
        (PORT d[11] (2777:2777:2777) (3113:3113:3113))
        (PORT d[12] (2312:2312:2312) (2707:2707:2707))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT stall (1846:1846:1846) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2826:2826:2826))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (4099:4099:4099))
        (PORT d[1] (3400:3400:3400) (3979:3979:3979))
        (PORT d[2] (3200:3200:3200) (3737:3737:3737))
        (PORT d[3] (2504:2504:2504) (2930:2930:2930))
        (PORT d[4] (2287:2287:2287) (2657:2657:2657))
        (PORT d[5] (4096:4096:4096) (4725:4725:4725))
        (PORT d[6] (3618:3618:3618) (4168:4168:4168))
        (PORT d[7] (2793:2793:2793) (3297:3297:3297))
        (PORT d[8] (3663:3663:3663) (4172:4172:4172))
        (PORT d[9] (2944:2944:2944) (3372:3372:3372))
        (PORT d[10] (2034:2034:2034) (2404:2404:2404))
        (PORT d[11] (2911:2911:2911) (3402:3402:3402))
        (PORT d[12] (3496:3496:3496) (4009:4009:4009))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1664:1664:1664))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2947:2947:2947))
        (PORT d[1] (2512:2512:2512) (2920:2920:2920))
        (PORT d[2] (2582:2582:2582) (2995:2995:2995))
        (PORT d[3] (2367:2367:2367) (2782:2782:2782))
        (PORT d[4] (2952:2952:2952) (3463:3463:3463))
        (PORT d[5] (3298:3298:3298) (3790:3790:3790))
        (PORT d[6] (1368:1368:1368) (1594:1594:1594))
        (PORT d[7] (2490:2490:2490) (2924:2924:2924))
        (PORT d[8] (1987:1987:1987) (2332:2332:2332))
        (PORT d[9] (3411:3411:3411) (3965:3965:3965))
        (PORT d[10] (1336:1336:1336) (1582:1582:1582))
        (PORT d[11] (3355:3355:3355) (3815:3815:3815))
        (PORT d[12] (2726:2726:2726) (3186:3186:3186))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT stall (1848:1848:1848) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (726:726:726))
        (PORT datab (1254:1254:1254) (1470:1470:1470))
        (PORT datac (1236:1236:1236) (1444:1444:1444))
        (PORT datad (579:579:579) (703:703:703))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (888:888:888))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (527:527:527) (618:618:618))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (4075:4075:4075))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3473:3473:3473))
        (PORT d[1] (2302:2302:2302) (2724:2724:2724))
        (PORT d[2] (1893:1893:1893) (2214:2214:2214))
        (PORT d[3] (2217:2217:2217) (2584:2584:2584))
        (PORT d[4] (2221:2221:2221) (2595:2595:2595))
        (PORT d[5] (2792:2792:2792) (3178:3178:3178))
        (PORT d[6] (3734:3734:3734) (4290:4290:4290))
        (PORT d[7] (1816:1816:1816) (2136:2136:2136))
        (PORT d[8] (3073:3073:3073) (3497:3497:3497))
        (PORT d[9] (4642:4642:4642) (5251:5251:5251))
        (PORT d[10] (3729:3729:3729) (4318:4318:4318))
        (PORT d[11] (2150:2150:2150) (2493:2493:2493))
        (PORT d[12] (2843:2843:2843) (3315:3315:3315))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1651:1651:1651))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1552:1552:1552))
        (PORT d[1] (2188:2188:2188) (2550:2550:2550))
        (PORT d[2] (2831:2831:2831) (3213:3213:3213))
        (PORT d[3] (1771:1771:1771) (2086:2086:2086))
        (PORT d[4] (2050:2050:2050) (2389:2389:2389))
        (PORT d[5] (2961:2961:2961) (3368:3368:3368))
        (PORT d[6] (2507:2507:2507) (2865:2865:2865))
        (PORT d[7] (1692:1692:1692) (1974:1974:1974))
        (PORT d[8] (1405:1405:1405) (1651:1651:1651))
        (PORT d[9] (2616:2616:2616) (2994:2994:2994))
        (PORT d[10] (1819:1819:1819) (2154:2154:2154))
        (PORT d[11] (2338:2338:2338) (2717:2717:2717))
        (PORT d[12] (1930:1930:1930) (2249:2249:2249))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT stall (1875:1875:1875) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3424:3424:3424))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3878:3878:3878))
        (PORT d[1] (2457:2457:2457) (2871:2871:2871))
        (PORT d[2] (2091:2091:2091) (2452:2452:2452))
        (PORT d[3] (2526:2526:2526) (2944:2944:2944))
        (PORT d[4] (2005:2005:2005) (2345:2345:2345))
        (PORT d[5] (3013:3013:3013) (3463:3463:3463))
        (PORT d[6] (2788:2788:2788) (3191:3191:3191))
        (PORT d[7] (2250:2250:2250) (2655:2655:2655))
        (PORT d[8] (3032:3032:3032) (3424:3424:3424))
        (PORT d[9] (2785:2785:2785) (3153:3153:3153))
        (PORT d[10] (2499:2499:2499) (2872:2872:2872))
        (PORT d[11] (2143:2143:2143) (2482:2482:2482))
        (PORT d[12] (2988:2988:2988) (3479:3479:3479))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1609:1609:1609))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1559:1559:1559))
        (PORT d[1] (2355:2355:2355) (2754:2754:2754))
        (PORT d[2] (2969:2969:2969) (3397:3397:3397))
        (PORT d[3] (2789:2789:2789) (3288:3288:3288))
        (PORT d[4] (2668:2668:2668) (3034:3034:3034))
        (PORT d[5] (3086:3086:3086) (3544:3544:3544))
        (PORT d[6] (1798:1798:1798) (2126:2126:2126))
        (PORT d[7] (1524:1524:1524) (1784:1784:1784))
        (PORT d[8] (1596:1596:1596) (1871:1871:1871))
        (PORT d[9] (1778:1778:1778) (2063:2063:2063))
        (PORT d[10] (1169:1169:1169) (1386:1386:1386))
        (PORT d[11] (2980:2980:2980) (3365:3365:3365))
        (PORT d[12] (1690:1690:1690) (1978:1978:1978))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT stall (2510:2510:2510) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (735:735:735))
        (PORT datab (1300:1300:1300) (1495:1495:1495))
        (PORT datac (585:585:585) (700:700:700))
        (PORT datad (1117:1117:1117) (1299:1299:1299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2831:2831:2831))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4916:4916:4916))
        (PORT d[1] (2869:2869:2869) (3375:3375:3375))
        (PORT d[2] (3054:3054:3054) (3560:3560:3560))
        (PORT d[3] (3261:3261:3261) (3800:3800:3800))
        (PORT d[4] (2832:2832:2832) (3296:3296:3296))
        (PORT d[5] (3755:3755:3755) (4335:4335:4335))
        (PORT d[6] (3950:3950:3950) (4546:4546:4546))
        (PORT d[7] (2108:2108:2108) (2503:2503:2503))
        (PORT d[8] (4677:4677:4677) (5325:5325:5325))
        (PORT d[9] (3997:3997:3997) (4574:4574:4574))
        (PORT d[10] (2252:2252:2252) (2651:2651:2651))
        (PORT d[11] (3232:3232:3232) (3742:3742:3742))
        (PORT d[12] (4352:4352:4352) (5026:5026:5026))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1563:1563:1563))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3332:3332:3332))
        (PORT d[1] (3968:3968:3968) (4567:4567:4567))
        (PORT d[2] (3138:3138:3138) (3625:3625:3625))
        (PORT d[3] (1841:1841:1841) (2179:2179:2179))
        (PORT d[4] (2596:2596:2596) (3045:3045:3045))
        (PORT d[5] (3484:3484:3484) (4006:4006:4006))
        (PORT d[6] (1352:1352:1352) (1572:1572:1572))
        (PORT d[7] (2117:2117:2117) (2470:2470:2470))
        (PORT d[8] (1838:1838:1838) (2161:2161:2161))
        (PORT d[9] (2469:2469:2469) (2866:2866:2866))
        (PORT d[10] (1147:1147:1147) (1351:1351:1351))
        (PORT d[11] (3833:3833:3833) (4353:4353:4353))
        (PORT d[12] (2262:2262:2262) (2604:2604:2604))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT stall (2085:2085:2085) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3764:3764:3764))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (3036:3036:3036))
        (PORT d[1] (2053:2053:2053) (2420:2420:2420))
        (PORT d[2] (2947:2947:2947) (3427:3427:3427))
        (PORT d[3] (2618:2618:2618) (3056:3056:3056))
        (PORT d[4] (2452:2452:2452) (2859:2859:2859))
        (PORT d[5] (1875:1875:1875) (2135:2135:2135))
        (PORT d[6] (1935:1935:1935) (2204:2204:2204))
        (PORT d[7] (1145:1145:1145) (1353:1353:1353))
        (PORT d[8] (3656:3656:3656) (4161:4161:4161))
        (PORT d[9] (4472:4472:4472) (5069:5069:5069))
        (PORT d[10] (2783:2783:2783) (3174:3174:3174))
        (PORT d[11] (1527:1527:1527) (1780:1780:1780))
        (PORT d[12] (1698:1698:1698) (1973:1973:1973))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1682:1682:1682))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1266:1266:1266))
        (PORT d[1] (2688:2688:2688) (3113:3113:3113))
        (PORT d[2] (1942:1942:1942) (2211:2211:2211))
        (PORT d[3] (1777:1777:1777) (2096:2096:2096))
        (PORT d[4] (1447:1447:1447) (1661:1661:1661))
        (PORT d[5] (2207:2207:2207) (2592:2592:2592))
        (PORT d[6] (2051:2051:2051) (2422:2422:2422))
        (PORT d[7] (1275:1275:1275) (1511:1511:1511))
        (PORT d[8] (1106:1106:1106) (1281:1281:1281))
        (PORT d[9] (1905:1905:1905) (2149:2149:2149))
        (PORT d[10] (1392:1392:1392) (1660:1660:1660))
        (PORT d[11] (1753:1753:1753) (1982:1982:1982))
        (PORT d[12] (1818:1818:1818) (2123:2123:2123))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT stall (2021:2021:2021) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (731:731:731))
        (PORT datab (1270:1270:1270) (1478:1478:1478))
        (PORT datac (591:591:591) (706:706:706))
        (PORT datad (1223:1223:1223) (1395:1395:1395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (673:673:673) (780:780:780))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (721:721:721) (866:866:866))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3509:3509:3509))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1431:1431:1431))
        (PORT d[1] (1870:1870:1870) (2217:2217:2217))
        (PORT d[2] (2159:2159:2159) (2552:2552:2552))
        (PORT d[3] (2635:2635:2635) (3070:3070:3070))
        (PORT d[4] (974:974:974) (1132:1132:1132))
        (PORT d[5] (1350:1350:1350) (1545:1545:1545))
        (PORT d[6] (1060:1060:1060) (1227:1227:1227))
        (PORT d[7] (1233:1233:1233) (1413:1413:1413))
        (PORT d[8] (1784:1784:1784) (2026:2026:2026))
        (PORT d[9] (1272:1272:1272) (1475:1475:1475))
        (PORT d[10] (1955:1955:1955) (2280:2280:2280))
        (PORT d[11] (2196:2196:2196) (2575:2575:2575))
        (PORT d[12] (1732:1732:1732) (1983:1983:1983))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1509:1509:1509))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (2038:2038:2038))
        (PORT d[1] (2221:2221:2221) (2568:2568:2568))
        (PORT d[2] (1462:1462:1462) (1689:1689:1689))
        (PORT d[3] (1235:1235:1235) (1414:1414:1414))
        (PORT d[4] (2314:2314:2314) (2705:2705:2705))
        (PORT d[5] (1087:1087:1087) (1236:1236:1236))
        (PORT d[6] (926:926:926) (1063:1063:1063))
        (PORT d[7] (955:955:955) (1100:1100:1100))
        (PORT d[8] (1187:1187:1187) (1349:1349:1349))
        (PORT d[9] (1692:1692:1692) (1962:1962:1962))
        (PORT d[10] (1394:1394:1394) (1654:1654:1654))
        (PORT d[11] (1591:1591:1591) (1811:1811:1811))
        (PORT d[12] (1023:1023:1023) (1162:1162:1162))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT stall (1211:1211:1211) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3749:3749:3749))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2616:2616:2616))
        (PORT d[1] (2056:2056:2056) (2425:2425:2425))
        (PORT d[2] (2576:2576:2576) (3004:3004:3004))
        (PORT d[3] (2266:2266:2266) (2656:2656:2656))
        (PORT d[4] (2092:2092:2092) (2445:2445:2445))
        (PORT d[5] (1868:1868:1868) (2131:2131:2131))
        (PORT d[6] (1827:1827:1827) (2082:2082:2082))
        (PORT d[7] (1897:1897:1897) (2250:2250:2250))
        (PORT d[8] (3487:3487:3487) (3974:3974:3974))
        (PORT d[9] (4098:4098:4098) (4641:4641:4641))
        (PORT d[10] (2425:2425:2425) (2768:2768:2768))
        (PORT d[11] (1362:1362:1362) (1594:1594:1594))
        (PORT d[12] (2114:2114:2114) (2468:2468:2468))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1547:1547:1547))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1292:1292:1292))
        (PORT d[1] (2292:2292:2292) (2658:2658:2658))
        (PORT d[2] (2276:2276:2276) (2585:2585:2585))
        (PORT d[3] (1696:1696:1696) (1999:1999:1999))
        (PORT d[4] (1805:1805:1805) (2072:2072:2072))
        (PORT d[5] (2366:2366:2366) (2770:2770:2770))
        (PORT d[6] (2030:2030:2030) (2396:2396:2396))
        (PORT d[7] (1196:1196:1196) (1385:1385:1385))
        (PORT d[8] (1339:1339:1339) (1563:1563:1563))
        (PORT d[9] (2228:2228:2228) (2521:2521:2521))
        (PORT d[10] (1922:1922:1922) (2261:2261:2261))
        (PORT d[11] (2250:2250:2250) (2539:2539:2539))
        (PORT d[12] (1789:1789:1789) (2084:2084:2084))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT stall (2146:2146:2146) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (738:738:738))
        (PORT datab (901:901:901) (1045:1045:1045))
        (PORT datac (582:582:582) (697:697:697))
        (PORT datad (1504:1504:1504) (1699:1699:1699))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (364:364:364) (434:434:434))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (4105:4105:4105))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2910:2910:2910))
        (PORT d[1] (2068:2068:2068) (2412:2412:2412))
        (PORT d[2] (2263:2263:2263) (2644:2644:2644))
        (PORT d[3] (2177:2177:2177) (2537:2537:2537))
        (PORT d[4] (1830:1830:1830) (2157:2157:2157))
        (PORT d[5] (3945:3945:3945) (4551:4551:4551))
        (PORT d[6] (4479:4479:4479) (5206:5206:5206))
        (PORT d[7] (1849:1849:1849) (2199:2199:2199))
        (PORT d[8] (3761:3761:3761) (4301:4301:4301))
        (PORT d[9] (3245:3245:3245) (3763:3763:3763))
        (PORT d[10] (1538:1538:1538) (1805:1805:1805))
        (PORT d[11] (2059:2059:2059) (2433:2433:2433))
        (PORT d[12] (3131:3131:3131) (3634:3634:3634))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1647:1647:1647))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (3120:3120:3120))
        (PORT d[1] (2359:2359:2359) (2744:2744:2744))
        (PORT d[2] (1587:1587:1587) (1854:1854:1854))
        (PORT d[3] (2052:2052:2052) (2396:2396:2396))
        (PORT d[4] (2108:2108:2108) (2458:2458:2458))
        (PORT d[5] (1907:1907:1907) (2215:2215:2215))
        (PORT d[6] (2100:2100:2100) (2455:2455:2455))
        (PORT d[7] (2673:2673:2673) (3154:3154:3154))
        (PORT d[8] (2835:2835:2835) (3261:3261:3261))
        (PORT d[9] (1919:1919:1919) (2242:2242:2242))
        (PORT d[10] (2598:2598:2598) (2970:2970:2970))
        (PORT d[11] (3355:3355:3355) (3823:3823:3823))
        (PORT d[12] (2123:2123:2123) (2455:2455:2455))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT stall (2286:2286:2286) (2006:2006:2006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (290:290:290))
        (PORT datab (408:408:408) (493:493:493))
        (PORT datac (350:350:350) (424:424:424))
        (PORT datad (2078:2078:2078) (2382:2382:2382))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3791:3791:3791))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4686:4686:4686))
        (PORT d[1] (1775:1775:1775) (2087:2087:2087))
        (PORT d[2] (1719:1719:1719) (2024:2024:2024))
        (PORT d[3] (2380:2380:2380) (2781:2781:2781))
        (PORT d[4] (2685:2685:2685) (3101:3101:3101))
        (PORT d[5] (3976:3976:3976) (4557:4557:4557))
        (PORT d[6] (3182:3182:3182) (3660:3660:3660))
        (PORT d[7] (2969:2969:2969) (3474:3474:3474))
        (PORT d[8] (1981:1981:1981) (2269:2269:2269))
        (PORT d[9] (2086:2086:2086) (2359:2359:2359))
        (PORT d[10] (3250:3250:3250) (3739:3739:3739))
        (PORT d[11] (2361:2361:2361) (2733:2733:2733))
        (PORT d[12] (3559:3559:3559) (4142:4142:4142))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1412:1412:1412))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2249:2249:2249))
        (PORT d[1] (3089:3089:3089) (3588:3588:3588))
        (PORT d[2] (3348:3348:3348) (3834:3834:3834))
        (PORT d[3] (1381:1381:1381) (1636:1636:1636))
        (PORT d[4] (3382:3382:3382) (3841:3841:3841))
        (PORT d[5] (2732:2732:2732) (3173:3173:3173))
        (PORT d[6] (1779:1779:1779) (2103:2103:2103))
        (PORT d[7] (1142:1142:1142) (1347:1347:1347))
        (PORT d[8] (1379:1379:1379) (1620:1620:1620))
        (PORT d[9] (1733:1733:1733) (1995:1995:1995))
        (PORT d[10] (939:939:939) (1115:1115:1115))
        (PORT d[11] (3290:3290:3290) (3725:3725:3725))
        (PORT d[12] (2399:2399:2399) (2784:2784:2784))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT stall (2374:2374:2374) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3903:3903:3903))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3704:3704:3704))
        (PORT d[1] (2453:2453:2453) (2892:2892:2892))
        (PORT d[2] (1736:1736:1736) (2034:2034:2034))
        (PORT d[3] (2028:2028:2028) (2371:2371:2371))
        (PORT d[4] (2258:2258:2258) (2641:2641:2641))
        (PORT d[5] (3201:3201:3201) (3640:3640:3640))
        (PORT d[6] (3444:3444:3444) (3962:3962:3962))
        (PORT d[7] (1976:1976:1976) (2314:2314:2314))
        (PORT d[8] (4484:4484:4484) (5157:5157:5157))
        (PORT d[9] (4659:4659:4659) (5258:5258:5258))
        (PORT d[10] (3122:3122:3122) (3605:3605:3605))
        (PORT d[11] (2398:2398:2398) (2785:2785:2785))
        (PORT d[12] (3317:3317:3317) (3853:3853:3853))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2061:2061:2061))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1960:1960:1960))
        (PORT d[1] (2159:2159:2159) (2511:2511:2511))
        (PORT d[2] (3040:3040:3040) (3465:3465:3465))
        (PORT d[3] (1624:1624:1624) (1921:1921:1921))
        (PORT d[4] (2103:2103:2103) (2458:2458:2458))
        (PORT d[5] (2620:2620:2620) (2978:2978:2978))
        (PORT d[6] (2712:2712:2712) (3106:3106:3106))
        (PORT d[7] (1844:1844:1844) (2141:2141:2141))
        (PORT d[8] (1406:1406:1406) (1655:1655:1655))
        (PORT d[9] (2364:2364:2364) (2719:2719:2719))
        (PORT d[10] (2065:2065:2065) (2441:2441:2441))
        (PORT d[11] (1746:1746:1746) (2039:2039:2039))
        (PORT d[12] (1994:1994:1994) (2326:2326:2326))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT stall (1906:1906:1906) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1001:1001:1001))
        (PORT datab (712:712:712) (849:849:849))
        (PORT datac (1530:1530:1530) (1776:1776:1776))
        (PORT datad (1712:1712:1712) (1921:1921:1921))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (4396:4396:4396))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1696:1696:1696))
        (PORT d[1] (1642:1642:1642) (1952:1952:1952))
        (PORT d[2] (1926:1926:1926) (2243:2243:2243))
        (PORT d[3] (1559:1559:1559) (1808:1808:1808))
        (PORT d[4] (1551:1551:1551) (1824:1824:1824))
        (PORT d[5] (2519:2519:2519) (2864:2864:2864))
        (PORT d[6] (1067:1067:1067) (1235:1235:1235))
        (PORT d[7] (1464:1464:1464) (1700:1700:1700))
        (PORT d[8] (2254:2254:2254) (2561:2561:2561))
        (PORT d[9] (4990:4990:4990) (5660:5660:5660))
        (PORT d[10] (954:954:954) (1108:1108:1108))
        (PORT d[11] (1109:1109:1109) (1289:1289:1289))
        (PORT d[12] (1139:1139:1139) (1328:1328:1328))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1002:1002:1002))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (1020:1020:1020))
        (PORT d[1] (3238:3238:3238) (3744:3744:3744))
        (PORT d[2] (1445:1445:1445) (1651:1651:1651))
        (PORT d[3] (1369:1369:1369) (1621:1621:1621))
        (PORT d[4] (914:914:914) (1050:1050:1050))
        (PORT d[5] (2131:2131:2131) (2480:2480:2480))
        (PORT d[6] (1512:1512:1512) (1768:1768:1768))
        (PORT d[7] (1592:1592:1592) (1863:1863:1863))
        (PORT d[8] (1400:1400:1400) (1626:1626:1626))
        (PORT d[9] (1015:1015:1015) (1162:1162:1162))
        (PORT d[10] (1342:1342:1342) (1576:1576:1576))
        (PORT d[11] (1418:1418:1418) (1607:1607:1607))
        (PORT d[12] (1187:1187:1187) (1357:1357:1357))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT stall (1761:1761:1761) (1554:1554:1554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3404:3404:3404))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2341:2341:2341))
        (PORT d[1] (2223:2223:2223) (2626:2626:2626))
        (PORT d[2] (2721:2721:2721) (3157:3157:3157))
        (PORT d[3] (1572:1572:1572) (1829:1829:1829))
        (PORT d[4] (1966:1966:1966) (2314:2314:2314))
        (PORT d[5] (2704:2704:2704) (3090:3090:3090))
        (PORT d[6] (4996:4996:4996) (5805:5805:5805))
        (PORT d[7] (2525:2525:2525) (2967:2967:2967))
        (PORT d[8] (1498:1498:1498) (1761:1761:1761))
        (PORT d[9] (2515:2515:2515) (2867:2867:2867))
        (PORT d[10] (1442:1442:1442) (1701:1701:1701))
        (PORT d[11] (2290:2290:2290) (2708:2708:2708))
        (PORT d[12] (2746:2746:2746) (3190:3190:3190))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1445:1445:1445))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2260:2260:2260))
        (PORT d[1] (2524:2524:2524) (2930:2930:2930))
        (PORT d[2] (1619:1619:1619) (1891:1891:1891))
        (PORT d[3] (2074:2074:2074) (2433:2433:2433))
        (PORT d[4] (2289:2289:2289) (2671:2671:2671))
        (PORT d[5] (1872:1872:1872) (2126:2126:2126))
        (PORT d[6] (1599:1599:1599) (1881:1881:1881))
        (PORT d[7] (2025:2025:2025) (2404:2404:2404))
        (PORT d[8] (2237:2237:2237) (2565:2565:2565))
        (PORT d[9] (2145:2145:2145) (2505:2505:2505))
        (PORT d[10] (1759:1759:1759) (1997:1997:1997))
        (PORT d[11] (2076:2076:2076) (2360:2360:2360))
        (PORT d[12] (2130:2130:2130) (2496:2496:2496))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT stall (1518:1518:1518) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (969:969:969))
        (PORT datab (1075:1075:1075) (1250:1250:1250))
        (PORT datac (833:833:833) (973:973:973))
        (PORT datad (696:696:696) (820:820:820))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2898:2898:2898))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1251:1251:1251))
        (PORT d[1] (2452:2452:2452) (2891:2891:2891))
        (PORT d[2] (2971:2971:2971) (3490:3490:3490))
        (PORT d[3] (2450:2450:2450) (2857:2857:2857))
        (PORT d[4] (2296:2296:2296) (2675:2675:2675))
        (PORT d[5] (2580:2580:2580) (2937:2937:2937))
        (PORT d[6] (1232:1232:1232) (1421:1421:1421))
        (PORT d[7] (3275:3275:3275) (3826:3826:3826))
        (PORT d[8] (1631:1631:1631) (1852:1852:1852))
        (PORT d[9] (1286:1286:1286) (1493:1493:1493))
        (PORT d[10] (1773:1773:1773) (2065:2065:2065))
        (PORT d[11] (2017:2017:2017) (2371:2371:2371))
        (PORT d[12] (1386:1386:1386) (1591:1591:1591))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (824:824:824) (886:886:886))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1815:1815:1815))
        (PORT d[1] (2448:2448:2448) (2826:2826:2826))
        (PORT d[2] (1288:1288:1288) (1483:1483:1483))
        (PORT d[3] (1402:1402:1402) (1599:1599:1599))
        (PORT d[4] (1933:1933:1933) (2261:2261:2261))
        (PORT d[5] (1804:1804:1804) (2048:2048:2048))
        (PORT d[6] (1491:1491:1491) (1752:1752:1752))
        (PORT d[7] (1122:1122:1122) (1286:1286:1286))
        (PORT d[8] (1040:1040:1040) (1188:1188:1188))
        (PORT d[9] (1728:1728:1728) (2005:2005:2005))
        (PORT d[10] (1250:1250:1250) (1493:1493:1493))
        (PORT d[11] (1411:1411:1411) (1610:1610:1610))
        (PORT d[12] (2067:2067:2067) (2418:2418:2418))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT stall (1462:1462:1462) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3599:3599:3599))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2411:2411:2411))
        (PORT d[1] (2216:2216:2216) (2617:2617:2617))
        (PORT d[2] (2394:2394:2394) (2795:2795:2795))
        (PORT d[3] (2066:2066:2066) (2424:2424:2424))
        (PORT d[4] (1895:1895:1895) (2230:2230:2230))
        (PORT d[5] (2216:2216:2216) (2523:2523:2523))
        (PORT d[6] (2610:2610:2610) (2997:2997:2997))
        (PORT d[7] (1711:1711:1711) (2030:2030:2030))
        (PORT d[8] (3276:3276:3276) (3726:3726:3726))
        (PORT d[9] (3915:3915:3915) (4430:4430:4430))
        (PORT d[10] (1958:1958:1958) (2244:2244:2244))
        (PORT d[11] (1332:1332:1332) (1556:1556:1556))
        (PORT d[12] (2316:2316:2316) (2699:2699:2699))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (2080:2080:2080))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1591:1591:1591))
        (PORT d[1] (2418:2418:2418) (2794:2794:2794))
        (PORT d[2] (2127:2127:2127) (2413:2413:2413))
        (PORT d[3] (1385:1385:1385) (1637:1637:1637))
        (PORT d[4] (1969:1969:1969) (2249:2249:2249))
        (PORT d[5] (2550:2550:2550) (2979:2979:2979))
        (PORT d[6] (1839:1839:1839) (2173:2173:2173))
        (PORT d[7] (1870:1870:1870) (2150:2150:2150))
        (PORT d[8] (1658:1658:1658) (1916:1916:1916))
        (PORT d[9] (2251:2251:2251) (2547:2547:2547))
        (PORT d[10] (1729:1729:1729) (2037:2037:2037))
        (PORT d[11] (2080:2080:2080) (2351:2351:2351))
        (PORT d[12] (1834:1834:1834) (2142:2142:2142))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT stall (2433:2433:2433) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1001:1001:1001))
        (PORT datab (711:711:711) (848:848:848))
        (PORT datac (1299:1299:1299) (1485:1485:1485))
        (PORT datad (1235:1235:1235) (1461:1461:1461))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (895:895:895))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (675:675:675) (809:809:809))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3062:3062:3062))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (5064:5064:5064))
        (PORT d[1] (2069:2069:2069) (2444:2444:2444))
        (PORT d[2] (2080:2080:2080) (2439:2439:2439))
        (PORT d[3] (2541:2541:2541) (2963:2963:2963))
        (PORT d[4] (2051:2051:2051) (2405:2405:2405))
        (PORT d[5] (3493:3493:3493) (4026:4026:4026))
        (PORT d[6] (3381:3381:3381) (3862:3862:3862))
        (PORT d[7] (2599:2599:2599) (3046:3046:3046))
        (PORT d[8] (4335:4335:4335) (4988:4988:4988))
        (PORT d[9] (3820:3820:3820) (4292:4292:4292))
        (PORT d[10] (2835:2835:2835) (3251:3251:3251))
        (PORT d[11] (1725:1725:1725) (2026:2026:2026))
        (PORT d[12] (3280:3280:3280) (3804:3804:3804))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1951:1951:1951))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1869:1869:1869))
        (PORT d[1] (2706:2706:2706) (3137:3137:3137))
        (PORT d[2] (3541:3541:3541) (4051:4051:4051))
        (PORT d[3] (1817:1817:1817) (2157:2157:2157))
        (PORT d[4] (3839:3839:3839) (4372:4372:4372))
        (PORT d[5] (3334:3334:3334) (3833:3833:3833))
        (PORT d[6] (1945:1945:1945) (2263:2263:2263))
        (PORT d[7] (1737:1737:1737) (2036:2036:2036))
        (PORT d[8] (1570:1570:1570) (1846:1846:1846))
        (PORT d[9] (1922:1922:1922) (2217:2217:2217))
        (PORT d[10] (1811:1811:1811) (2137:2137:2137))
        (PORT d[11] (3959:3959:3959) (4489:4489:4489))
        (PORT d[12] (2380:2380:2380) (2765:2765:2765))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT stall (2583:2583:2583) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2798:2798:2798))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3333:3333:3333))
        (PORT d[1] (2759:2759:2759) (3235:3235:3235))
        (PORT d[2] (2870:2870:2870) (3364:3364:3364))
        (PORT d[3] (2343:2343:2343) (2748:2748:2748))
        (PORT d[4] (1917:1917:1917) (2228:2228:2228))
        (PORT d[5] (4304:4304:4304) (4964:4964:4964))
        (PORT d[6] (5728:5728:5728) (6649:6649:6649))
        (PORT d[7] (2753:2753:2753) (3246:3246:3246))
        (PORT d[8] (3190:3190:3190) (3638:3638:3638))
        (PORT d[9] (3268:3268:3268) (3731:3731:3731))
        (PORT d[10] (2020:2020:2020) (2380:2380:2380))
        (PORT d[11] (2385:2385:2385) (2807:2807:2807))
        (PORT d[12] (2734:2734:2734) (3151:3151:3151))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1692:1692:1692))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2458:2458:2458))
        (PORT d[1] (3284:3284:3284) (3804:3804:3804))
        (PORT d[2] (2041:2041:2041) (2379:2379:2379))
        (PORT d[3] (2762:2762:2762) (3257:3257:3257))
        (PORT d[4] (2758:2758:2758) (3238:3238:3238))
        (PORT d[5] (3150:3150:3150) (3620:3620:3620))
        (PORT d[6] (1552:1552:1552) (1817:1817:1817))
        (PORT d[7] (2089:2089:2089) (2451:2451:2451))
        (PORT d[8] (2191:2191:2191) (2572:2572:2572))
        (PORT d[9] (2326:2326:2326) (2715:2715:2715))
        (PORT d[10] (1524:1524:1524) (1792:1792:1792))
        (PORT d[11] (3504:3504:3504) (3978:3978:3978))
        (PORT d[12] (2996:2996:2996) (3477:3477:3477))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT stall (2077:2077:2077) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1473:1473:1473))
        (PORT datab (711:711:711) (848:848:848))
        (PORT datac (834:834:834) (973:973:973))
        (PORT datad (1512:1512:1512) (1778:1778:1778))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3845:3845:3845))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (4283:4283:4283))
        (PORT d[1] (1423:1423:1423) (1700:1700:1700))
        (PORT d[2] (2054:2054:2054) (2416:2416:2416))
        (PORT d[3] (1431:1431:1431) (1669:1669:1669))
        (PORT d[4] (1740:1740:1740) (2034:2034:2034))
        (PORT d[5] (1171:1171:1171) (1350:1350:1350))
        (PORT d[6] (878:878:878) (1026:1026:1026))
        (PORT d[7] (1342:1342:1342) (1578:1578:1578))
        (PORT d[8] (1200:1200:1200) (1390:1390:1390))
        (PORT d[9] (3516:3516:3516) (4079:4079:4079))
        (PORT d[10] (1492:1492:1492) (1713:1713:1713))
        (PORT d[11] (1257:1257:1257) (1474:1474:1474))
        (PORT d[12] (1038:1038:1038) (1207:1207:1207))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1165:1165:1165))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2966:2966:2966))
        (PORT d[1] (2062:2062:2062) (2381:2381:2381))
        (PORT d[2] (2511:2511:2511) (2859:2859:2859))
        (PORT d[3] (1177:1177:1177) (1367:1367:1367))
        (PORT d[4] (1306:1306:1306) (1501:1501:1501))
        (PORT d[5] (1342:1342:1342) (1532:1532:1532))
        (PORT d[6] (1654:1654:1654) (1954:1954:1954))
        (PORT d[7] (1507:1507:1507) (1741:1741:1741))
        (PORT d[8] (1385:1385:1385) (1634:1634:1634))
        (PORT d[9] (1399:1399:1399) (1601:1601:1601))
        (PORT d[10] (1662:1662:1662) (1977:1977:1977))
        (PORT d[11] (2141:2141:2141) (2443:2443:2443))
        (PORT d[12] (1976:1976:1976) (2315:2315:2315))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT stall (1473:1473:1473) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3986:3986:3986))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (3216:3216:3216))
        (PORT d[1] (2087:2087:2087) (2473:2473:2473))
        (PORT d[2] (2977:2977:2977) (3463:3463:3463))
        (PORT d[3] (2801:2801:2801) (3263:3263:3263))
        (PORT d[4] (1366:1366:1366) (1603:1603:1603))
        (PORT d[5] (2215:2215:2215) (2526:2526:2526))
        (PORT d[6] (2107:2107:2107) (2403:2403:2403))
        (PORT d[7] (1262:1262:1262) (1467:1467:1467))
        (PORT d[8] (3841:3841:3841) (4373:4373:4373))
        (PORT d[9] (4625:4625:4625) (5242:5242:5242))
        (PORT d[10] (2945:2945:2945) (3353:3353:3353))
        (PORT d[11] (1711:1711:1711) (1987:1987:1987))
        (PORT d[12] (1512:1512:1512) (1758:1758:1758))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1048:1048:1048))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1471:1471:1471))
        (PORT d[1] (2873:2873:2873) (3328:3328:3328))
        (PORT d[2] (1563:1563:1563) (1771:1771:1771))
        (PORT d[3] (1194:1194:1194) (1418:1418:1418))
        (PORT d[4] (1600:1600:1600) (1834:1834:1834))
        (PORT d[5] (2412:2412:2412) (2834:2834:2834))
        (PORT d[6] (2227:2227:2227) (2627:2627:2627))
        (PORT d[7] (1240:1240:1240) (1466:1466:1466))
        (PORT d[8] (1280:1280:1280) (1474:1474:1474))
        (PORT d[9] (1623:1623:1623) (1838:1838:1838))
        (PORT d[10] (1586:1586:1586) (1875:1875:1875))
        (PORT d[11] (1444:1444:1444) (1634:1634:1634))
        (PORT d[12] (2140:2140:2140) (2492:2492:2492))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT stall (1735:1735:1735) (1536:1536:1536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1002:1002:1002))
        (PORT datab (713:713:713) (850:850:850))
        (PORT datac (706:706:706) (818:818:818))
        (PORT datad (1130:1130:1130) (1279:1279:1279))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (496:496:496))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3891:3891:3891))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (4306:4306:4306))
        (PORT d[1] (1608:1608:1608) (1908:1908:1908))
        (PORT d[2] (2062:2062:2062) (2425:2425:2425))
        (PORT d[3] (1366:1366:1366) (1578:1578:1578))
        (PORT d[4] (1747:1747:1747) (2042:2042:2042))
        (PORT d[5] (1488:1488:1488) (1698:1698:1698))
        (PORT d[6] (3741:3741:3741) (4269:4269:4269))
        (PORT d[7] (1512:1512:1512) (1781:1781:1781))
        (PORT d[8] (4115:4115:4115) (4731:4731:4731))
        (PORT d[9] (3512:3512:3512) (4082:4082:4082))
        (PORT d[10] (1016:1016:1016) (1179:1179:1179))
        (PORT d[11] (1291:1291:1291) (1519:1519:1519))
        (PORT d[12] (1041:1041:1041) (1216:1216:1216))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (941:941:941))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3135:3135:3135))
        (PORT d[1] (2092:2092:2092) (2417:2417:2417))
        (PORT d[2] (2525:2525:2525) (2886:2886:2886))
        (PORT d[3] (1344:1344:1344) (1564:1564:1564))
        (PORT d[4] (1139:1139:1139) (1311:1311:1311))
        (PORT d[5] (916:916:916) (1052:1052:1052))
        (PORT d[6] (1620:1620:1620) (1912:1912:1912))
        (PORT d[7] (1125:1125:1125) (1297:1297:1297))
        (PORT d[8] (1685:1685:1685) (1978:1978:1978))
        (PORT d[9] (1563:1563:1563) (1786:1786:1786))
        (PORT d[10] (1669:1669:1669) (1987:1987:1987))
        (PORT d[11] (2318:2318:2318) (2641:2641:2641))
        (PORT d[12] (2140:2140:2140) (2501:2501:2501))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT stall (1299:1299:1299) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (4199:4199:4199))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4908:4908:4908))
        (PORT d[1] (2861:2861:2861) (3376:3376:3376))
        (PORT d[2] (2587:2587:2587) (3009:3009:3009))
        (PORT d[3] (2574:2574:2574) (2992:2992:2992))
        (PORT d[4] (1940:1940:1940) (2275:2275:2275))
        (PORT d[5] (3712:3712:3712) (4271:4271:4271))
        (PORT d[6] (3549:3549:3549) (4102:4102:4102))
        (PORT d[7] (2364:2364:2364) (2763:2763:2763))
        (PORT d[8] (4217:4217:4217) (4847:4847:4847))
        (PORT d[9] (5762:5762:5762) (6501:6501:6501))
        (PORT d[10] (3493:3493:3493) (4036:4036:4036))
        (PORT d[11] (2671:2671:2671) (3111:3111:3111))
        (PORT d[12] (3088:3088:3088) (3605:3605:3605))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1698:1698:1698))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2310:2310:2310))
        (PORT d[1] (2732:2732:2732) (3171:3171:3171))
        (PORT d[2] (4182:4182:4182) (4732:4732:4732))
        (PORT d[3] (1557:1557:1557) (1846:1846:1846))
        (PORT d[4] (2271:2271:2271) (2636:2636:2636))
        (PORT d[5] (1894:1894:1894) (2213:2213:2213))
        (PORT d[6] (2903:2903:2903) (3328:3328:3328))
        (PORT d[7] (1620:1620:1620) (1921:1921:1921))
        (PORT d[8] (1631:1631:1631) (1923:1923:1923))
        (PORT d[9] (2947:2947:2947) (3387:3387:3387))
        (PORT d[10] (2373:2373:2373) (2793:2793:2793))
        (PORT d[11] (1756:1756:1756) (2049:2049:2049))
        (PORT d[12] (1942:1942:1942) (2272:2272:2272))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT stall (2018:2018:2018) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1001:1001:1001))
        (PORT datab (583:583:583) (666:666:666))
        (PORT datac (1278:1278:1278) (1484:1484:1484))
        (PORT datad (696:696:696) (821:821:821))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (892:892:892))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3664:3664:3664))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (5233:5233:5233))
        (PORT d[1] (1807:1807:1807) (2101:2101:2101))
        (PORT d[2] (1727:1727:1727) (2019:2019:2019))
        (PORT d[3] (2445:2445:2445) (2856:2856:2856))
        (PORT d[4] (2126:2126:2126) (2485:2485:2485))
        (PORT d[5] (4296:4296:4296) (4954:4954:4954))
        (PORT d[6] (5089:5089:5089) (5874:5874:5874))
        (PORT d[7] (1435:1435:1435) (1699:1699:1699))
        (PORT d[8] (4156:4156:4156) (4785:4785:4785))
        (PORT d[9] (3611:3611:3611) (4167:4167:4167))
        (PORT d[10] (2792:2792:2792) (3222:3222:3222))
        (PORT d[11] (1200:1200:1200) (1430:1430:1430))
        (PORT d[12] (4347:4347:4347) (4996:4996:4996))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1563:1563:1563))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1211:1211:1211))
        (PORT d[1] (1156:1156:1156) (1316:1316:1316))
        (PORT d[2] (2882:2882:2882) (3332:3332:3332))
        (PORT d[3] (746:746:746) (887:887:887))
        (PORT d[4] (1214:1214:1214) (1418:1418:1418))
        (PORT d[5] (1493:1493:1493) (1716:1716:1716))
        (PORT d[6] (2454:2454:2454) (2898:2898:2898))
        (PORT d[7] (1761:1761:1761) (2075:2075:2075))
        (PORT d[8] (1810:1810:1810) (2130:2130:2130))
        (PORT d[9] (1233:1233:1233) (1432:1432:1432))
        (PORT d[10] (1960:1960:1960) (2312:2312:2312))
        (PORT d[11] (1483:1483:1483) (1719:1719:1719))
        (PORT d[12] (1242:1242:1242) (1451:1451:1451))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT stall (1196:1196:1196) (1073:1073:1073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (4465:4465:4465))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (5693:5693:5693))
        (PORT d[1] (3765:3765:3765) (4405:4405:4405))
        (PORT d[2] (1504:1504:1504) (1756:1756:1756))
        (PORT d[3] (3147:3147:3147) (3647:3647:3647))
        (PORT d[4] (2296:2296:2296) (2677:2677:2677))
        (PORT d[5] (4263:4263:4263) (4897:4897:4897))
        (PORT d[6] (3661:3661:3661) (4247:4247:4247))
        (PORT d[7] (2168:2168:2168) (2540:2540:2540))
        (PORT d[8] (4770:4770:4770) (5472:5472:5472))
        (PORT d[9] (6713:6713:6713) (7567:7567:7567))
        (PORT d[10] (4206:4206:4206) (4838:4838:4838))
        (PORT d[11] (3600:3600:3600) (4192:4192:4192))
        (PORT d[12] (4257:4257:4257) (4919:4919:4919))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1611:1611:1611))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (3103:3103:3103))
        (PORT d[1] (3444:3444:3444) (3970:3970:3970))
        (PORT d[2] (3399:3399:3399) (3955:3955:3955))
        (PORT d[3] (1735:1735:1735) (2033:2033:2033))
        (PORT d[4] (2039:2039:2039) (2363:2363:2363))
        (PORT d[5] (1687:1687:1687) (1963:1963:1963))
        (PORT d[6] (3131:3131:3131) (3665:3665:3665))
        (PORT d[7] (2146:2146:2146) (2512:2512:2512))
        (PORT d[8] (1671:1671:1671) (1973:1973:1973))
        (PORT d[9] (1812:1812:1812) (2123:2123:2123))
        (PORT d[10] (2249:2249:2249) (2652:2652:2652))
        (PORT d[11] (1546:1546:1546) (1791:1791:1791))
        (PORT d[12] (1915:1915:1915) (2231:2231:2231))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT stall (1618:1618:1618) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1030:1030:1030))
        (PORT datab (1324:1324:1324) (1539:1539:1539))
        (PORT datac (389:389:389) (470:470:470))
        (PORT datad (327:327:327) (391:391:391))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3521:3521:3521))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (4186:4186:4186))
        (PORT d[1] (2327:2327:2327) (2715:2715:2715))
        (PORT d[2] (2509:2509:2509) (2922:2922:2922))
        (PORT d[3] (2666:2666:2666) (3085:3085:3085))
        (PORT d[4] (2592:2592:2592) (3029:3029:3029))
        (PORT d[5] (4690:4690:4690) (5424:5424:5424))
        (PORT d[6] (4846:4846:4846) (5610:5610:5610))
        (PORT d[7] (1889:1889:1889) (2246:2246:2246))
        (PORT d[8] (1534:1534:1534) (1805:1805:1805))
        (PORT d[9] (3951:3951:3951) (4557:4557:4557))
        (PORT d[10] (2227:2227:2227) (2620:2620:2620))
        (PORT d[11] (2477:2477:2477) (2902:2902:2902))
        (PORT d[12] (3617:3617:3617) (4193:4193:4193))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1402:1402:1402))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (4054:4054:4054))
        (PORT d[1] (2152:2152:2152) (2506:2506:2506))
        (PORT d[2] (2427:2427:2427) (2837:2837:2837))
        (PORT d[3] (2156:2156:2156) (2515:2515:2515))
        (PORT d[4] (1663:1663:1663) (1931:1931:1931))
        (PORT d[5] (1905:1905:1905) (2218:2218:2218))
        (PORT d[6] (2867:2867:2867) (3337:3337:3337))
        (PORT d[7] (2407:2407:2407) (2840:2840:2840))
        (PORT d[8] (2052:2052:2052) (2421:2421:2421))
        (PORT d[9] (2020:2020:2020) (2335:2335:2335))
        (PORT d[10] (3316:3316:3316) (3788:3788:3788))
        (PORT d[11] (3971:3971:3971) (4552:4552:4552))
        (PORT d[12] (1666:1666:1666) (1940:1940:1940))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT stall (1559:1559:1559) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (4117:4117:4117))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4785:4785:4785))
        (PORT d[1] (1419:1419:1419) (1681:1681:1681))
        (PORT d[2] (1917:1917:1917) (2246:2246:2246))
        (PORT d[3] (3101:3101:3101) (3597:3597:3597))
        (PORT d[4] (1789:1789:1789) (2101:2101:2101))
        (PORT d[5] (3913:3913:3913) (4513:4513:4513))
        (PORT d[6] (3996:3996:3996) (4620:4620:4620))
        (PORT d[7] (1247:1247:1247) (1483:1483:1483))
        (PORT d[8] (5413:5413:5413) (6225:6225:6225))
        (PORT d[9] (3624:3624:3624) (4189:4189:4189))
        (PORT d[10] (3423:3423:3423) (3941:3941:3941))
        (PORT d[11] (1217:1217:1217) (1432:1432:1432))
        (PORT d[12] (4256:4256:4256) (4933:4933:4933))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1421:1421:1421))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1266:1266:1266))
        (PORT d[1] (2111:2111:2111) (2442:2442:2442))
        (PORT d[2] (4172:4172:4172) (4773:4773:4773))
        (PORT d[3] (1453:1453:1453) (1699:1699:1699))
        (PORT d[4] (2470:2470:2470) (2878:2878:2878))
        (PORT d[5] (1915:1915:1915) (2227:2227:2227))
        (PORT d[6] (2123:2123:2123) (2511:2511:2511))
        (PORT d[7] (1557:1557:1557) (1837:1837:1837))
        (PORT d[8] (1754:1754:1754) (2042:2042:2042))
        (PORT d[9] (1814:1814:1814) (2121:2121:2121))
        (PORT d[10] (2182:2182:2182) (2581:2581:2581))
        (PORT d[11] (1556:1556:1556) (1816:1816:1816))
        (PORT d[12] (1983:1983:1983) (2331:2331:2331))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT stall (1442:1442:1442) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1425:1425:1425))
        (PORT datab (724:724:724) (859:859:859))
        (PORT datac (915:915:915) (1015:1015:1015))
        (PORT datad (808:808:808) (949:949:949))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (443:443:443))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (329:329:329) (400:400:400))
        (PORT datad (558:558:558) (629:629:629))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3421:3421:3421))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1340:1340:1340))
        (PORT d[1] (1479:1479:1479) (1714:1714:1714))
        (PORT d[2] (1139:1139:1139) (1339:1339:1339))
        (PORT d[3] (1365:1365:1365) (1579:1579:1579))
        (PORT d[4] (2125:2125:2125) (2473:2473:2473))
        (PORT d[5] (2022:2022:2022) (2322:2322:2322))
        (PORT d[6] (659:659:659) (775:775:775))
        (PORT d[7] (1931:1931:1931) (2267:2267:2267))
        (PORT d[8] (1030:1030:1030) (1186:1186:1186))
        (PORT d[9] (1513:1513:1513) (1741:1741:1741))
        (PORT d[10] (1017:1017:1017) (1183:1183:1183))
        (PORT d[11] (1683:1683:1683) (1971:1971:1971))
        (PORT d[12] (1165:1165:1165) (1344:1344:1344))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (837:837:837))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2676:2676:2676))
        (PORT d[1] (723:723:723) (829:829:829))
        (PORT d[2] (1254:1254:1254) (1441:1441:1441))
        (PORT d[3] (723:723:723) (859:859:859))
        (PORT d[4] (749:749:749) (864:864:864))
        (PORT d[5] (567:567:567) (648:648:648))
        (PORT d[6] (1447:1447:1447) (1704:1704:1704))
        (PORT d[7] (568:568:568) (650:650:650))
        (PORT d[8] (2026:2026:2026) (2366:2366:2366))
        (PORT d[9] (1223:1223:1223) (1418:1418:1418))
        (PORT d[10] (615:615:615) (710:710:710))
        (PORT d[11] (624:624:624) (718:718:718))
        (PORT d[12] (1011:1011:1011) (1176:1176:1176))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT stall (1377:1377:1377) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3353:3353:3353))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (3154:3154:3154))
        (PORT d[1] (2938:2938:2938) (3443:3443:3443))
        (PORT d[2] (3684:3684:3684) (4241:4241:4241))
        (PORT d[3] (1209:1209:1209) (1402:1402:1402))
        (PORT d[4] (2712:2712:2712) (3176:3176:3176))
        (PORT d[5] (1469:1469:1469) (1689:1689:1689))
        (PORT d[6] (5060:5060:5060) (5877:5877:5877))
        (PORT d[7] (1983:1983:1983) (2351:2351:2351))
        (PORT d[8] (3034:3034:3034) (3467:3467:3467))
        (PORT d[9] (3052:3052:3052) (3474:3474:3474))
        (PORT d[10] (1762:1762:1762) (2069:2069:2069))
        (PORT d[11] (1647:1647:1647) (1960:1960:1960))
        (PORT d[12] (1866:1866:1866) (2137:2137:2137))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1691:1691:1691))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2035:2035:2035))
        (PORT d[1] (1950:1950:1950) (2238:2238:2238))
        (PORT d[2] (2152:2152:2152) (2496:2496:2496))
        (PORT d[3] (1665:1665:1665) (1952:1952:1952))
        (PORT d[4] (1934:1934:1934) (2267:2267:2267))
        (PORT d[5] (1354:1354:1354) (1536:1536:1536))
        (PORT d[6] (1440:1440:1440) (1704:1704:1704))
        (PORT d[7] (2187:2187:2187) (2584:2584:2584))
        (PORT d[8] (1736:1736:1736) (2002:2002:2002))
        (PORT d[9] (1383:1383:1383) (1595:1595:1595))
        (PORT d[10] (1237:1237:1237) (1412:1412:1412))
        (PORT d[11] (1102:1102:1102) (1256:1256:1256))
        (PORT d[12] (1374:1374:1374) (1586:1586:1586))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT stall (1460:1460:1460) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (919:919:919))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (638:638:638) (750:750:750))
        (PORT datad (687:687:687) (777:777:777))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (4034:4034:4034))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (5306:5306:5306))
        (PORT d[1] (2207:2207:2207) (2605:2605:2605))
        (PORT d[2] (2261:2261:2261) (2644:2644:2644))
        (PORT d[3] (2884:2884:2884) (3348:3348:3348))
        (PORT d[4] (1305:1305:1305) (1526:1526:1526))
        (PORT d[5] (4531:4531:4531) (5195:5195:5195))
        (PORT d[6] (3385:3385:3385) (3894:3894:3894))
        (PORT d[7] (2086:2086:2086) (2478:2478:2478))
        (PORT d[8] (1713:1713:1713) (1935:1935:1935))
        (PORT d[9] (1106:1106:1106) (1256:1256:1256))
        (PORT d[10] (3993:3993:3993) (4605:4605:4605))
        (PORT d[11] (2125:2125:2125) (2499:2499:2499))
        (PORT d[12] (4084:4084:4084) (4738:4738:4738))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1108:1108:1108))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2868:2868:2868))
        (PORT d[1] (2291:2291:2291) (2661:2661:2661))
        (PORT d[2] (3934:3934:3934) (4505:4505:4505))
        (PORT d[3] (1794:1794:1794) (2117:2117:2117))
        (PORT d[4] (1721:1721:1721) (1938:1938:1938))
        (PORT d[5] (2453:2453:2453) (2838:2838:2838))
        (PORT d[6] (2346:2346:2346) (2753:2753:2753))
        (PORT d[7] (1871:1871:1871) (2182:2182:2182))
        (PORT d[8] (1382:1382:1382) (1619:1619:1619))
        (PORT d[9] (1716:1716:1716) (1968:1968:1968))
        (PORT d[10] (1086:1086:1086) (1282:1282:1282))
        (PORT d[11] (1973:1973:1973) (2226:2226:2226))
        (PORT d[12] (1098:1098:1098) (1233:1233:1233))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT stall (2328:2328:2328) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3854:3854:3854))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2869:2869:2869))
        (PORT d[1] (2427:2427:2427) (2864:2864:2864))
        (PORT d[2] (2330:2330:2330) (2736:2736:2736))
        (PORT d[3] (1946:1946:1946) (2290:2290:2290))
        (PORT d[4] (1858:1858:1858) (2171:2171:2171))
        (PORT d[5] (2707:2707:2707) (3059:3059:3059))
        (PORT d[6] (5072:5072:5072) (5920:5920:5920))
        (PORT d[7] (2566:2566:2566) (3025:3025:3025))
        (PORT d[8] (3024:3024:3024) (3406:3406:3406))
        (PORT d[9] (2242:2242:2242) (2575:2575:2575))
        (PORT d[10] (1257:1257:1257) (1492:1492:1492))
        (PORT d[11] (2211:2211:2211) (2603:2603:2603))
        (PORT d[12] (2176:2176:2176) (2520:2520:2520))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1708:1708:1708))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (2098:2098:2098))
        (PORT d[1] (2332:2332:2332) (2715:2715:2715))
        (PORT d[2] (1563:1563:1563) (1820:1820:1820))
        (PORT d[3] (2443:2443:2443) (2895:2895:2895))
        (PORT d[4] (2712:2712:2712) (3161:3161:3161))
        (PORT d[5] (2767:2767:2767) (3112:3112:3112))
        (PORT d[6] (1419:1419:1419) (1649:1649:1649))
        (PORT d[7] (2429:2429:2429) (2840:2840:2840))
        (PORT d[8] (2560:2560:2560) (2906:2906:2906))
        (PORT d[9] (2286:2286:2286) (2668:2668:2668))
        (PORT d[10] (2595:2595:2595) (2961:2961:2961))
        (PORT d[11] (2764:2764:2764) (3097:3097:3097))
        (PORT d[12] (2151:2151:2151) (2521:2521:2521))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT stall (1853:1853:1853) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (452:452:452))
        (PORT datab (405:405:405) (491:491:491))
        (PORT datac (992:992:992) (1157:1157:1157))
        (PORT datad (1259:1259:1259) (1467:1467:1467))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3126:3126:3126))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2144:2144:2144))
        (PORT d[1] (665:665:665) (776:776:776))
        (PORT d[2] (847:847:847) (982:982:982))
        (PORT d[3] (924:924:924) (1060:1060:1060))
        (PORT d[4] (580:580:580) (674:674:674))
        (PORT d[5] (578:578:578) (672:672:672))
        (PORT d[6] (888:888:888) (1026:1026:1026))
        (PORT d[7] (729:729:729) (841:841:841))
        (PORT d[8] (912:912:912) (1056:1056:1056))
        (PORT d[9] (997:997:997) (1146:1146:1146))
        (PORT d[10] (1118:1118:1118) (1299:1299:1299))
        (PORT d[11] (913:913:913) (1058:1058:1058))
        (PORT d[12] (676:676:676) (787:787:787))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (633:633:633) (659:659:659))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (220:220:220) (260:260:260))
        (PORT d[1] (571:571:571) (663:663:663))
        (PORT d[2] (754:754:754) (849:849:849))
        (PORT d[3] (532:532:532) (610:610:610))
        (PORT d[4] (700:700:700) (809:809:809))
        (PORT d[5] (1654:1654:1654) (1891:1891:1891))
        (PORT d[6] (605:605:605) (710:710:710))
        (PORT d[7] (562:562:562) (644:644:644))
        (PORT d[8] (542:542:542) (625:625:625))
        (PORT d[9] (663:663:663) (763:763:763))
        (PORT d[10] (1553:1553:1553) (1843:1843:1843))
        (PORT d[11] (718:718:718) (820:820:820))
        (PORT d[12] (1091:1091:1091) (1251:1251:1251))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT stall (829:829:829) (768:768:768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2963:2963:2963))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (3158:3158:3158))
        (PORT d[1] (2706:2706:2706) (3195:3195:3195))
        (PORT d[2] (2682:2682:2682) (3146:3146:3146))
        (PORT d[3] (2312:2312:2312) (2709:2709:2709))
        (PORT d[4] (1734:1734:1734) (2023:2023:2023))
        (PORT d[5] (4762:4762:4762) (5493:5493:5493))
        (PORT d[6] (5466:5466:5466) (6363:6363:6363))
        (PORT d[7] (2598:2598:2598) (3065:3065:3065))
        (PORT d[8] (3230:3230:3230) (3676:3676:3676))
        (PORT d[9] (3101:3101:3101) (3547:3547:3547))
        (PORT d[10] (1660:1660:1660) (1953:1953:1953))
        (PORT d[11] (2254:2254:2254) (2665:2665:2665))
        (PORT d[12] (2563:2563:2563) (2960:2960:2960))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1716:1716:1716))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2579:2579:2579))
        (PORT d[1] (3082:3082:3082) (3569:3569:3569))
        (PORT d[2] (1983:1983:1983) (2301:2301:2301))
        (PORT d[3] (2592:2592:2592) (3064:3064:3064))
        (PORT d[4] (2732:2732:2732) (3195:3195:3195))
        (PORT d[5] (3156:3156:3156) (3634:3634:3634))
        (PORT d[6] (1585:1585:1585) (1858:1858:1858))
        (PORT d[7] (2101:2101:2101) (2462:2462:2462))
        (PORT d[8] (2220:2220:2220) (2605:2605:2605))
        (PORT d[9] (2675:2675:2675) (3115:3115:3115))
        (PORT d[10] (1571:1571:1571) (1859:1859:1859))
        (PORT d[11] (3314:3314:3314) (3763:3763:3763))
        (PORT d[12] (2820:2820:2820) (3280:3280:3280))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT stall (2047:2047:2047) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (448:448:448))
        (PORT datab (408:408:408) (493:493:493))
        (PORT datac (603:603:603) (686:686:686))
        (PORT datad (1556:1556:1556) (1807:1807:1807))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3696:3696:3696))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3976:3976:3976))
        (PORT d[1] (2330:2330:2330) (2719:2719:2719))
        (PORT d[2] (2336:2336:2336) (2723:2723:2723))
        (PORT d[3] (2394:2394:2394) (2780:2780:2780))
        (PORT d[4] (2425:2425:2425) (2843:2843:2843))
        (PORT d[5] (4527:4527:4527) (5240:5240:5240))
        (PORT d[6] (4821:4821:4821) (5581:5581:5581))
        (PORT d[7] (2010:2010:2010) (2387:2387:2387))
        (PORT d[8] (1693:1693:1693) (1981:1981:1981))
        (PORT d[9] (3773:3773:3773) (4356:4356:4356))
        (PORT d[10] (2372:2372:2372) (2779:2779:2779))
        (PORT d[11] (2310:2310:2310) (2714:2714:2714))
        (PORT d[12] (3439:3439:3439) (3987:3987:3987))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1854:1854:1854))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (4030:4030:4030))
        (PORT d[1] (2925:2925:2925) (3384:3384:3384))
        (PORT d[2] (2245:2245:2245) (2628:2628:2628))
        (PORT d[3] (1979:1979:1979) (2315:2315:2315))
        (PORT d[4] (1674:1674:1674) (1948:1948:1948))
        (PORT d[5] (1691:1691:1691) (1975:1975:1975))
        (PORT d[6] (2837:2837:2837) (3300:3300:3300))
        (PORT d[7] (2401:2401:2401) (2823:2823:2823))
        (PORT d[8] (2053:2053:2053) (2421:2421:2421))
        (PORT d[9] (1860:1860:1860) (2156:2156:2156))
        (PORT d[10] (3139:3139:3139) (3590:3590:3590))
        (PORT d[11] (3810:3810:3810) (4376:4376:4376))
        (PORT d[12] (1680:1680:1680) (1957:1957:1957))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT stall (1587:1587:1587) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (4260:4260:4260))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2939:2939:2939))
        (PORT d[1] (1925:1925:1925) (2251:2251:2251))
        (PORT d[2] (2393:2393:2393) (2786:2786:2786))
        (PORT d[3] (2150:2150:2150) (2498:2498:2498))
        (PORT d[4] (1862:1862:1862) (2195:2195:2195))
        (PORT d[5] (4079:4079:4079) (4712:4712:4712))
        (PORT d[6] (4708:4708:4708) (5445:5445:5445))
        (PORT d[7] (1851:1851:1851) (2191:2191:2191))
        (PORT d[8] (3616:3616:3616) (4146:4146:4146))
        (PORT d[9] (3264:3264:3264) (3764:3764:3764))
        (PORT d[10] (1374:1374:1374) (1615:1615:1615))
        (PORT d[11] (2124:2124:2124) (2489:2489:2489))
        (PORT d[12] (3141:3141:3141) (3645:3645:3645))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1744:1744:1744))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2943:2943:2943))
        (PORT d[1] (2353:2353:2353) (2737:2737:2737))
        (PORT d[2] (1623:1623:1623) (1891:1891:1891))
        (PORT d[3] (1855:1855:1855) (2166:2166:2166))
        (PORT d[4] (2097:2097:2097) (2446:2446:2446))
        (PORT d[5] (1892:1892:1892) (2195:2195:2195))
        (PORT d[6] (1760:1760:1760) (2076:2076:2076))
        (PORT d[7] (2670:2670:2670) (3151:3151:3151))
        (PORT d[8] (2858:2858:2858) (3289:3289:3289))
        (PORT d[9] (2098:2098:2098) (2446:2446:2446))
        (PORT d[10] (2440:2440:2440) (2791:2791:2791))
        (PORT d[11] (3517:3517:3517) (4007:4007:4007))
        (PORT d[12] (1950:1950:1950) (2263:2263:2263))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT stall (2089:2089:2089) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (447:447:447))
        (PORT datab (1209:1209:1209) (1418:1418:1418))
        (PORT datac (391:391:391) (472:472:472))
        (PORT datad (1265:1265:1265) (1467:1467:1467))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (443:443:443))
        (PORT datab (342:342:342) (419:419:419))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (4327:4327:4327))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (5014:5014:5014))
        (PORT d[1] (1453:1453:1453) (1728:1728:1728))
        (PORT d[2] (2452:2452:2452) (2846:2846:2846))
        (PORT d[3] (3286:3286:3286) (3806:3806:3806))
        (PORT d[4] (1933:1933:1933) (2262:2262:2262))
        (PORT d[5] (4111:4111:4111) (4740:4740:4740))
        (PORT d[6] (4210:4210:4210) (4864:4864:4864))
        (PORT d[7] (1441:1441:1441) (1706:1706:1706))
        (PORT d[8] (4000:4000:4000) (4615:4615:4615))
        (PORT d[9] (3510:3510:3510) (4068:4068:4068))
        (PORT d[10] (2959:2959:2959) (3412:3412:3412))
        (PORT d[11] (1497:1497:1497) (1748:1748:1748))
        (PORT d[12] (2774:2774:2774) (3226:3226:3226))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1187:1187:1187))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (895:895:895) (1060:1060:1060))
        (PORT d[1] (1302:1302:1302) (1476:1476:1476))
        (PORT d[2] (2907:2907:2907) (3360:3360:3360))
        (PORT d[3] (897:897:897) (1047:1047:1047))
        (PORT d[4] (1424:1424:1424) (1648:1648:1648))
        (PORT d[5] (1272:1272:1272) (1471:1471:1471))
        (PORT d[6] (2261:2261:2261) (2673:2673:2673))
        (PORT d[7] (1748:1748:1748) (2055:2055:2055))
        (PORT d[8] (1573:1573:1573) (1850:1850:1850))
        (PORT d[9] (1247:1247:1247) (1444:1444:1444))
        (PORT d[10] (2134:2134:2134) (2508:2508:2508))
        (PORT d[11] (1333:1333:1333) (1553:1553:1553))
        (PORT d[12] (1393:1393:1393) (1617:1617:1617))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT stall (1220:1220:1220) (1096:1096:1096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3388:3388:3388))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3915:3915:3915))
        (PORT d[1] (2630:2630:2630) (3064:3064:3064))
        (PORT d[2] (1722:1722:1722) (2026:2026:2026))
        (PORT d[3] (1801:1801:1801) (2113:2113:2113))
        (PORT d[4] (2189:2189:2189) (2553:2553:2553))
        (PORT d[5] (3188:3188:3188) (3669:3669:3669))
        (PORT d[6] (3116:3116:3116) (3579:3579:3579))
        (PORT d[7] (2457:2457:2457) (2903:2903:2903))
        (PORT d[8] (3191:3191:3191) (3601:3601:3601))
        (PORT d[9] (2765:2765:2765) (3131:3131:3131))
        (PORT d[10] (2683:2683:2683) (3091:3091:3091))
        (PORT d[11] (1694:1694:1694) (1979:1979:1979))
        (PORT d[12] (3009:3009:3009) (3507:3507:3507))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1880:1880:1880))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1599:1599:1599))
        (PORT d[1] (2547:2547:2547) (2974:2974:2974))
        (PORT d[2] (2961:2961:2961) (3390:3390:3390))
        (PORT d[3] (2801:2801:2801) (3299:3299:3299))
        (PORT d[4] (2843:2843:2843) (3234:3234:3234))
        (PORT d[5] (2442:2442:2442) (2838:2838:2838))
        (PORT d[6] (1778:1778:1778) (2098:2098:2098))
        (PORT d[7] (1517:1517:1517) (1777:1777:1777))
        (PORT d[8] (1769:1769:1769) (2068:2068:2068))
        (PORT d[9] (1766:1766:1766) (2046:2046:2046))
        (PORT d[10] (1162:1162:1162) (1380:1380:1380))
        (PORT d[11] (3161:3161:3161) (3573:3573:3573))
        (PORT d[12] (1798:1798:1798) (2101:2101:2101))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (PORT stall (2333:2333:2333) (2036:2036:2036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (453:453:453))
        (PORT datab (404:404:404) (489:489:489))
        (PORT datac (707:707:707) (820:820:820))
        (PORT datad (1094:1094:1094) (1281:1281:1281))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3517:3517:3517))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (568:568:568) (675:675:675))
        (PORT d[1] (860:860:860) (997:997:997))
        (PORT d[2] (2369:2369:2369) (2783:2783:2783))
        (PORT d[3] (844:844:844) (979:979:979))
        (PORT d[4] (783:783:783) (911:911:911))
        (PORT d[5] (1568:1568:1568) (1795:1795:1795))
        (PORT d[6] (1033:1033:1033) (1190:1190:1190))
        (PORT d[7] (1044:1044:1044) (1197:1197:1197))
        (PORT d[8] (918:918:918) (1057:1057:1057))
        (PORT d[9] (921:921:921) (1068:1068:1068))
        (PORT d[10] (2300:2300:2300) (2667:2667:2667))
        (PORT d[11] (879:879:879) (1007:1007:1007))
        (PORT d[12] (2049:2049:2049) (2332:2332:2332))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (710:710:710))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2421:2421:2421))
        (PORT d[1] (555:555:555) (638:638:638))
        (PORT d[2] (773:773:773) (887:887:887))
        (PORT d[3] (1454:1454:1454) (1638:1638:1638))
        (PORT d[4] (546:546:546) (627:627:627))
        (PORT d[5] (1480:1480:1480) (1695:1695:1695))
        (PORT d[6] (585:585:585) (676:676:676))
        (PORT d[7] (590:590:590) (682:682:682))
        (PORT d[8] (1247:1247:1247) (1425:1425:1425))
        (PORT d[9] (1708:1708:1708) (1980:1980:1980))
        (PORT d[10] (1391:1391:1391) (1666:1666:1666))
        (PORT d[11] (1201:1201:1201) (1363:1363:1363))
        (PORT d[12] (881:881:881) (1010:1010:1010))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT stall (1218:1218:1218) (1121:1121:1121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2882:2882:2882))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3705:3705:3705))
        (PORT d[1] (3064:3064:3064) (3600:3600:3600))
        (PORT d[2] (1960:1960:1960) (2314:2314:2314))
        (PORT d[3] (2278:2278:2278) (2667:2667:2667))
        (PORT d[4] (1555:1555:1555) (1790:1790:1790))
        (PORT d[5] (3609:3609:3609) (4085:4085:4085))
        (PORT d[6] (1930:1930:1930) (2233:2233:2233))
        (PORT d[7] (2446:2446:2446) (2888:2888:2888))
        (PORT d[8] (3519:3519:3519) (4012:4012:4012))
        (PORT d[9] (1782:1782:1782) (2020:2020:2020))
        (PORT d[10] (1988:1988:1988) (2329:2329:2329))
        (PORT d[11] (2858:2858:2858) (3338:3338:3338))
        (PORT d[12] (2879:2879:2879) (3314:3314:3314))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1393:1393:1393))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (3307:3307:3307))
        (PORT d[1] (2495:2495:2495) (2885:2885:2885))
        (PORT d[2] (2333:2333:2333) (2705:2705:2705))
        (PORT d[3] (2084:2084:2084) (2466:2466:2466))
        (PORT d[4] (2323:2323:2323) (2705:2705:2705))
        (PORT d[5] (2894:2894:2894) (3313:3313:3313))
        (PORT d[6] (2170:2170:2170) (2502:2502:2502))
        (PORT d[7] (1738:1738:1738) (2054:2054:2054))
        (PORT d[8] (2022:2022:2022) (2377:2377:2377))
        (PORT d[9] (2253:2253:2253) (2617:2617:2617))
        (PORT d[10] (1283:1283:1283) (1513:1513:1513))
        (PORT d[11] (2552:2552:2552) (2909:2909:2909))
        (PORT d[12] (1770:1770:1770) (2046:2046:2046))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT stall (1768:1768:1768) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (452:452:452))
        (PORT datab (796:796:796) (919:919:919))
        (PORT datac (1291:1291:1291) (1501:1501:1501))
        (PORT datad (367:367:367) (437:437:437))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (225:225:225) (265:265:265))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (748:748:748))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (326:326:326) (396:396:396))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (359:359:359) (435:435:435))
        (PORT datac (607:607:607) (723:723:723))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3883:3883:3883))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (3045:3045:3045))
        (PORT d[1] (2083:2083:2083) (2468:2468:2468))
        (PORT d[2] (2220:2220:2220) (2613:2613:2613))
        (PORT d[3] (1797:1797:1797) (2104:2104:2104))
        (PORT d[4] (1716:1716:1716) (2028:2028:2028))
        (PORT d[5] (2302:2302:2302) (2623:2623:2623))
        (PORT d[6] (3321:3321:3321) (3825:3825:3825))
        (PORT d[7] (1779:1779:1779) (2104:2104:2104))
        (PORT d[8] (4002:4002:4002) (4608:4608:4608))
        (PORT d[9] (4247:4247:4247) (4786:4786:4786))
        (PORT d[10] (2373:2373:2373) (2717:2717:2717))
        (PORT d[11] (1713:1713:1713) (2018:2018:2018))
        (PORT d[12] (2596:2596:2596) (3040:3040:3040))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2115:2115:2115))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1513:1513:1513))
        (PORT d[1] (2201:2201:2201) (2532:2532:2532))
        (PORT d[2] (2436:2436:2436) (2772:2772:2772))
        (PORT d[3] (1987:1987:1987) (2348:2348:2348))
        (PORT d[4] (2177:2177:2177) (2516:2516:2516))
        (PORT d[5] (2882:2882:2882) (3300:3300:3300))
        (PORT d[6] (2249:2249:2249) (2545:2545:2545))
        (PORT d[7] (1353:1353:1353) (1564:1564:1564))
        (PORT d[8] (1550:1550:1550) (1827:1827:1827))
        (PORT d[9] (2339:2339:2339) (2667:2667:2667))
        (PORT d[10] (1789:1789:1789) (2123:2123:2123))
        (PORT d[11] (2313:2313:2313) (2626:2626:2626))
        (PORT d[12] (1691:1691:1691) (1959:1959:1959))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT stall (1983:1983:1983) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (3205:3205:3205))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (6030:6030:6030))
        (PORT d[1] (2606:2606:2606) (3055:3055:3055))
        (PORT d[2] (2267:2267:2267) (2653:2653:2653))
        (PORT d[3] (3096:3096:3096) (3604:3604:3604))
        (PORT d[4] (2092:2092:2092) (2455:2455:2455))
        (PORT d[5] (3620:3620:3620) (4168:4168:4168))
        (PORT d[6] (4060:4060:4060) (4630:4630:4630))
        (PORT d[7] (3273:3273:3273) (3807:3807:3807))
        (PORT d[8] (4895:4895:4895) (5632:5632:5632))
        (PORT d[9] (4605:4605:4605) (5174:5174:5174))
        (PORT d[10] (2440:2440:2440) (2874:2874:2874))
        (PORT d[11] (2240:2240:2240) (2617:2617:2617))
        (PORT d[12] (3811:3811:3811) (4414:4414:4414))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1483:1483:1483))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2490:2490:2490))
        (PORT d[1] (3250:3250:3250) (3753:3753:3753))
        (PORT d[2] (4069:4069:4069) (4648:4648:4648))
        (PORT d[3] (1884:1884:1884) (2213:2213:2213))
        (PORT d[4] (3361:3361:3361) (3834:3834:3834))
        (PORT d[5] (3841:3841:3841) (4405:4405:4405))
        (PORT d[6] (1939:1939:1939) (2259:2259:2259))
        (PORT d[7] (1335:1335:1335) (1573:1573:1573))
        (PORT d[8] (1570:1570:1570) (1840:1840:1840))
        (PORT d[9] (1939:1939:1939) (2246:2246:2246))
        (PORT d[10] (1609:1609:1609) (1898:1898:1898))
        (PORT d[11] (3975:3975:3975) (4510:4510:4510))
        (PORT d[12] (2539:2539:2539) (2950:2950:2950))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT stall (2390:2390:2390) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (454:454:454))
        (PORT datab (1398:1398:1398) (1603:1603:1603))
        (PORT datac (387:387:387) (468:468:468))
        (PORT datad (1244:1244:1244) (1451:1451:1451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (4194:4194:4194))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1693:1693:1693))
        (PORT d[1] (1616:1616:1616) (1928:1928:1928))
        (PORT d[2] (1732:1732:1732) (2018:2018:2018))
        (PORT d[3] (2796:2796:2796) (3256:3256:3256))
        (PORT d[4] (1360:1360:1360) (1607:1607:1607))
        (PORT d[5] (2216:2216:2216) (2527:2527:2527))
        (PORT d[6] (2277:2277:2277) (2596:2596:2596))
        (PORT d[7] (1247:1247:1247) (1448:1448:1448))
        (PORT d[8] (4024:4024:4024) (4583:4583:4583))
        (PORT d[9] (4661:4661:4661) (5290:5290:5290))
        (PORT d[10] (1281:1281:1281) (1480:1480:1480))
        (PORT d[11] (1112:1112:1112) (1292:1292:1292))
        (PORT d[12] (1326:1326:1326) (1545:1545:1545))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1234:1234:1234))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1658:1658:1658))
        (PORT d[1] (3033:3033:3033) (3508:3508:3508))
        (PORT d[2] (1454:1454:1454) (1651:1651:1651))
        (PORT d[3] (1171:1171:1171) (1384:1384:1384))
        (PORT d[4] (1265:1265:1265) (1451:1451:1451))
        (PORT d[5] (1789:1789:1789) (2090:2090:2090))
        (PORT d[6] (1407:1407:1407) (1587:1587:1587))
        (PORT d[7] (1242:1242:1242) (1468:1468:1468))
        (PORT d[8] (1116:1116:1116) (1301:1301:1301))
        (PORT d[9] (2111:2111:2111) (2387:2387:2387))
        (PORT d[10] (1504:1504:1504) (1761:1761:1761))
        (PORT d[11] (1415:1415:1415) (1600:1600:1600))
        (PORT d[12] (2010:2010:2010) (2343:2343:2343))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT stall (1812:1812:1812) (1593:1593:1593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (3047:3047:3047))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (5806:5806:5806))
        (PORT d[1] (2432:2432:2432) (2857:2857:2857))
        (PORT d[2] (2078:2078:2078) (2434:2434:2434))
        (PORT d[3] (2914:2914:2914) (3394:3394:3394))
        (PORT d[4] (2089:2089:2089) (2451:2451:2451))
        (PORT d[5] (3512:3512:3512) (4043:4043:4043))
        (PORT d[6] (4161:4161:4161) (4741:4741:4741))
        (PORT d[7] (3112:3112:3112) (3621:3621:3621))
        (PORT d[8] (4713:4713:4713) (5424:5424:5424))
        (PORT d[9] (4426:4426:4426) (4972:4972:4972))
        (PORT d[10] (3184:3184:3184) (3640:3640:3640))
        (PORT d[11] (2071:2071:2071) (2423:2423:2423))
        (PORT d[12] (3639:3639:3639) (4218:4218:4218))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1527:1527:1527))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2286:2286:2286))
        (PORT d[1] (3075:3075:3075) (3560:3560:3560))
        (PORT d[2] (3907:3907:3907) (4469:4469:4469))
        (PORT d[3] (1615:1615:1615) (1915:1915:1915))
        (PORT d[4] (3276:3276:3276) (3727:3727:3727))
        (PORT d[5] (3346:3346:3346) (3844:3844:3844))
        (PORT d[6] (1682:1682:1682) (1964:1964:1964))
        (PORT d[7] (1350:1350:1350) (1590:1590:1590))
        (PORT d[8] (1550:1550:1550) (1816:1816:1816))
        (PORT d[9] (1927:1927:1927) (2226:2226:2226))
        (PORT d[10] (1636:1636:1636) (1934:1934:1934))
        (PORT d[11] (3955:3955:3955) (4479:4479:4479))
        (PORT d[12] (2092:2092:2092) (2442:2442:2442))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT stall (2366:2366:2366) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (912:912:912))
        (PORT datab (723:723:723) (854:854:854))
        (PORT datac (727:727:727) (857:857:857))
        (PORT datad (1155:1155:1155) (1350:1350:1350))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (630:630:630) (727:727:727))
        (PORT datac (607:607:607) (724:724:724))
        (PORT datad (715:715:715) (812:812:812))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (598:598:598))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (342:342:342) (416:416:416))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (558:558:558))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (606:606:606) (723:723:723))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (432:432:432))
        (PORT datab (612:612:612) (717:717:717))
        (PORT datad (549:549:549) (653:653:653))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2793:2793:2793) (3222:3222:3222))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (195:195:195))
        (PORT datab (318:318:318) (386:386:386))
        (PORT datad (465:465:465) (530:530:530))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (588:588:588))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (603:603:603) (704:704:704))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~6feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2422:2422:2422) (2774:2774:2774))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (3195:3195:3195))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (543:543:543) (635:635:635))
        (PORT d[1] (678:678:678) (784:784:784))
        (PORT d[2] (538:538:538) (637:637:637))
        (PORT d[3] (811:811:811) (937:937:937))
        (PORT d[4] (577:577:577) (674:674:674))
        (PORT d[5] (1391:1391:1391) (1590:1590:1590))
        (PORT d[6] (691:691:691) (804:804:804))
        (PORT d[7] (568:568:568) (661:661:661))
        (PORT d[8] (720:720:720) (833:833:833))
        (PORT d[9] (1015:1015:1015) (1166:1166:1166))
        (PORT d[10] (587:587:587) (688:688:688))
        (PORT d[11] (868:868:868) (1000:1000:1000))
        (PORT d[12] (693:693:693) (799:799:799))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (790:790:790) (840:840:840))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (405:405:405) (474:474:474))
        (PORT d[1] (389:389:389) (450:450:450))
        (PORT d[2] (382:382:382) (439:439:439))
        (PORT d[3] (706:706:706) (809:809:809))
        (PORT d[4] (376:376:376) (434:434:434))
        (PORT d[5] (1653:1653:1653) (1895:1895:1895))
        (PORT d[6] (407:407:407) (477:477:477))
        (PORT d[7] (832:832:832) (955:955:955))
        (PORT d[8] (911:911:911) (1049:1049:1049))
        (PORT d[9] (371:371:371) (422:422:422))
        (PORT d[10] (373:373:373) (425:425:425))
        (PORT d[11] (1028:1028:1028) (1170:1170:1170))
        (PORT d[12] (376:376:376) (430:430:430))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT stall (982:982:982) (909:909:909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3234:3234:3234))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4715:4715:4715))
        (PORT d[1] (2886:2886:2886) (3383:3383:3383))
        (PORT d[2] (3221:3221:3221) (3748:3748:3748))
        (PORT d[3] (3078:3078:3078) (3591:3591:3591))
        (PORT d[4] (2792:2792:2792) (3218:3218:3218))
        (PORT d[5] (3903:3903:3903) (4500:4500:4500))
        (PORT d[6] (3771:3771:3771) (4345:4345:4345))
        (PORT d[7] (2078:2078:2078) (2466:2466:2466))
        (PORT d[8] (4499:4499:4499) (5123:5123:5123))
        (PORT d[9] (3509:3509:3509) (4019:4019:4019))
        (PORT d[10] (2370:2370:2370) (2768:2768:2768))
        (PORT d[11] (3250:3250:3250) (3762:3762:3762))
        (PORT d[12] (3881:3881:3881) (4450:4450:4450))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1603:1603:1603))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3536:3536:3536))
        (PORT d[1] (3076:3076:3076) (3569:3569:3569))
        (PORT d[2] (3120:3120:3120) (3607:3607:3607))
        (PORT d[3] (1818:1818:1818) (2154:2154:2154))
        (PORT d[4] (2762:2762:2762) (3232:3232:3232))
        (PORT d[5] (3656:3656:3656) (4211:4211:4211))
        (PORT d[6] (1143:1143:1143) (1330:1330:1330))
        (PORT d[7] (2295:2295:2295) (2676:2676:2676))
        (PORT d[8] (2005:2005:2005) (2346:2346:2346))
        (PORT d[9] (2500:2500:2500) (2902:2902:2902))
        (PORT d[10] (1147:1147:1147) (1358:1358:1358))
        (PORT d[11] (3319:3319:3319) (3768:3768:3768))
        (PORT d[12] (2091:2091:2091) (2412:2412:2412))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT stall (2061:2061:2061) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (667:667:667))
        (PORT datab (664:664:664) (774:774:774))
        (PORT datac (552:552:552) (666:666:666))
        (PORT datad (2206:2206:2206) (2537:2537:2537))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (3064:3064:3064))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3993:3993:3993))
        (PORT d[1] (2347:2347:2347) (2740:2740:2740))
        (PORT d[2] (2329:2329:2329) (2713:2713:2713))
        (PORT d[3] (2406:2406:2406) (2796:2796:2796))
        (PORT d[4] (2426:2426:2426) (2844:2844:2844))
        (PORT d[5] (4550:4550:4550) (5274:5274:5274))
        (PORT d[6] (4835:4835:4835) (5600:5600:5600))
        (PORT d[7] (1886:1886:1886) (2241:2241:2241))
        (PORT d[8] (4218:4218:4218) (4847:4847:4847))
        (PORT d[9] (3947:3947:3947) (4555:4555:4555))
        (PORT d[10] (2194:2194:2194) (2575:2575:2575))
        (PORT d[11] (2568:2568:2568) (2996:2996:2996))
        (PORT d[12] (3453:3453:3453) (4008:4008:4008))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1853:1853:1853))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3846:3846:3846))
        (PORT d[1] (2063:2063:2063) (2390:2390:2390))
        (PORT d[2] (2419:2419:2419) (2827:2827:2827))
        (PORT d[3] (1288:1288:1288) (1520:1520:1520))
        (PORT d[4] (1683:1683:1683) (1949:1949:1949))
        (PORT d[5] (1658:1658:1658) (1920:1920:1920))
        (PORT d[6] (2848:2848:2848) (3312:3312:3312))
        (PORT d[7] (2425:2425:2425) (2857:2857:2857))
        (PORT d[8] (2058:2058:2058) (2427:2427:2427))
        (PORT d[9] (1861:1861:1861) (2157:2157:2157))
        (PORT d[10] (3311:3311:3311) (3787:3787:3787))
        (PORT d[11] (3951:3951:3951) (4529:4529:4529))
        (PORT d[12] (1673:1673:1673) (1949:1949:1949))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT stall (1574:1574:1574) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (3033:3033:3033))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2119:2119:2119))
        (PORT d[1] (695:695:695) (814:814:814))
        (PORT d[2] (827:827:827) (959:959:959))
        (PORT d[3] (1371:1371:1371) (1590:1590:1590))
        (PORT d[4] (611:611:611) (711:711:711))
        (PORT d[5] (1224:1224:1224) (1403:1403:1403))
        (PORT d[6] (878:878:878) (1016:1016:1016))
        (PORT d[7] (744:744:744) (857:857:857))
        (PORT d[8] (923:923:923) (1070:1070:1070))
        (PORT d[9] (820:820:820) (942:942:942))
        (PORT d[10] (773:773:773) (900:900:900))
        (PORT d[11] (739:739:739) (858:858:858))
        (PORT d[12] (746:746:746) (874:874:874))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (753:753:753) (800:800:800))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (412:412:412) (485:485:485))
        (PORT d[1] (573:573:573) (666:666:666))
        (PORT d[2] (800:800:800) (917:917:917))
        (PORT d[3] (552:552:552) (634:634:634))
        (PORT d[4] (719:719:719) (831:831:831))
        (PORT d[5] (2166:2166:2166) (2524:2524:2524))
        (PORT d[6] (604:604:604) (703:703:703))
        (PORT d[7] (571:571:571) (654:654:654))
        (PORT d[8] (895:895:895) (1034:1034:1034))
        (PORT d[9] (662:662:662) (757:757:757))
        (PORT d[10] (1674:1674:1674) (1949:1949:1949))
        (PORT d[11] (721:721:721) (824:824:824))
        (PORT d[12] (677:677:677) (781:781:781))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT stall (809:809:809) (756:756:756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1450:1450:1450))
        (PORT datab (571:571:571) (686:686:686))
        (PORT datac (537:537:537) (644:644:644))
        (PORT datad (603:603:603) (680:680:680))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (4344:4344:4344))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4997:4997:4997))
        (PORT d[1] (1441:1441:1441) (1711:1711:1711))
        (PORT d[2] (2280:2280:2280) (2657:2657:2657))
        (PORT d[3] (2627:2627:2627) (3061:3061:3061))
        (PORT d[4] (1925:1925:1925) (2253:2253:2253))
        (PORT d[5] (4309:4309:4309) (4974:4974:4974))
        (PORT d[6] (4019:4019:4019) (4644:4644:4644))
        (PORT d[7] (1407:1407:1407) (1656:1656:1656))
        (PORT d[8] (3981:3981:3981) (4588:4588:4588))
        (PORT d[9] (3490:3490:3490) (4040:4040:4040))
        (PORT d[10] (3251:3251:3251) (3750:3750:3750))
        (PORT d[11] (1527:1527:1527) (1779:1779:1779))
        (PORT d[12] (4454:4454:4454) (5162:5162:5162))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1596:1596:1596))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (1076:1076:1076))
        (PORT d[1] (1314:1314:1314) (1500:1500:1500))
        (PORT d[2] (4357:4357:4357) (4982:4982:4982))
        (PORT d[3] (1630:1630:1630) (1899:1899:1899))
        (PORT d[4] (1282:1282:1282) (1496:1496:1496))
        (PORT d[5] (2085:2085:2085) (2417:2417:2417))
        (PORT d[6] (2229:2229:2229) (2630:2630:2630))
        (PORT d[7] (1761:1761:1761) (2074:2074:2074))
        (PORT d[8] (1941:1941:1941) (2257:2257:2257))
        (PORT d[9] (1260:1260:1260) (1464:1464:1464))
        (PORT d[10] (2150:2150:2150) (2529:2529:2529))
        (PORT d[11] (1191:1191:1191) (1398:1398:1398))
        (PORT d[12] (2141:2141:2141) (2501:2501:2501))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT stall (1421:1421:1421) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3988:3988:3988))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3056:3056:3056))
        (PORT d[1] (1951:1951:1951) (2322:2322:2322))
        (PORT d[2] (2326:2326:2326) (2742:2742:2742))
        (PORT d[3] (1648:1648:1648) (1942:1942:1942))
        (PORT d[4] (1922:1922:1922) (2256:2256:2256))
        (PORT d[5] (2309:2309:2309) (2633:2633:2633))
        (PORT d[6] (2377:2377:2377) (2706:2706:2706))
        (PORT d[7] (1997:1997:1997) (2358:2358:2358))
        (PORT d[8] (4015:4015:4015) (4624:4624:4624))
        (PORT d[9] (3798:3798:3798) (4288:4288:4288))
        (PORT d[10] (2364:2364:2364) (2712:2712:2712))
        (PORT d[11] (1679:1679:1679) (1971:1971:1971))
        (PORT d[12] (2966:2966:2966) (3466:3466:3466))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1559:1559:1559))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1741:1741:1741))
        (PORT d[1] (2088:2088:2088) (2421:2421:2421))
        (PORT d[2] (2444:2444:2444) (2786:2786:2786))
        (PORT d[3] (2184:2184:2184) (2572:2572:2572))
        (PORT d[4] (2370:2370:2370) (2741:2741:2741))
        (PORT d[5] (1802:1802:1802) (2106:2106:2106))
        (PORT d[6] (1889:1889:1889) (2235:2235:2235))
        (PORT d[7] (1727:1727:1727) (2004:2004:2004))
        (PORT d[8] (2078:2078:2078) (2422:2422:2422))
        (PORT d[9] (2286:2286:2286) (2610:2610:2610))
        (PORT d[10] (2007:2007:2007) (2377:2377:2377))
        (PORT d[11] (2318:2318:2318) (2633:2633:2633))
        (PORT d[12] (1597:1597:1597) (1857:1857:1857))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT stall (1574:1574:1574) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (1003:1003:1003))
        (PORT datab (567:567:567) (682:682:682))
        (PORT datac (543:543:543) (651:651:651))
        (PORT datad (1664:1664:1664) (1865:1865:1865))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3284:3284:3284))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3482:3482:3482))
        (PORT d[1] (2292:2292:2292) (2690:2690:2690))
        (PORT d[2] (1740:1740:1740) (2049:2049:2049))
        (PORT d[3] (2158:2158:2158) (2525:2525:2525))
        (PORT d[4] (1817:1817:1817) (2123:2123:2123))
        (PORT d[5] (2994:2994:2994) (3437:3437:3437))
        (PORT d[6] (2786:2786:2786) (3199:3199:3199))
        (PORT d[7] (2144:2144:2144) (2523:2523:2523))
        (PORT d[8] (2833:2833:2833) (3196:3196:3196))
        (PORT d[9] (3056:3056:3056) (3459:3459:3459))
        (PORT d[10] (2456:2456:2456) (2814:2814:2814))
        (PORT d[11] (1957:1957:1957) (2269:2269:2269))
        (PORT d[12] (2768:2768:2768) (3222:3222:3222))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1450:1450:1450))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1403:1403:1403))
        (PORT d[1] (2687:2687:2687) (3123:3123:3123))
        (PORT d[2] (3269:3269:3269) (3727:3727:3727))
        (PORT d[3] (2403:2403:2403) (2840:2840:2840))
        (PORT d[4] (2617:2617:2617) (2965:2965:2965))
        (PORT d[5] (2943:2943:2943) (3377:3377:3377))
        (PORT d[6] (1827:1827:1827) (2149:2149:2149))
        (PORT d[7] (1758:1758:1758) (2052:2052:2052))
        (PORT d[8] (1521:1521:1521) (1773:1773:1773))
        (PORT d[9] (1926:1926:1926) (2232:2232:2232))
        (PORT d[10] (1319:1319:1319) (1556:1556:1556))
        (PORT d[11] (2916:2916:2916) (3290:3290:3290))
        (PORT d[12] (1854:1854:1854) (2166:2166:2166))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT stall (2317:2317:2317) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (3019:3019:3019))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (5613:5613:5613))
        (PORT d[1] (2435:2435:2435) (2863:2863:2863))
        (PORT d[2] (1901:1901:1901) (2228:2228:2228))
        (PORT d[3] (2915:2915:2915) (3398:3398:3398))
        (PORT d[4] (2052:2052:2052) (2402:2402:2402))
        (PORT d[5] (3516:3516:3516) (4050:4050:4050))
        (PORT d[6] (3753:3753:3753) (4291:4291:4291))
        (PORT d[7] (2923:2923:2923) (3404:3404:3404))
        (PORT d[8] (4714:4714:4714) (5426:5426:5426))
        (PORT d[9] (4263:4263:4263) (4793:4793:4793))
        (PORT d[10] (3176:3176:3176) (3632:3632:3632))
        (PORT d[11] (2062:2062:2062) (2413:2413:2413))
        (PORT d[12] (3474:3474:3474) (4028:4028:4028))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1596:1596:1596))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2083:2083:2083))
        (PORT d[1] (3057:3057:3057) (3531:3531:3531))
        (PORT d[2] (3723:3723:3723) (4258:4258:4258))
        (PORT d[3] (1797:1797:1797) (2135:2135:2135))
        (PORT d[4] (3354:3354:3354) (3824:3824:3824))
        (PORT d[5] (3500:3500:3500) (4022:4022:4022))
        (PORT d[6] (1583:1583:1583) (1853:1853:1853))
        (PORT d[7] (1372:1372:1372) (1618:1618:1618))
        (PORT d[8] (1387:1387:1387) (1629:1629:1629))
        (PORT d[9] (1935:1935:1935) (2234:2234:2234))
        (PORT d[10] (1616:1616:1616) (1913:1913:1913))
        (PORT d[11] (3630:3630:3630) (4121:4121:4121))
        (PORT d[12] (2094:2094:2094) (2452:2452:2452))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT stall (2545:2545:2545) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (673:673:673))
        (PORT datab (1095:1095:1095) (1282:1282:1282))
        (PORT datac (549:549:549) (663:663:663))
        (PORT datad (1254:1254:1254) (1456:1456:1456))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (4399:4399:4399))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3761:3761:3761))
        (PORT d[1] (1430:1430:1430) (1668:1668:1668))
        (PORT d[2] (1544:1544:1544) (1811:1811:1811))
        (PORT d[3] (1903:1903:1903) (2244:2244:2244))
        (PORT d[4] (2639:2639:2639) (3103:3103:3103))
        (PORT d[5] (4355:4355:4355) (5030:5030:5030))
        (PORT d[6] (4520:4520:4520) (5226:5226:5226))
        (PORT d[7] (1930:1930:1930) (2258:2258:2258))
        (PORT d[8] (1345:1345:1345) (1599:1599:1599))
        (PORT d[9] (4127:4127:4127) (4758:4758:4758))
        (PORT d[10] (2244:2244:2244) (2603:2603:2603))
        (PORT d[11] (1480:1480:1480) (1745:1745:1745))
        (PORT d[12] (3991:3991:3991) (4603:4603:4603))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1361:1361:1361))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (4017:4017:4017))
        (PORT d[1] (2082:2082:2082) (2412:2412:2412))
        (PORT d[2] (2338:2338:2338) (2712:2712:2712))
        (PORT d[3] (1547:1547:1547) (1821:1821:1821))
        (PORT d[4] (1458:1458:1458) (1694:1694:1694))
        (PORT d[5] (2415:2415:2415) (2793:2793:2793))
        (PORT d[6] (2722:2722:2722) (3177:3177:3177))
        (PORT d[7] (1773:1773:1773) (2089:2089:2089))
        (PORT d[8] (1752:1752:1752) (2016:2016:2016))
        (PORT d[9] (2231:2231:2231) (2587:2587:2587))
        (PORT d[10] (3506:3506:3506) (4007:4007:4007))
        (PORT d[11] (1976:1976:1976) (2241:2241:2241))
        (PORT d[12] (1919:1919:1919) (2206:2206:2206))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT stall (1558:1558:1558) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (4172:4172:4172))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (5001:5001:5001))
        (PORT d[1] (1423:1423:1423) (1689:1689:1689))
        (PORT d[2] (2253:2253:2253) (2619:2619:2619))
        (PORT d[3] (3280:3280:3280) (3799:3799:3799))
        (PORT d[4] (1931:1931:1931) (2252:2252:2252))
        (PORT d[5] (4097:4097:4097) (4725:4725:4725))
        (PORT d[6] (4025:4025:4025) (4653:4653:4653))
        (PORT d[7] (1429:1429:1429) (1688:1688:1688))
        (PORT d[8] (1550:1550:1550) (1829:1829:1829))
        (PORT d[9] (3474:3474:3474) (4022:4022:4022))
        (PORT d[10] (3987:3987:3987) (4586:4586:4586))
        (PORT d[11] (1511:1511:1511) (1760:1760:1760))
        (PORT d[12] (4624:4624:4624) (5361:5361:5361))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1380:1380:1380))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1070:1070:1070))
        (PORT d[1] (2279:2279:2279) (2626:2626:2626))
        (PORT d[2] (4349:4349:4349) (4972:4972:4972))
        (PORT d[3] (1630:1630:1630) (1898:1898:1898))
        (PORT d[4] (1432:1432:1432) (1662:1662:1662))
        (PORT d[5] (2105:2105:2105) (2445:2445:2445))
        (PORT d[6] (2212:2212:2212) (2611:2611:2611))
        (PORT d[7] (1726:1726:1726) (2026:2026:2026))
        (PORT d[8] (1928:1928:1928) (2238:2238:2238))
        (PORT d[9] (1990:1990:1990) (2321:2321:2321))
        (PORT d[10] (2343:2343:2343) (2764:2764:2764))
        (PORT d[11] (1378:1378:1378) (1617:1617:1617))
        (PORT d[12] (2141:2141:2141) (2500:2500:2500))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT stall (1242:1242:1242) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1002:1002:1002))
        (PORT datab (1084:1084:1084) (1262:1262:1262))
        (PORT datac (842:842:842) (963:963:963))
        (PORT datad (698:698:698) (822:822:822))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (3249:3249:3249))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4463:4463:4463) (5121:5121:5121))
        (PORT d[1] (2665:2665:2665) (3137:3137:3137))
        (PORT d[2] (2854:2854:2854) (3329:3329:3329))
        (PORT d[3] (3634:3634:3634) (4213:4213:4213))
        (PORT d[4] (2635:2635:2635) (3074:3074:3074))
        (PORT d[5] (3716:3716:3716) (4287:4287:4287))
        (PORT d[6] (4618:4618:4618) (5263:5263:5263))
        (PORT d[7] (3696:3696:3696) (4293:4293:4293))
        (PORT d[8] (5429:5429:5429) (6238:6238:6238))
        (PORT d[9] (3713:3713:3713) (4253:4253:4253))
        (PORT d[10] (2282:2282:2282) (2687:2687:2687))
        (PORT d[11] (2761:2761:2761) (3204:3204:3204))
        (PORT d[12] (4328:4328:4328) (4999:4999:4999))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1417:1417:1417))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (3099:3099:3099))
        (PORT d[1] (3788:3788:3788) (4367:4367:4367))
        (PORT d[2] (4607:4607:4607) (5261:5261:5261))
        (PORT d[3] (2019:2019:2019) (2390:2390:2390))
        (PORT d[4] (3932:3932:3932) (4487:4487:4487))
        (PORT d[5] (4386:4386:4386) (5022:5022:5022))
        (PORT d[6] (2523:2523:2523) (2939:2939:2939))
        (PORT d[7] (1913:1913:1913) (2232:2232:2232))
        (PORT d[8] (1611:1611:1611) (1896:1896:1896))
        (PORT d[9] (2505:2505:2505) (2889:2889:2889))
        (PORT d[10] (2186:2186:2186) (2567:2567:2567))
        (PORT d[11] (4041:4041:4041) (4595:4595:4595))
        (PORT d[12] (3067:3067:3067) (3549:3549:3549))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT stall (2258:2258:2258) (1982:1982:1982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (3001:3001:3001))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5527:5527:5527) (6221:6221:6221))
        (PORT d[1] (2284:2284:2284) (2700:2700:2700))
        (PORT d[2] (2471:2471:2471) (2888:2888:2888))
        (PORT d[3] (3277:3277:3277) (3809:3809:3809))
        (PORT d[4] (2274:2274:2274) (2664:2664:2664))
        (PORT d[5] (3900:3900:3900) (4498:4498:4498))
        (PORT d[6] (4235:4235:4235) (4828:4828:4828))
        (PORT d[7] (3328:3328:3328) (3874:3874:3874))
        (PORT d[8] (5084:5084:5084) (5851:5851:5851))
        (PORT d[9] (4794:4794:4794) (5394:5394:5394))
        (PORT d[10] (3528:3528:3528) (4025:4025:4025))
        (PORT d[11] (2411:2411:2411) (2808:2808:2808))
        (PORT d[12] (3993:3993:3993) (4620:4620:4620))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1670:1670:1670))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2715:2715:2715))
        (PORT d[1] (3433:3433:3433) (3961:3961:3961))
        (PORT d[2] (4249:4249:4249) (4854:4854:4854))
        (PORT d[3] (1775:1775:1775) (2095:2095:2095))
        (PORT d[4] (3552:3552:3552) (4053:4053:4053))
        (PORT d[5] (4026:4026:4026) (4613:4613:4613))
        (PORT d[6] (2124:2124:2124) (2472:2472:2472))
        (PORT d[7] (1552:1552:1552) (1824:1824:1824))
        (PORT d[8] (1574:1574:1574) (1849:1849:1849))
        (PORT d[9] (2279:2279:2279) (2634:2634:2634))
        (PORT d[10] (1836:1836:1836) (2172:2172:2172))
        (PORT d[11] (3660:3660:3660) (4158:4158:4158))
        (PORT d[12] (2717:2717:2717) (3152:3152:3152))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT stall (2318:2318:2318) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1000:1000:1000))
        (PORT datab (710:710:710) (848:848:848))
        (PORT datac (996:996:996) (1154:1154:1154))
        (PORT datad (1203:1203:1203) (1409:1409:1409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (692:692:692) (831:831:831))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (748:748:748) (869:869:869))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (4523:4523:4523))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (4298:4298:4298))
        (PORT d[1] (1602:1602:1602) (1901:1901:1901))
        (PORT d[2] (2061:2061:2061) (2425:2425:2425))
        (PORT d[3] (1378:1378:1378) (1595:1595:1595))
        (PORT d[4] (1747:1747:1747) (2042:2042:2042))
        (PORT d[5] (1482:1482:1482) (1695:1695:1695))
        (PORT d[6] (3572:3572:3572) (4075:4075:4075))
        (PORT d[7] (1366:1366:1366) (1614:1614:1614))
        (PORT d[8] (899:899:899) (1047:1047:1047))
        (PORT d[9] (3505:3505:3505) (4067:4067:4067))
        (PORT d[10] (3601:3601:3601) (4121:4121:4121))
        (PORT d[11] (1294:1294:1294) (1524:1524:1524))
        (PORT d[12] (1040:1040:1040) (1212:1212:1212))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1042:1042:1042))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2952:2952:2952))
        (PORT d[1] (2075:2075:2075) (2396:2396:2396))
        (PORT d[2] (2513:2513:2513) (2869:2869:2869))
        (PORT d[3] (1331:1331:1331) (1548:1548:1548))
        (PORT d[4] (1129:1129:1129) (1296:1296:1296))
        (PORT d[5] (920:920:920) (1055:1055:1055))
        (PORT d[6] (1628:1628:1628) (1923:1923:1923))
        (PORT d[7] (948:948:948) (1109:1109:1109))
        (PORT d[8] (1679:1679:1679) (1967:1967:1967))
        (PORT d[9] (1400:1400:1400) (1602:1602:1602))
        (PORT d[10] (1653:1653:1653) (1966:1966:1966))
        (PORT d[11] (2318:2318:2318) (2646:2646:2646))
        (PORT d[12] (1990:1990:1990) (2336:2336:2336))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT stall (1428:1428:1428) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (3050:3050:3050))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5716:5716:5716) (6436:6436:6436))
        (PORT d[1] (2483:2483:2483) (2928:2928:2928))
        (PORT d[2] (2664:2664:2664) (3112:3112:3112))
        (PORT d[3] (3445:3445:3445) (3996:3996:3996))
        (PORT d[4] (2468:2468:2468) (2876:2876:2876))
        (PORT d[5] (3761:3761:3761) (4346:4346:4346))
        (PORT d[6] (4444:4444:4444) (5065:5065:5065))
        (PORT d[7] (3672:3672:3672) (4261:4261:4261))
        (PORT d[8] (5265:5265:5265) (6054:6054:6054))
        (PORT d[9] (5241:5241:5241) (5895:5895:5895))
        (PORT d[10] (3859:3859:3859) (4395:4395:4395))
        (PORT d[11] (2591:2591:2591) (3013:3013:3013))
        (PORT d[12] (4193:4193:4193) (4852:4852:4852))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1771:1771:1771))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2931:2931:2931))
        (PORT d[1] (3612:3612:3612) (4170:4170:4170))
        (PORT d[2] (4446:4446:4446) (5083:5083:5083))
        (PORT d[3] (2018:2018:2018) (2385:2385:2385))
        (PORT d[4] (3733:3733:3733) (4258:4258:4258))
        (PORT d[5] (4353:4353:4353) (4982:4982:4982))
        (PORT d[6] (2337:2337:2337) (2725:2725:2725))
        (PORT d[7] (1725:1725:1725) (2017:2017:2017))
        (PORT d[8] (2091:2091:2091) (2425:2425:2425))
        (PORT d[9] (2326:2326:2326) (2687:2687:2687))
        (PORT d[10] (2010:2010:2010) (2367:2367:2367))
        (PORT d[11] (3695:3695:3695) (4199:4199:4199))
        (PORT d[12] (2914:2914:2914) (3381:3381:3381))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT stall (2459:2459:2459) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (701:701:701))
        (PORT datab (568:568:568) (683:683:683))
        (PORT datac (542:542:542) (650:650:650))
        (PORT datad (1229:1229:1229) (1428:1428:1428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (315:315:315) (362:362:362))
        (PORT datac (494:494:494) (567:567:567))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (501:501:501) (597:597:597))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3869:3869:3869))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3699:3699:3699))
        (PORT d[1] (2462:2462:2462) (2902:2902:2902))
        (PORT d[2] (2043:2043:2043) (2384:2384:2384))
        (PORT d[3] (2219:2219:2219) (2592:2592:2592))
        (PORT d[4] (2434:2434:2434) (2841:2841:2841))
        (PORT d[5] (3214:3214:3214) (3661:3661:3661))
        (PORT d[6] (3457:3457:3457) (3982:3982:3982))
        (PORT d[7] (1990:1990:1990) (2330:2330:2330))
        (PORT d[8] (4501:4501:4501) (5179:5179:5179))
        (PORT d[9] (4668:4668:4668) (5269:5269:5269))
        (PORT d[10] (3126:3126:3126) (3612:3612:3612))
        (PORT d[11] (2416:2416:2416) (2807:2807:2807))
        (PORT d[12] (3315:3315:3315) (3869:3869:3869))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1746:1746:1746))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1963:1963:1963))
        (PORT d[1] (2325:2325:2325) (2698:2698:2698))
        (PORT d[2] (3047:3047:3047) (3471:3471:3471))
        (PORT d[3] (1805:1805:1805) (2126:2126:2126))
        (PORT d[4] (2083:2083:2083) (2432:2432:2432))
        (PORT d[5] (1958:1958:1958) (2292:2292:2292))
        (PORT d[6] (2705:2705:2705) (3095:3095:3095))
        (PORT d[7] (1350:1350:1350) (1594:1594:1594))
        (PORT d[8] (1412:1412:1412) (1661:1661:1661))
        (PORT d[9] (2376:2376:2376) (2733:2733:2733))
        (PORT d[10] (1786:1786:1786) (2115:2115:2115))
        (PORT d[11] (1747:1747:1747) (2039:2039:2039))
        (PORT d[12] (2019:2019:2019) (2358:2358:2358))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT stall (1907:1907:1907) (1689:1689:1689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3801:3801:3801))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (3013:3013:3013))
        (PORT d[1] (1952:1952:1952) (2323:2323:2323))
        (PORT d[2] (2382:2382:2382) (2791:2791:2791))
        (PORT d[3] (1963:1963:1963) (2289:2289:2289))
        (PORT d[4] (1754:1754:1754) (2067:2067:2067))
        (PORT d[5] (2286:2286:2286) (2605:2605:2605))
        (PORT d[6] (3159:3159:3159) (3642:3642:3642))
        (PORT d[7] (1647:1647:1647) (1952:1952:1952))
        (PORT d[8] (2935:2935:2935) (3335:3335:3335))
        (PORT d[9] (4112:4112:4112) (4644:4644:4644))
        (PORT d[10] (2362:2362:2362) (2705:2705:2705))
        (PORT d[11] (1695:1695:1695) (1995:1995:1995))
        (PORT d[12] (2778:2778:2778) (3254:3254:3254))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1871:1871:1871))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1508:1508:1508))
        (PORT d[1] (2225:2225:2225) (2565:2565:2565))
        (PORT d[2] (2434:2434:2434) (2774:2774:2774))
        (PORT d[3] (2143:2143:2143) (2522:2522:2522))
        (PORT d[4] (2103:2103:2103) (2451:2451:2451))
        (PORT d[5] (3054:3054:3054) (3493:3493:3493))
        (PORT d[6] (2232:2232:2232) (2527:2527:2527))
        (PORT d[7] (1348:1348:1348) (1564:1564:1564))
        (PORT d[8] (1903:1903:1903) (2224:2224:2224))
        (PORT d[9] (2358:2358:2358) (2695:2695:2695))
        (PORT d[10] (1814:1814:1814) (2154:2154:2154))
        (PORT d[11] (2284:2284:2284) (2592:2592:2592))
        (PORT d[12] (1737:1737:1737) (2017:2017:2017))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT stall (2150:2150:2150) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1600:1600:1600))
        (PORT datab (569:569:569) (684:684:684))
        (PORT datac (541:541:541) (649:649:649))
        (PORT datad (1698:1698:1698) (1896:1896:1896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (573:573:573) (658:658:658))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3915:3915:3915))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (4070:4070:4070))
        (PORT d[1] (2483:2483:2483) (2938:2938:2938))
        (PORT d[2] (1880:1880:1880) (2205:2205:2205))
        (PORT d[3] (2077:2077:2077) (2426:2426:2426))
        (PORT d[4] (2269:2269:2269) (2655:2655:2655))
        (PORT d[5] (3591:3591:3591) (4136:4136:4136))
        (PORT d[6] (3567:3567:3567) (4113:4113:4113))
        (PORT d[7] (1672:1672:1672) (1979:1979:1979))
        (PORT d[8] (4246:4246:4246) (4880:4880:4880))
        (PORT d[9] (4880:4880:4880) (5495:5495:5495))
        (PORT d[10] (3494:3494:3494) (4040:4040:4040))
        (PORT d[11] (1960:1960:1960) (2293:2293:2293))
        (PORT d[12] (3013:3013:3013) (3506:3506:3506))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1913:1913:1913))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1636:1636:1636))
        (PORT d[1] (2356:2356:2356) (2727:2727:2727))
        (PORT d[2] (3366:3366:3366) (3809:3809:3809))
        (PORT d[3] (1569:1569:1569) (1846:1846:1846))
        (PORT d[4] (1919:1919:1919) (2240:2240:2240))
        (PORT d[5] (2837:2837:2837) (3251:3251:3251))
        (PORT d[6] (2642:2642:2642) (3027:3027:3027))
        (PORT d[7] (1777:1777:1777) (2092:2092:2092))
        (PORT d[8] (1606:1606:1606) (1888:1888:1888))
        (PORT d[9] (2605:2605:2605) (2997:2997:2997))
        (PORT d[10] (1912:1912:1912) (2267:2267:2267))
        (PORT d[11] (1964:1964:1964) (2285:2285:2285))
        (PORT d[12] (1972:1972:1972) (2308:2308:2308))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT stall (2063:2063:2063) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (667:667:667))
        (PORT datab (511:511:511) (592:592:592))
        (PORT datac (553:553:553) (667:667:667))
        (PORT datad (1632:1632:1632) (1900:1900:1900))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3832:3832:3832))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3428:3428:3428))
        (PORT d[1] (2302:2302:2302) (2717:2717:2717))
        (PORT d[2] (2523:2523:2523) (2965:2965:2965))
        (PORT d[3] (1861:1861:1861) (2182:2182:2182))
        (PORT d[4] (2289:2289:2289) (2675:2675:2675))
        (PORT d[5] (2671:2671:2671) (3048:3048:3048))
        (PORT d[6] (2694:2694:2694) (3066:3066:3066))
        (PORT d[7] (2040:2040:2040) (2404:2404:2404))
        (PORT d[8] (4258:4258:4258) (4906:4906:4906))
        (PORT d[9] (4150:4150:4150) (4696:4696:4696))
        (PORT d[10] (2727:2727:2727) (3130:3130:3130))
        (PORT d[11] (1783:1783:1783) (2094:2094:2094))
        (PORT d[12] (3166:3166:3166) (3694:3694:3694))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1346:1346:1346))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2147:2147:2147))
        (PORT d[1] (2111:2111:2111) (2450:2450:2450))
        (PORT d[2] (2638:2638:2638) (3003:3003:3003))
        (PORT d[3] (1249:1249:1249) (1468:1468:1468))
        (PORT d[4] (2252:2252:2252) (2620:2620:2620))
        (PORT d[5] (1824:1824:1824) (2137:2137:2137))
        (PORT d[6] (1723:1723:1723) (1950:1950:1950))
        (PORT d[7] (1482:1482:1482) (1741:1741:1741))
        (PORT d[8] (1347:1347:1347) (1578:1578:1578))
        (PORT d[9] (2292:2292:2292) (2611:2611:2611))
        (PORT d[10] (2177:2177:2177) (2565:2565:2565))
        (PORT d[11] (1774:1774:1774) (2019:2019:2019))
        (PORT d[12] (1595:1595:1595) (1860:1860:1860))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT stall (1548:1548:1548) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (3182:3182:3182))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5535:5535:5535) (6230:6230:6230))
        (PORT d[1] (2298:2298:2298) (2707:2707:2707))
        (PORT d[2] (2473:2473:2473) (2892:2892:2892))
        (PORT d[3] (3432:3432:3432) (3982:3982:3982))
        (PORT d[4] (2467:2467:2467) (2890:2890:2890))
        (PORT d[5] (3885:3885:3885) (4487:4487:4487))
        (PORT d[6] (4254:4254:4254) (4849:4849:4849))
        (PORT d[7] (3486:3486:3486) (4050:4050:4050))
        (PORT d[8] (5403:5403:5403) (6211:6211:6211))
        (PORT d[9] (5058:5058:5058) (5687:5687:5687))
        (PORT d[10] (2277:2277:2277) (2682:2682:2682))
        (PORT d[11] (2586:2586:2586) (3003:3003:3003))
        (PORT d[12] (4005:4005:4005) (4633:4633:4633))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1610:1610:1610))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2705:2705:2705))
        (PORT d[1] (3599:3599:3599) (4152:4152:4152))
        (PORT d[2] (4257:4257:4257) (4864:4864:4864))
        (PORT d[3] (1908:1908:1908) (2243:2243:2243))
        (PORT d[4] (3710:3710:3710) (4230:4230:4230))
        (PORT d[5] (4185:4185:4185) (4790:4790:4790))
        (PORT d[6] (2143:2143:2143) (2495:2495:2495))
        (PORT d[7] (1560:1560:1560) (1833:1833:1833))
        (PORT d[8] (1926:1926:1926) (2239:2239:2239))
        (PORT d[9] (2318:2318:2318) (2683:2683:2683))
        (PORT d[10] (1821:1821:1821) (2147:2147:2147))
        (PORT d[11] (4147:4147:4147) (4701:4701:4701))
        (PORT d[12] (2737:2737:2737) (3179:3179:3179))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT stall (2468:2468:2468) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1125:1125:1125))
        (PORT datab (730:730:730) (863:863:863))
        (PORT datac (925:925:925) (1080:1080:1080))
        (PORT datad (866:866:866) (1016:1016:1016))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (4363:4363:4363))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (5092:5092:5092))
        (PORT d[1] (3406:3406:3406) (4000:4000:4000))
        (PORT d[2] (2173:2173:2173) (2524:2524:2524))
        (PORT d[3] (2796:2796:2796) (3254:3254:3254))
        (PORT d[4] (1943:1943:1943) (2277:2277:2277))
        (PORT d[5] (3907:3907:3907) (4490:4490:4490))
        (PORT d[6] (3828:3828:3828) (4429:4429:4429))
        (PORT d[7] (1856:1856:1856) (2195:2195:2195))
        (PORT d[8] (4414:4414:4414) (5072:5072:5072))
        (PORT d[9] (6362:6362:6362) (7170:7170:7170))
        (PORT d[10] (3691:3691:3691) (4293:4293:4293))
        (PORT d[11] (3036:3036:3036) (3532:3532:3532))
        (PORT d[12] (3894:3894:3894) (4503:4503:4503))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1793:1793:1793))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2698:2698:2698))
        (PORT d[1] (3087:3087:3087) (3571:3571:3571))
        (PORT d[2] (4536:4536:4536) (5130:5130:5130))
        (PORT d[3] (1181:1181:1181) (1401:1401:1401))
        (PORT d[4] (1690:1690:1690) (1969:1969:1969))
        (PORT d[5] (1990:1990:1990) (2314:2314:2314))
        (PORT d[6] (3091:3091:3091) (3545:3545:3545))
        (PORT d[7] (1963:1963:1963) (2305:2305:2305))
        (PORT d[8] (1647:1647:1647) (1940:1940:1940))
        (PORT d[9] (1704:1704:1704) (2001:2001:2001))
        (PORT d[10] (2708:2708:2708) (3169:3169:3169))
        (PORT d[11] (1791:1791:1791) (2081:2081:2081))
        (PORT d[12] (1895:1895:1895) (2221:2221:2221))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT stall (1728:1728:1728) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (3211:3211:3211))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4712:4712:4712))
        (PORT d[1] (1794:1794:1794) (2112:2112:2112))
        (PORT d[2] (1881:1881:1881) (2203:2203:2203))
        (PORT d[3] (2388:2388:2388) (2790:2790:2790))
        (PORT d[4] (1134:1134:1134) (1327:1327:1327))
        (PORT d[5] (3998:3998:3998) (4585:4585:4585))
        (PORT d[6] (3188:3188:3188) (3662:3662:3662))
        (PORT d[7] (2976:2976:2976) (3483:3483:3483))
        (PORT d[8] (1790:1790:1790) (2046:2046:2046))
        (PORT d[9] (1646:1646:1646) (1878:1878:1878))
        (PORT d[10] (3448:3448:3448) (3971:3971:3971))
        (PORT d[11] (1901:1901:1901) (2233:2233:2233))
        (PORT d[12] (3721:3721:3721) (4325:4325:4325))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1259:1259:1259))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2257:2257:2257))
        (PORT d[1] (2413:2413:2413) (2787:2787:2787))
        (PORT d[2] (3518:3518:3518) (4029:4029:4029))
        (PORT d[3] (1422:1422:1422) (1695:1695:1695))
        (PORT d[4] (1550:1550:1550) (1753:1753:1753))
        (PORT d[5] (1795:1795:1795) (2094:2094:2094))
        (PORT d[6] (1786:1786:1786) (2111:2111:2111))
        (PORT d[7] (1150:1150:1150) (1356:1356:1356))
        (PORT d[8] (1388:1388:1388) (1631:1631:1631))
        (PORT d[9] (1561:1561:1561) (1803:1803:1803))
        (PORT d[10] (1427:1427:1427) (1655:1655:1655))
        (PORT d[11] (3456:3456:3456) (3914:3914:3914))
        (PORT d[12] (2542:2542:2542) (2947:2947:2947))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT stall (2377:2377:2377) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1355:1355:1355))
        (PORT datab (730:730:730) (862:862:862))
        (PORT datac (883:883:883) (1022:1022:1022))
        (PORT datad (868:868:868) (1019:1019:1019))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2965:2965:2965))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2933:2933:2933))
        (PORT d[1] (2073:2073:2073) (2413:2413:2413))
        (PORT d[2] (2334:2334:2334) (2732:2732:2732))
        (PORT d[3] (2349:2349:2349) (2734:2734:2734))
        (PORT d[4] (1997:1997:1997) (2347:2347:2347))
        (PORT d[5] (3970:3970:3970) (4585:4585:4585))
        (PORT d[6] (4471:4471:4471) (5202:5202:5202))
        (PORT d[7] (1832:1832:1832) (2169:2169:2169))
        (PORT d[8] (3792:3792:3792) (4338:4338:4338))
        (PORT d[9] (3255:3255:3255) (3770:3770:3770))
        (PORT d[10] (1387:1387:1387) (1641:1641:1641))
        (PORT d[11] (1799:1799:1799) (2132:2132:2132))
        (PORT d[12] (3301:3301:3301) (3825:3825:3825))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1416:1416:1416))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (3149:3149:3149))
        (PORT d[1] (2525:2525:2525) (2931:2931:2931))
        (PORT d[2] (1607:1607:1607) (1877:1877:1877))
        (PORT d[3] (2257:2257:2257) (2637:2637:2637))
        (PORT d[4] (2279:2279:2279) (2649:2649:2649))
        (PORT d[5] (2394:2394:2394) (2773:2773:2773))
        (PORT d[6] (1979:1979:1979) (2317:2317:2317))
        (PORT d[7] (2688:2688:2688) (3176:3176:3176))
        (PORT d[8] (2258:2258:2258) (2586:2586:2586))
        (PORT d[9] (1969:1969:1969) (2294:2294:2294))
        (PORT d[10] (2761:2761:2761) (3155:3155:3155))
        (PORT d[11] (3362:3362:3362) (3832:3832:3832))
        (PORT d[12] (2146:2146:2146) (2482:2482:2482))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT stall (2085:2085:2085) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (4105:4105:4105))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4513:4513:4513))
        (PORT d[1] (1565:1565:1565) (1841:1841:1841))
        (PORT d[2] (2243:2243:2243) (2629:2629:2629))
        (PORT d[3] (1231:1231:1231) (1428:1428:1428))
        (PORT d[4] (1929:1929:1929) (2249:2249:2249))
        (PORT d[5] (1456:1456:1456) (1667:1667:1667))
        (PORT d[6] (699:699:699) (821:821:821))
        (PORT d[7] (1547:1547:1547) (1818:1818:1818))
        (PORT d[8] (835:835:835) (967:967:967))
        (PORT d[9] (1717:1717:1717) (1981:1981:1981))
        (PORT d[10] (851:851:851) (992:992:992))
        (PORT d[11] (1494:1494:1494) (1758:1758:1758))
        (PORT d[12] (831:831:831) (965:965:965))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (989:989:989))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2873:2873:2873))
        (PORT d[1] (932:932:932) (1071:1071:1071))
        (PORT d[2] (1261:1261:1261) (1441:1441:1441))
        (PORT d[3] (734:734:734) (864:864:864))
        (PORT d[4] (941:941:941) (1081:1081:1081))
        (PORT d[5] (753:753:753) (865:865:865))
        (PORT d[6] (2038:2038:2038) (2390:2390:2390))
        (PORT d[7] (943:943:943) (1087:1087:1087))
        (PORT d[8] (1829:1829:1829) (2137:2137:2137))
        (PORT d[9] (1583:1583:1583) (1808:1808:1808))
        (PORT d[10] (1673:1673:1673) (1993:1993:1993))
        (PORT d[11] (846:846:846) (981:981:981))
        (PORT d[12] (2172:2172:2172) (2541:2541:2541))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT stall (1465:1465:1465) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1494:1494:1494))
        (PORT datab (582:582:582) (659:659:659))
        (PORT datac (709:709:709) (836:836:836))
        (PORT datad (876:876:876) (1028:1028:1028))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (216:216:216))
        (PORT datab (714:714:714) (830:830:830))
        (PORT datac (678:678:678) (807:807:807))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (3045:3045:3045))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3490:3490:3490))
        (PORT d[1] (2939:2939:2939) (3444:3444:3444))
        (PORT d[2] (3695:3695:3695) (4253:4253:4253))
        (PORT d[3] (1493:1493:1493) (1726:1726:1726))
        (PORT d[4] (2713:2713:2713) (3177:3177:3177))
        (PORT d[5] (1495:1495:1495) (1725:1725:1725))
        (PORT d[6] (5080:5080:5080) (5904:5904:5904))
        (PORT d[7] (1994:1994:1994) (2363:2363:2363))
        (PORT d[8] (3198:3198:3198) (3656:3656:3656))
        (PORT d[9] (1154:1154:1154) (1321:1321:1321))
        (PORT d[10] (1738:1738:1738) (2036:2036:2036))
        (PORT d[11] (1804:1804:1804) (2134:2134:2134))
        (PORT d[12] (1656:1656:1656) (1908:1908:1908))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1394:1394:1394))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (2014:2014:2014))
        (PORT d[1] (2140:2140:2140) (2454:2454:2454))
        (PORT d[2] (2172:2172:2172) (2521:2521:2521))
        (PORT d[3] (1816:1816:1816) (2127:2127:2127))
        (PORT d[4] (1932:1932:1932) (2263:2263:2263))
        (PORT d[5] (1224:1224:1224) (1389:1389:1389))
        (PORT d[6] (1429:1429:1429) (1695:1695:1695))
        (PORT d[7] (1798:1798:1798) (2122:2122:2122))
        (PORT d[8] (1940:1940:1940) (2244:2244:2244))
        (PORT d[9] (1378:1378:1378) (1589:1589:1589))
        (PORT d[10] (1647:1647:1647) (1965:1965:1965))
        (PORT d[11] (1266:1266:1266) (1448:1448:1448))
        (PORT d[12] (1885:1885:1885) (2195:2195:2195))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT stall (1607:1607:1607) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4586:4586:4586))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1905:1905:1905))
        (PORT d[1] (1969:1969:1969) (2326:2326:2326))
        (PORT d[2] (2081:2081:2081) (2410:2410:2410))
        (PORT d[3] (1575:1575:1575) (1829:1829:1829))
        (PORT d[4] (1724:1724:1724) (2018:2018:2018))
        (PORT d[5] (760:760:760) (879:879:879))
        (PORT d[6] (1044:1044:1044) (1208:1208:1208))
        (PORT d[7] (886:886:886) (1025:1025:1025))
        (PORT d[8] (1091:1091:1091) (1258:1258:1258))
        (PORT d[9] (1003:1003:1003) (1154:1154:1154))
        (PORT d[10] (1253:1253:1253) (1442:1442:1442))
        (PORT d[11] (909:909:909) (1049:1049:1049))
        (PORT d[12] (941:941:941) (1096:1096:1096))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (863:863:863))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (843:843:843) (979:979:979))
        (PORT d[1] (750:750:750) (871:871:871))
        (PORT d[2] (1435:1435:1435) (1641:1641:1641))
        (PORT d[3] (1377:1377:1377) (1629:1629:1629))
        (PORT d[4] (722:722:722) (829:829:829))
        (PORT d[5] (1963:1963:1963) (2291:2291:2291))
        (PORT d[6] (1401:1401:1401) (1651:1651:1651))
        (PORT d[7] (1626:1626:1626) (1907:1907:1907))
        (PORT d[8] (1290:1290:1290) (1502:1502:1502))
        (PORT d[9] (861:861:861) (992:992:992))
        (PORT d[10] (1492:1492:1492) (1745:1745:1745))
        (PORT d[11] (1451:1451:1451) (1648:1648:1648))
        (PORT d[12] (1029:1029:1029) (1184:1184:1184))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT stall (2170:2170:2170) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1071:1071:1071))
        (PORT datab (729:729:729) (862:862:862))
        (PORT datac (610:610:610) (702:702:702))
        (PORT datad (871:871:871) (1022:1022:1022))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (696:696:696) (812:812:812))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2454:2454:2454))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2377:2377:2377))
        (PORT d[1] (2210:2210:2210) (2590:2590:2590))
        (PORT d[2] (2585:2585:2585) (3048:3048:3048))
        (PORT d[3] (1892:1892:1892) (2217:2217:2217))
        (PORT d[4] (1622:1622:1622) (1909:1909:1909))
        (PORT d[5] (1995:1995:1995) (2262:2262:2262))
        (PORT d[6] (5004:5004:5004) (5834:5834:5834))
        (PORT d[7] (2513:2513:2513) (2954:2954:2954))
        (PORT d[8] (2408:2408:2408) (2721:2721:2721))
        (PORT d[9] (2365:2365:2365) (2710:2710:2710))
        (PORT d[10] (1184:1184:1184) (1386:1386:1386))
        (PORT d[11] (2281:2281:2281) (2694:2694:2694))
        (PORT d[12] (2440:2440:2440) (2819:2819:2819))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1375:1375:1375))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2751:2751:2751))
        (PORT d[1] (2524:2524:2524) (2946:2946:2946))
        (PORT d[2] (1173:1173:1173) (1351:1351:1351))
        (PORT d[3] (1831:1831:1831) (2164:2164:2164))
        (PORT d[4] (2337:2337:2337) (2735:2735:2735))
        (PORT d[5] (1926:1926:1926) (2176:2176:2176))
        (PORT d[6] (1392:1392:1392) (1641:1641:1641))
        (PORT d[7] (1872:1872:1872) (2197:2197:2197))
        (PORT d[8] (1990:1990:1990) (2250:2250:2250))
        (PORT d[9] (1931:1931:1931) (2242:2242:2242))
        (PORT d[10] (2243:2243:2243) (2571:2571:2571))
        (PORT d[11] (1846:1846:1846) (2087:2087:2087))
        (PORT d[12] (2375:2375:2375) (2768:2768:2768))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT stall (1802:1802:1802) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3051:3051:3051))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4526:4526:4526))
        (PORT d[1] (1454:1454:1454) (1740:1740:1740))
        (PORT d[2] (1551:1551:1551) (1833:1833:1833))
        (PORT d[3] (2200:2200:2200) (2573:2573:2573))
        (PORT d[4] (2686:2686:2686) (3105:3105:3105))
        (PORT d[5] (3974:3974:3974) (4556:4556:4556))
        (PORT d[6] (2999:2999:2999) (3446:3446:3446))
        (PORT d[7] (2787:2787:2787) (3269:3269:3269))
        (PORT d[8] (1990:1990:1990) (2279:2279:2279))
        (PORT d[9] (1838:1838:1838) (2098:2098:2098))
        (PORT d[10] (3250:3250:3250) (3738:3738:3738))
        (PORT d[11] (2207:2207:2207) (2562:2562:2562))
        (PORT d[12] (3546:3546:3546) (4122:4122:4122))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1519:1519:1519))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (2013:2013:2013))
        (PORT d[1] (3056:3056:3056) (3546:3546:3546))
        (PORT d[2] (3351:3351:3351) (3841:3841:3841))
        (PORT d[3] (1386:1386:1386) (1646:1646:1646))
        (PORT d[4] (3365:3365:3365) (3820:3820:3820))
        (PORT d[5] (2732:2732:2732) (3172:3172:3172))
        (PORT d[6] (1776:1776:1776) (2100:2100:2100))
        (PORT d[7] (1142:1142:1142) (1351:1351:1351))
        (PORT d[8] (1206:1206:1206) (1421:1421:1421))
        (PORT d[9] (1719:1719:1719) (1989:1989:1989))
        (PORT d[10] (1085:1085:1085) (1271:1271:1271))
        (PORT d[11] (3288:3288:3288) (3725:3725:3725))
        (PORT d[12] (2381:2381:2381) (2762:2762:2762))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT stall (2159:2159:2159) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1460:1460:1460))
        (PORT datab (741:741:741) (877:877:877))
        (PORT datac (1270:1270:1270) (1445:1445:1445))
        (PORT datad (750:750:750) (882:882:882))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (4569:4569:4569))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (4459:4459:4459))
        (PORT d[1] (1801:1801:1801) (2095:2095:2095))
        (PORT d[2] (1726:1726:1726) (2019:2019:2019))
        (PORT d[3] (2455:2455:2455) (2868:2868:2868))
        (PORT d[4] (2111:2111:2111) (2463:2463:2463))
        (PORT d[5] (4289:4289:4289) (4942:4942:4942))
        (PORT d[6] (5093:5093:5093) (5881:5881:5881))
        (PORT d[7] (1417:1417:1417) (1677:1677:1677))
        (PORT d[8] (1840:1840:1840) (2144:2144:2144))
        (PORT d[9] (3470:3470:3470) (4013:4013:4013))
        (PORT d[10] (2784:2784:2784) (3213:3213:3213))
        (PORT d[11] (1341:1341:1341) (1573:1573:1573))
        (PORT d[12] (2937:2937:2937) (3407:3407:3407))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1117:1117:1117))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (1054:1054:1054))
        (PORT d[1] (1311:1311:1311) (1478:1478:1478))
        (PORT d[2] (2719:2719:2719) (3146:3146:3146))
        (PORT d[3] (862:862:862) (1007:1007:1007))
        (PORT d[4] (1399:1399:1399) (1611:1611:1611))
        (PORT d[5] (1644:1644:1644) (1882:1882:1882))
        (PORT d[6] (2455:2455:2455) (2899:2899:2899))
        (PORT d[7] (1936:1936:1936) (2265:2265:2265))
        (PORT d[8] (1807:1807:1807) (2123:2123:2123))
        (PORT d[9] (1071:1071:1071) (1248:1248:1248))
        (PORT d[10] (1941:1941:1941) (2288:2288:2288))
        (PORT d[11] (1491:1491:1491) (1727:1727:1727))
        (PORT d[12] (1397:1397:1397) (1624:1624:1624))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT stall (1377:1377:1377) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3319:3319:3319))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2446:2446:2446))
        (PORT d[1] (1899:1899:1899) (2260:2260:2260))
        (PORT d[2] (2224:2224:2224) (2603:2603:2603))
        (PORT d[3] (2379:2379:2379) (2774:2774:2774))
        (PORT d[4] (1876:1876:1876) (2193:2193:2193))
        (PORT d[5] (2040:2040:2040) (2320:2320:2320))
        (PORT d[6] (2356:2356:2356) (2682:2682:2682))
        (PORT d[7] (1703:1703:1703) (2022:2022:2022))
        (PORT d[8] (3103:3103:3103) (3531:3531:3531))
        (PORT d[9] (3880:3880:3880) (4384:4384:4384))
        (PORT d[10] (1964:1964:1964) (2247:2247:2247))
        (PORT d[11] (1361:1361:1361) (1595:1595:1595))
        (PORT d[12] (2301:2301:2301) (2675:2675:2675))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1647:1647:1647))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1103:1103:1103))
        (PORT d[1] (2281:2281:2281) (2645:2645:2645))
        (PORT d[2] (2124:2124:2124) (2399:2399:2399))
        (PORT d[3] (1408:1408:1408) (1674:1674:1674))
        (PORT d[4] (1994:1994:1994) (2283:2283:2283))
        (PORT d[5] (2532:2532:2532) (2960:2960:2960))
        (PORT d[6] (1813:1813:1813) (2138:2138:2138))
        (PORT d[7] (1691:1691:1691) (1944:1944:1944))
        (PORT d[8] (1502:1502:1502) (1747:1747:1747))
        (PORT d[9] (2249:2249:2249) (2542:2542:2542))
        (PORT d[10] (1730:1730:1730) (2040:2040:2040))
        (PORT d[11] (2273:2273:2273) (2576:2576:2576))
        (PORT d[12] (2102:2102:2102) (2438:2438:2438))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT stall (2357:2357:2357) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1414:1414:1414))
        (PORT datab (728:728:728) (861:861:861))
        (PORT datac (1567:1567:1567) (1786:1786:1786))
        (PORT datad (873:873:873) (1024:1024:1024))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (437:437:437) (506:506:506))
        (PORT datac (678:678:678) (808:808:808))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (4210:4210:4210))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4569:4569:4569))
        (PORT d[1] (3315:3315:3315) (3865:3865:3865))
        (PORT d[2] (1755:1755:1755) (2066:2066:2066))
        (PORT d[3] (2923:2923:2923) (3396:3396:3396))
        (PORT d[4] (1740:1740:1740) (2042:2042:2042))
        (PORT d[5] (3730:3730:3730) (4301:4301:4301))
        (PORT d[6] (3867:3867:3867) (4438:4438:4438))
        (PORT d[7] (1582:1582:1582) (1858:1858:1858))
        (PORT d[8] (5404:5404:5404) (6220:6220:6220))
        (PORT d[9] (5380:5380:5380) (6069:6069:6069))
        (PORT d[10] (3643:3643:3643) (4199:4199:4199))
        (PORT d[11] (3130:3130:3130) (3622:3622:3622))
        (PORT d[12] (4088:4088:4088) (4742:4742:4742))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1526:1526:1526))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2754:2754:2754))
        (PORT d[1] (1929:1929:1929) (2235:2235:2235))
        (PORT d[2] (3787:3787:3787) (4325:4325:4325))
        (PORT d[3] (1273:1273:1273) (1492:1492:1492))
        (PORT d[4] (2269:2269:2269) (2648:2648:2648))
        (PORT d[5] (2321:2321:2321) (2703:2703:2703))
        (PORT d[6] (3412:3412:3412) (3889:3889:3889))
        (PORT d[7] (1546:1546:1546) (1823:1823:1823))
        (PORT d[8] (1578:1578:1578) (1846:1846:1846))
        (PORT d[9] (1795:1795:1795) (2098:2098:2098))
        (PORT d[10] (2947:2947:2947) (3445:3445:3445))
        (PORT d[11] (1702:1702:1702) (1979:1979:1979))
        (PORT d[12] (1794:1794:1794) (2111:2111:2111))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT stall (1475:1475:1475) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2935:2935:2935))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1520:1520:1520))
        (PORT d[1] (2005:2005:2005) (2367:2367:2367))
        (PORT d[2] (2085:2085:2085) (2442:2442:2442))
        (PORT d[3] (2734:2734:2734) (3180:3180:3180))
        (PORT d[4] (1309:1309:1309) (1526:1526:1526))
        (PORT d[5] (4526:4526:4526) (5190:5190:5190))
        (PORT d[6] (3393:3393:3393) (3910:3910:3910))
        (PORT d[7] (2266:2266:2266) (2683:2683:2683))
        (PORT d[8] (1929:1929:1929) (2193:2193:2193))
        (PORT d[9] (1265:1265:1265) (1439:1439:1439))
        (PORT d[10] (3978:3978:3978) (4585:4585:4585))
        (PORT d[11] (2271:2271:2271) (2666:2666:2666))
        (PORT d[12] (4108:4108:4108) (4770:4770:4770))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1607:1607:1607))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2839:2839:2839))
        (PORT d[1] (2259:2259:2259) (2617:2617:2617))
        (PORT d[2] (3927:3927:3927) (4500:4500:4500))
        (PORT d[3] (1800:1800:1800) (2116:2116:2116))
        (PORT d[4] (1728:1728:1728) (1959:1959:1959))
        (PORT d[5] (2438:2438:2438) (2820:2820:2820))
        (PORT d[6] (1338:1338:1338) (1568:1568:1568))
        (PORT d[7] (1695:1695:1695) (1983:1983:1983))
        (PORT d[8] (1906:1906:1906) (2219:2219:2219))
        (PORT d[9] (1710:1710:1710) (1961:1961:1961))
        (PORT d[10] (1073:1073:1073) (1255:1255:1255))
        (PORT d[11] (1782:1782:1782) (2001:2001:2001))
        (PORT d[12] (1273:1273:1273) (1435:1435:1435))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT stall (2122:2122:2122) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1412:1412:1412))
        (PORT datab (714:714:714) (851:851:851))
        (PORT datac (835:835:835) (975:975:975))
        (PORT datad (973:973:973) (1111:1111:1111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (4531:4531:4531))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (4075:4075:4075))
        (PORT d[1] (1610:1610:1610) (1914:1914:1914))
        (PORT d[2] (1839:1839:1839) (2164:2164:2164))
        (PORT d[3] (1461:1461:1461) (1709:1709:1709))
        (PORT d[4] (1559:1559:1559) (1830:1830:1830))
        (PORT d[5] (3212:3212:3212) (3667:3667:3667))
        (PORT d[6] (3395:3395:3395) (3872:3872:3872))
        (PORT d[7] (2777:2777:2777) (3246:3246:3246))
        (PORT d[8] (4144:4144:4144) (4757:4757:4757))
        (PORT d[9] (5096:5096:5096) (5779:5779:5779))
        (PORT d[10] (1342:1342:1342) (1546:1546:1546))
        (PORT d[11] (2472:2472:2472) (2866:2866:2866))
        (PORT d[12] (3853:3853:3853) (4477:4477:4477))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1432:1432:1432))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2767:2767:2767))
        (PORT d[1] (1872:1872:1872) (2166:2166:2166))
        (PORT d[2] (2312:2312:2312) (2641:2641:2641))
        (PORT d[3] (890:890:890) (1052:1052:1052))
        (PORT d[4] (1488:1488:1488) (1707:1707:1707))
        (PORT d[5] (1507:1507:1507) (1711:1711:1711))
        (PORT d[6] (1637:1637:1637) (1941:1941:1941))
        (PORT d[7] (1329:1329:1329) (1541:1541:1541))
        (PORT d[8] (1545:1545:1545) (1813:1813:1813))
        (PORT d[9] (1254:1254:1254) (1435:1435:1435))
        (PORT d[10] (1874:1874:1874) (2225:2225:2225))
        (PORT d[11] (1969:1969:1969) (2247:2247:2247))
        (PORT d[12] (1788:1788:1788) (2096:2096:2096))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT stall (1288:1288:1288) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4770:4770:4770))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (4238:4238:4238))
        (PORT d[1] (1639:1639:1639) (1915:1915:1915))
        (PORT d[2] (1549:1549:1549) (1824:1824:1824))
        (PORT d[3] (2261:2261:2261) (2647:2647:2647))
        (PORT d[4] (2966:2966:2966) (3461:3461:3461))
        (PORT d[5] (4717:4717:4717) (5444:5444:5444))
        (PORT d[6] (4899:4899:4899) (5659:5659:5659))
        (PORT d[7] (1429:1429:1429) (1692:1692:1692))
        (PORT d[8] (1512:1512:1512) (1773:1773:1773))
        (PORT d[9] (3301:3301:3301) (3822:3822:3822))
        (PORT d[10] (2605:2605:2605) (3008:3008:3008))
        (PORT d[11] (1215:1215:1215) (1432:1432:1432))
        (PORT d[12] (4172:4172:4172) (4802:4802:4802))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1372:1372:1372))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1238:1238:1238))
        (PORT d[1] (2272:2272:2272) (2624:2624:2624))
        (PORT d[2] (2696:2696:2696) (3121:3121:3121))
        (PORT d[3] (1539:1539:1539) (1814:1814:1814))
        (PORT d[4] (1427:1427:1427) (1651:1651:1651))
        (PORT d[5] (1665:1665:1665) (1906:1906:1906))
        (PORT d[6] (1624:1624:1624) (1905:1905:1905))
        (PORT d[7] (1754:1754:1754) (2068:2068:2068))
        (PORT d[8] (1627:1627:1627) (1919:1919:1919))
        (PORT d[9] (1055:1055:1055) (1241:1241:1241))
        (PORT d[10] (1767:1767:1767) (2090:2090:2090))
        (PORT d[11] (1575:1575:1575) (1851:1851:1851))
        (PORT d[12] (2108:2108:2108) (2423:2423:2423))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT stall (1163:1163:1163) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1002:1002:1002))
        (PORT datab (782:782:782) (906:906:906))
        (PORT datac (1434:1434:1434) (1648:1648:1648))
        (PORT datad (698:698:698) (823:823:823))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (893:893:893))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (676:676:676) (810:810:810))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (396:396:396))
        (PORT datab (346:346:346) (427:427:427))
        (PORT datac (586:586:586) (698:698:698))
        (PORT datad (621:621:621) (729:729:729))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4487:4487:4487))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (4098:4098:4098))
        (PORT d[1] (1433:1433:1433) (1710:1710:1710))
        (PORT d[2] (1870:1870:1870) (2202:2202:2202))
        (PORT d[3] (1446:1446:1446) (1687:1687:1687))
        (PORT d[4] (1567:1567:1567) (1838:1838:1838))
        (PORT d[5] (3367:3367:3367) (3835:3835:3835))
        (PORT d[6] (3756:3756:3756) (4290:4290:4290))
        (PORT d[7] (1344:1344:1344) (1587:1587:1587))
        (PORT d[8] (4222:4222:4222) (4859:4859:4859))
        (PORT d[9] (5100:5100:5100) (5771:5771:5771))
        (PORT d[10] (1498:1498:1498) (1725:1725:1725))
        (PORT d[11] (1244:1244:1244) (1458:1458:1458))
        (PORT d[12] (1232:1232:1232) (1436:1436:1436))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1171:1171:1171))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2943:2943:2943))
        (PORT d[1] (1883:1883:1883) (2176:2176:2176))
        (PORT d[2] (2323:2323:2323) (2650:2650:2650))
        (PORT d[3] (897:897:897) (1068:1068:1068))
        (PORT d[4] (1327:1327:1327) (1526:1526:1526))
        (PORT d[5] (1242:1242:1242) (1417:1417:1417))
        (PORT d[6] (1683:1683:1683) (1991:1991:1991))
        (PORT d[7] (1502:1502:1502) (1739:1739:1739))
        (PORT d[8] (1527:1527:1527) (1791:1791:1791))
        (PORT d[9] (1380:1380:1380) (1580:1580:1580))
        (PORT d[10] (1688:1688:1688) (2013:2013:2013))
        (PORT d[11] (2162:2162:2162) (2471:2471:2471))
        (PORT d[12] (1968:1968:1968) (2309:2309:2309))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT stall (1458:1458:1458) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3704:3704:3704))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2802:2802:2802))
        (PORT d[1] (1912:1912:1912) (2269:2269:2269))
        (PORT d[2] (2605:2605:2605) (3042:3042:3042))
        (PORT d[3] (2253:2253:2253) (2636:2636:2636))
        (PORT d[4] (2084:2084:2084) (2442:2442:2442))
        (PORT d[5] (1576:1576:1576) (1800:1800:1800))
        (PORT d[6] (2805:2805:2805) (3227:3227:3227))
        (PORT d[7] (2060:2060:2060) (2430:2430:2430))
        (PORT d[8] (3471:3471:3471) (3950:3950:3950))
        (PORT d[9] (4254:4254:4254) (4815:4815:4815))
        (PORT d[10] (2436:2436:2436) (2783:2783:2783))
        (PORT d[11] (1339:1339:1339) (1566:1566:1566))
        (PORT d[12] (1906:1906:1906) (2215:2215:2215))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1258:1258:1258))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1284:1284:1284))
        (PORT d[1] (2313:2313:2313) (2684:2684:2684))
        (PORT d[2] (1906:1906:1906) (2159:2159:2159))
        (PORT d[3] (1582:1582:1582) (1871:1871:1871))
        (PORT d[4] (1796:1796:1796) (2063:2063:2063))
        (PORT d[5] (2212:2212:2212) (2597:2597:2597))
        (PORT d[6] (2209:2209:2209) (2601:2601:2601))
        (PORT d[7] (1624:1624:1624) (1908:1908:1908))
        (PORT d[8] (1502:1502:1502) (1745:1745:1745))
        (PORT d[9] (2245:2245:2245) (2540:2540:2540))
        (PORT d[10] (1575:1575:1575) (1862:1862:1862))
        (PORT d[11] (1789:1789:1789) (2025:2025:2025))
        (PORT d[12] (1826:1826:1826) (2134:2134:2134))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT stall (2167:2167:2167) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (664:664:664))
        (PORT datab (873:873:873) (979:979:979))
        (PORT datac (554:554:554) (668:668:668))
        (PORT datad (1022:1022:1022) (1183:1183:1183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (4147:4147:4147))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (4485:4485:4485))
        (PORT d[1] (2839:2839:2839) (3344:3344:3344))
        (PORT d[2] (2259:2259:2259) (2641:2641:2641))
        (PORT d[3] (2242:2242:2242) (2619:2619:2619))
        (PORT d[4] (2801:2801:2801) (3261:3261:3261))
        (PORT d[5] (3325:3325:3325) (3837:3837:3837))
        (PORT d[6] (3208:3208:3208) (3714:3714:3714))
        (PORT d[7] (2181:2181:2181) (2558:2558:2558))
        (PORT d[8] (4419:4419:4419) (5080:5080:5080))
        (PORT d[9] (5572:5572:5572) (6286:6286:6286))
        (PORT d[10] (3267:3267:3267) (3783:3783:3783))
        (PORT d[11] (2322:2322:2322) (2712:2712:2712))
        (PORT d[12] (3355:3355:3355) (3891:3891:3891))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (2211:2211:2211))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1899:1899:1899))
        (PORT d[1] (2550:2550:2550) (2963:2963:2963))
        (PORT d[2] (4022:4022:4022) (4556:4556:4556))
        (PORT d[3] (1524:1524:1524) (1791:1791:1791))
        (PORT d[4] (2091:2091:2091) (2437:2437:2437))
        (PORT d[5] (2911:2911:2911) (3322:3322:3322))
        (PORT d[6] (2747:2747:2747) (3159:3159:3159))
        (PORT d[7] (1861:1861:1861) (2182:2182:2182))
        (PORT d[8] (1452:1452:1452) (1712:1712:1712))
        (PORT d[9] (2773:2773:2773) (3191:3191:3191))
        (PORT d[10] (1895:1895:1895) (2248:2248:2248))
        (PORT d[11] (2187:2187:2187) (2543:2543:2543))
        (PORT d[12] (1936:1936:1936) (2262:2262:2262))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT stall (2452:2452:2452) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2449:2449:2449))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (3143:3143:3143))
        (PORT d[1] (2592:2592:2592) (3048:3048:3048))
        (PORT d[2] (2685:2685:2685) (3156:3156:3156))
        (PORT d[3] (2149:2149:2149) (2524:2524:2524))
        (PORT d[4] (1709:1709:1709) (1992:1992:1992))
        (PORT d[5] (4586:4586:4586) (5282:5282:5282))
        (PORT d[6] (5476:5476:5476) (6375:6375:6375))
        (PORT d[7] (2610:2610:2610) (3087:3087:3087))
        (PORT d[8] (3222:3222:3222) (3664:3664:3664))
        (PORT d[9] (3093:3093:3093) (3537:3537:3537))
        (PORT d[10] (1667:1667:1667) (1966:1966:1966))
        (PORT d[11] (2272:2272:2272) (2687:2687:2687))
        (PORT d[12] (2551:2551:2551) (2945:2945:2945))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1864:1864:1864))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2559:2559:2559))
        (PORT d[1] (3092:3092:3092) (3584:3584:3584))
        (PORT d[2] (1852:1852:1852) (2160:2160:2160))
        (PORT d[3] (2386:2386:2386) (2814:2814:2814))
        (PORT d[4] (2587:2587:2587) (3035:3035:3035))
        (PORT d[5] (3140:3140:3140) (3617:3617:3617))
        (PORT d[6] (1886:1886:1886) (2200:2200:2200))
        (PORT d[7] (1987:1987:1987) (2344:2344:2344))
        (PORT d[8] (2005:2005:2005) (2356:2356:2356))
        (PORT d[9] (2687:2687:2687) (3134:3134:3134))
        (PORT d[10] (1551:1551:1551) (1832:1832:1832))
        (PORT d[11] (3316:3316:3316) (3763:3763:3763))
        (PORT d[12] (2838:2838:2838) (3305:3305:3305))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT stall (2059:2059:2059) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1594:1594:1594))
        (PORT datab (822:822:822) (974:974:974))
        (PORT datac (705:705:705) (837:837:837))
        (PORT datad (1485:1485:1485) (1740:1740:1740))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (347:347:347) (428:428:428))
        (PORT datac (542:542:542) (607:607:607))
        (PORT datad (575:575:575) (661:661:661))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2760:2760:2760))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2255:2255:2255))
        (PORT d[1] (2409:2409:2409) (2839:2839:2839))
        (PORT d[2] (2447:2447:2447) (2855:2855:2855))
        (PORT d[3] (2926:2926:2926) (3399:3399:3399))
        (PORT d[4] (1619:1619:1619) (1877:1877:1877))
        (PORT d[5] (4715:4715:4715) (5405:5405:5405))
        (PORT d[6] (2819:2819:2819) (3239:3239:3239))
        (PORT d[7] (2095:2095:2095) (2490:2490:2490))
        (PORT d[8] (1906:1906:1906) (2157:2157:2157))
        (PORT d[9] (1241:1241:1241) (1405:1405:1405))
        (PORT d[10] (2855:2855:2855) (3318:3318:3318))
        (PORT d[11] (2329:2329:2329) (2739:2739:2739))
        (PORT d[12] (1376:1376:1376) (1550:1550:1550))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (831:831:831) (874:874:874))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2700:2700:2700))
        (PORT d[1] (2442:2442:2442) (2831:2831:2831))
        (PORT d[2] (3050:3050:3050) (3510:3510:3510))
        (PORT d[3] (2235:2235:2235) (2638:2638:2638))
        (PORT d[4] (2071:2071:2071) (2345:2345:2345))
        (PORT d[5] (2636:2636:2636) (3045:3045:3045))
        (PORT d[6] (884:884:884) (1036:1036:1036))
        (PORT d[7] (2056:2056:2056) (2394:2394:2394))
        (PORT d[8] (1570:1570:1570) (1834:1834:1834))
        (PORT d[9] (1579:1579:1579) (1787:1787:1787))
        (PORT d[10] (1042:1042:1042) (1223:1223:1223))
        (PORT d[11] (2108:2108:2108) (2368:2368:2368))
        (PORT d[12] (895:895:895) (999:999:999))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT stall (2057:2057:2057) (1804:1804:1804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2296:2296:2296))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3503:3503:3503))
        (PORT d[1] (2845:2845:2845) (3336:3336:3336))
        (PORT d[2] (2876:2876:2876) (3378:3378:3378))
        (PORT d[3] (2332:2332:2332) (2733:2733:2733))
        (PORT d[4] (1760:1760:1760) (2060:2060:2060))
        (PORT d[5] (4759:4759:4759) (5479:5479:5479))
        (PORT d[6] (5727:5727:5727) (6648:6648:6648))
        (PORT d[7] (2757:2757:2757) (3253:3253:3253))
        (PORT d[8] (3178:3178:3178) (3620:3620:3620))
        (PORT d[9] (3274:3274:3274) (3742:3742:3742))
        (PORT d[10] (1804:1804:1804) (2114:2114:2114))
        (PORT d[11] (2343:2343:2343) (2758:2758:2758))
        (PORT d[12] (2746:2746:2746) (3169:3169:3169))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1650:1650:1650))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2287:2287:2287))
        (PORT d[1] (3265:3265:3265) (3780:3780:3780))
        (PORT d[2] (2041:2041:2041) (2378:2378:2378))
        (PORT d[3] (2728:2728:2728) (3213:3213:3213))
        (PORT d[4] (2585:2585:2585) (3039:3039:3039))
        (PORT d[5] (3142:3142:3142) (3609:3609:3609))
        (PORT d[6] (1576:1576:1576) (1847:1847:1847))
        (PORT d[7] (1987:1987:1987) (2347:2347:2347))
        (PORT d[8] (2191:2191:2191) (2571:2571:2571))
        (PORT d[9] (2860:2860:2860) (3333:3333:3333))
        (PORT d[10] (1371:1371:1371) (1628:1628:1628))
        (PORT d[11] (3482:3482:3482) (3952:3952:3952))
        (PORT d[12] (3026:3026:3026) (3524:3524:3524))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT stall (2047:2047:2047) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (858:858:858))
        (PORT datab (897:897:897) (1021:1021:1021))
        (PORT datac (751:751:751) (896:896:896))
        (PORT datad (1251:1251:1251) (1455:1455:1455))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2726:2726:2726))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1241:1241:1241))
        (PORT d[1] (2430:2430:2430) (2861:2861:2861))
        (PORT d[2] (2975:2975:2975) (3499:3499:3499))
        (PORT d[3] (2449:2449:2449) (2859:2859:2859))
        (PORT d[4] (2248:2248:2248) (2613:2613:2613))
        (PORT d[5] (2578:2578:2578) (2934:2934:2934))
        (PORT d[6] (1719:1719:1719) (1977:1977:1977))
        (PORT d[7] (3108:3108:3108) (3640:3640:3640))
        (PORT d[8] (2285:2285:2285) (2592:2592:2592))
        (PORT d[9] (1279:1279:1279) (1481:1481:1481))
        (PORT d[10] (1773:1773:1773) (2064:2064:2064))
        (PORT d[11] (2029:2029:2029) (2390:2390:2390))
        (PORT d[12] (1395:1395:1395) (1601:1601:1601))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1039:1039:1039))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1491:1491:1491))
        (PORT d[1] (2447:2447:2447) (2826:2826:2826))
        (PORT d[2] (994:994:994) (1148:1148:1148))
        (PORT d[3] (2269:2269:2269) (2692:2692:2692))
        (PORT d[4] (2094:2094:2094) (2446:2446:2446))
        (PORT d[5] (1775:1775:1775) (2009:2009:2009))
        (PORT d[6] (1563:1563:1563) (1834:1834:1834))
        (PORT d[7] (2398:2398:2398) (2801:2801:2801))
        (PORT d[8] (1826:1826:1826) (2072:2072:2072))
        (PORT d[9] (1716:1716:1716) (1986:1986:1986))
        (PORT d[10] (1448:1448:1448) (1643:1643:1643))
        (PORT d[11] (1397:1397:1397) (1590:1590:1590))
        (PORT d[12] (2043:2043:2043) (2394:2394:2394))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT stall (1395:1395:1395) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3562:3562:3562))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (3238:3238:3238))
        (PORT d[1] (2178:2178:2178) (2565:2565:2565))
        (PORT d[2] (1375:1375:1375) (1600:1600:1600))
        (PORT d[3] (2807:2807:2807) (3271:3271:3271))
        (PORT d[4] (1339:1339:1339) (1577:1577:1577))
        (PORT d[5] (2210:2210:2210) (2520:2520:2520))
        (PORT d[6] (2114:2114:2114) (2410:2410:2410))
        (PORT d[7] (1247:1247:1247) (1448:1448:1448))
        (PORT d[8] (3827:3827:3827) (4357:4357:4357))
        (PORT d[9] (4794:4794:4794) (5442:5442:5442))
        (PORT d[10] (1303:1303:1303) (1504:1504:1504))
        (PORT d[11] (1119:1119:1119) (1300:1300:1300))
        (PORT d[12] (1503:1503:1503) (1748:1748:1748))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1207:1207:1207))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (837:837:837))
        (PORT d[1] (2880:2880:2880) (3334:3334:3334))
        (PORT d[2] (1445:1445:1445) (1632:1632:1632))
        (PORT d[3] (1188:1188:1188) (1411:1411:1411))
        (PORT d[4] (1252:1252:1252) (1437:1437:1437))
        (PORT d[5] (2429:2429:2429) (2855:2855:2855))
        (PORT d[6] (2228:2228:2228) (2628:2628:2628))
        (PORT d[7] (1074:1074:1074) (1274:1274:1274))
        (PORT d[8] (1281:1281:1281) (1474:1474:1474))
        (PORT d[9] (1464:1464:1464) (1664:1664:1664))
        (PORT d[10] (1600:1600:1600) (1895:1895:1895))
        (PORT d[11] (1602:1602:1602) (1809:1809:1809))
        (PORT d[12] (2147:2147:2147) (2501:2501:2501))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT stall (2230:2230:2230) (1952:1952:1952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (937:937:937))
        (PORT datab (850:850:850) (978:978:978))
        (PORT datac (1327:1327:1327) (1497:1497:1497))
        (PORT datad (702:702:702) (825:825:825))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (3067:3067:3067))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3546:3546:3546))
        (PORT d[1] (1963:1963:1963) (2296:2296:2296))
        (PORT d[2] (2158:2158:2158) (2524:2524:2524))
        (PORT d[3] (2220:2220:2220) (2587:2587:2587))
        (PORT d[4] (2233:2233:2233) (2624:2624:2624))
        (PORT d[5] (4219:4219:4219) (4881:4881:4881))
        (PORT d[6] (4477:4477:4477) (5190:5190:5190))
        (PORT d[7] (1904:1904:1904) (2260:2260:2260))
        (PORT d[8] (3856:3856:3856) (4431:4431:4431))
        (PORT d[9] (3852:3852:3852) (4439:4439:4439))
        (PORT d[10] (1847:1847:1847) (2180:2180:2180))
        (PORT d[11] (2140:2140:2140) (2522:2522:2522))
        (PORT d[12] (2941:2941:2941) (3420:3420:3420))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1894:1894:1894))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3536:3536:3536))
        (PORT d[1] (2764:2764:2764) (3204:3204:3204))
        (PORT d[2] (2065:2065:2065) (2418:2418:2418))
        (PORT d[3] (1841:1841:1841) (2151:2151:2151))
        (PORT d[4] (1860:1860:1860) (2159:2159:2159))
        (PORT d[5] (1900:1900:1900) (2202:2202:2202))
        (PORT d[6] (2525:2525:2525) (2954:2954:2954))
        (PORT d[7] (2419:2419:2419) (2856:2856:2856))
        (PORT d[8] (2070:2070:2070) (2440:2440:2440))
        (PORT d[9] (2215:2215:2215) (2558:2558:2558))
        (PORT d[10] (2961:2961:2961) (3387:3387:3387))
        (PORT d[11] (3584:3584:3584) (4106:4106:4106))
        (PORT d[12] (2057:2057:2057) (2391:2391:2391))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT stall (1807:1807:1807) (1585:1585:1585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (4359:4359:4359))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3794:3794:3794))
        (PORT d[1] (1473:1473:1473) (1721:1721:1721))
        (PORT d[2] (2698:2698:2698) (3144:3144:3144))
        (PORT d[3] (2060:2060:2060) (2414:2414:2414))
        (PORT d[4] (2620:2620:2620) (3077:3077:3077))
        (PORT d[5] (4365:4365:4365) (5042:5042:5042))
        (PORT d[6] (4360:4360:4360) (5045:5045:5045))
        (PORT d[7] (1644:1644:1644) (1966:1966:1966))
        (PORT d[8] (1464:1464:1464) (1727:1727:1727))
        (PORT d[9] (4116:4116:4116) (4746:4746:4746))
        (PORT d[10] (2244:2244:2244) (2602:2602:2602))
        (PORT d[11] (1764:1764:1764) (2077:2077:2077))
        (PORT d[12] (3822:3822:3822) (4412:4412:4412))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1736:1736:1736))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (4011:4011:4011))
        (PORT d[1] (1928:1928:1928) (2239:2239:2239))
        (PORT d[2] (2326:2326:2326) (2698:2698:2698))
        (PORT d[3] (2818:2818:2818) (3275:3275:3275))
        (PORT d[4] (1454:1454:1454) (1688:1688:1688))
        (PORT d[5] (2274:2274:2274) (2640:2640:2640))
        (PORT d[6] (1487:1487:1487) (1755:1755:1755))
        (PORT d[7] (2639:2639:2639) (3114:3114:3114))
        (PORT d[8] (1761:1761:1761) (2028:2028:2028))
        (PORT d[9] (2237:2237:2237) (2599:2599:2599))
        (PORT d[10] (3309:3309:3309) (3778:3778:3778))
        (PORT d[11] (1968:1968:1968) (2232:2232:2232))
        (PORT d[12] (1764:1764:1764) (2039:2039:2039))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT stall (1557:1557:1557) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (926:926:926))
        (PORT datab (1291:1291:1291) (1518:1518:1518))
        (PORT datac (1180:1180:1180) (1357:1357:1357))
        (PORT datad (704:704:704) (828:828:828))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (3258:3258:3258))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3505:3505:3505))
        (PORT d[1] (2279:2279:2279) (2670:2670:2670))
        (PORT d[2] (1735:1735:1735) (2040:2040:2040))
        (PORT d[3] (2346:2346:2346) (2740:2740:2740))
        (PORT d[4] (1816:1816:1816) (2127:2127:2127))
        (PORT d[5] (2957:2957:2957) (3398:3398:3398))
        (PORT d[6] (2625:2625:2625) (3019:3019:3019))
        (PORT d[7] (2162:2162:2162) (2537:2537:2537))
        (PORT d[8] (2840:2840:2840) (3204:3204:3204))
        (PORT d[9] (2754:2754:2754) (3113:3113:3113))
        (PORT d[10] (2456:2456:2456) (2816:2816:2816))
        (PORT d[11] (1927:1927:1927) (2235:2235:2235))
        (PORT d[12] (2792:2792:2792) (3255:3255:3255))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1721:1721:1721))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1399:1399:1399))
        (PORT d[1] (2689:2689:2689) (3116:3116:3116))
        (PORT d[2] (3276:3276:3276) (3737:3737:3737))
        (PORT d[3] (2411:2411:2411) (2850:2850:2850))
        (PORT d[4] (2492:2492:2492) (2828:2828:2828))
        (PORT d[5] (2919:2919:2919) (3357:3357:3357))
        (PORT d[6] (1823:1823:1823) (2140:2140:2140))
        (PORT d[7] (1950:1950:1950) (2274:2274:2274))
        (PORT d[8] (1388:1388:1388) (1633:1633:1633))
        (PORT d[9] (1870:1870:1870) (2167:2167:2167))
        (PORT d[10] (1342:1342:1342) (1577:1577:1577))
        (PORT d[11] (2746:2746:2746) (3085:3085:3085))
        (PORT d[12] (1855:1855:1855) (2160:2160:2160))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT stall (2318:2318:2318) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (3217:3217:3217))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2750:2750:2750))
        (PORT d[1] (2599:2599:2599) (3063:3063:3063))
        (PORT d[2] (3067:3067:3067) (3546:3546:3546))
        (PORT d[3] (1555:1555:1555) (1800:1800:1800))
        (PORT d[4] (2127:2127:2127) (2485:2485:2485))
        (PORT d[5] (2926:2926:2926) (3348:3348:3348))
        (PORT d[6] (4547:4547:4547) (5304:5304:5304))
        (PORT d[7] (2721:2721:2721) (3188:3188:3188))
        (PORT d[8] (3021:3021:3021) (3443:3443:3443))
        (PORT d[9] (2816:2816:2816) (3248:3248:3248))
        (PORT d[10] (1375:1375:1375) (1618:1618:1618))
        (PORT d[11] (1644:1644:1644) (1949:1949:1949))
        (PORT d[12] (1508:1508:1508) (1727:1727:1727))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2042:2042:2042))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2056:2056:2056))
        (PORT d[1] (2712:2712:2712) (3148:3148:3148))
        (PORT d[2] (1824:1824:1824) (2129:2129:2129))
        (PORT d[3] (2233:2233:2233) (2601:2601:2601))
        (PORT d[4] (2308:2308:2308) (2691:2691:2691))
        (PORT d[5] (2235:2235:2235) (2546:2546:2546))
        (PORT d[6] (1245:1245:1245) (1472:1472:1472))
        (PORT d[7] (2149:2149:2149) (2530:2530:2530))
        (PORT d[8] (2413:2413:2413) (2764:2764:2764))
        (PORT d[9] (1767:1767:1767) (2040:2040:2040))
        (PORT d[10] (1580:1580:1580) (1800:1800:1800))
        (PORT d[11] (1452:1452:1452) (1650:1650:1650))
        (PORT d[12] (2494:2494:2494) (2915:2915:2915))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT stall (1492:1492:1492) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (929:929:929))
        (PORT datab (712:712:712) (839:839:839))
        (PORT datac (1308:1308:1308) (1530:1530:1530))
        (PORT datad (1179:1179:1179) (1315:1315:1315))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2837:2837:2837))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3559:3559:3559))
        (PORT d[1] (2576:2576:2576) (2981:2981:2981))
        (PORT d[2] (2690:2690:2690) (3135:3135:3135))
        (PORT d[3] (2878:2878:2878) (3336:3336:3336))
        (PORT d[4] (2441:2441:2441) (2869:2869:2869))
        (PORT d[5] (4184:4184:4184) (4836:4836:4836))
        (PORT d[6] (4365:4365:4365) (5055:5055:5055))
        (PORT d[7] (1662:1662:1662) (1979:1979:1979))
        (PORT d[8] (1481:1481:1481) (1740:1740:1740))
        (PORT d[9] (3952:3952:3952) (4564:4564:4564))
        (PORT d[10] (2046:2046:2046) (2376:2376:2376))
        (PORT d[11] (1603:1603:1603) (1907:1907:1907))
        (PORT d[12] (3032:3032:3032) (3519:3519:3519))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1585:1585:1585))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3991:3991:3991))
        (PORT d[1] (1909:1909:1909) (2215:2215:2215))
        (PORT d[2] (2161:2161:2161) (2510:2510:2510))
        (PORT d[3] (1722:1722:1722) (2019:2019:2019))
        (PORT d[4] (1458:1458:1458) (1690:1690:1690))
        (PORT d[5] (2271:2271:2271) (2634:2634:2634))
        (PORT d[6] (2527:2527:2527) (2951:2951:2951))
        (PORT d[7] (2481:2481:2481) (2935:2935:2935))
        (PORT d[8] (1728:1728:1728) (1987:1987:1987))
        (PORT d[9] (2057:2057:2057) (2391:2391:2391))
        (PORT d[10] (3333:3333:3333) (3814:3814:3814))
        (PORT d[11] (1830:1830:1830) (2083:2083:2083))
        (PORT d[12] (1755:1755:1755) (2030:2030:2030))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT stall (1556:1556:1556) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2286:2286:2286))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3517:3517:3517))
        (PORT d[1] (2760:2760:2760) (3236:3236:3236))
        (PORT d[2] (2724:2724:2724) (3197:3197:3197))
        (PORT d[3] (2335:2335:2335) (2738:2738:2738))
        (PORT d[4] (1762:1762:1762) (2060:2060:2060))
        (PORT d[5] (4747:4747:4747) (5466:5466:5466))
        (PORT d[6] (5733:5733:5733) (6659:6659:6659))
        (PORT d[7] (2610:2610:2610) (3083:3083:3083))
        (PORT d[8] (3133:3133:3133) (3571:3571:3571))
        (PORT d[9] (3243:3243:3243) (3699:3699:3699))
        (PORT d[10] (1805:1805:1805) (2116:2116:2116))
        (PORT d[11] (2410:2410:2410) (2847:2847:2847))
        (PORT d[12] (2572:2572:2572) (2971:2971:2971))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1817:1817:1817))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2580:2580:2580))
        (PORT d[1] (3251:3251:3251) (3763:3763:3763))
        (PORT d[2] (2033:2033:2033) (2370:2370:2370))
        (PORT d[3] (2581:2581:2581) (3049:3049:3049))
        (PORT d[4] (2729:2729:2729) (3193:3193:3193))
        (PORT d[5] (3137:3137:3137) (3614:3614:3614))
        (PORT d[6] (1574:1574:1574) (1843:1843:1843))
        (PORT d[7] (2119:2119:2119) (2486:2486:2486))
        (PORT d[8] (2210:2210:2210) (2592:2592:2592))
        (PORT d[9] (2833:2833:2833) (3296:3296:3296))
        (PORT d[10] (1558:1558:1558) (1840:1840:1840))
        (PORT d[11] (3333:3333:3333) (3789:3789:3789))
        (PORT d[12] (3013:3013:3013) (3504:3504:3504))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT stall (2004:2004:2004) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (938:938:938))
        (PORT datab (1010:1010:1010) (1171:1171:1171))
        (PORT datac (1263:1263:1263) (1479:1479:1479))
        (PORT datad (702:702:702) (825:825:825))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2269:2269:2269))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2866:2866:2866))
        (PORT d[1] (2445:2445:2445) (2877:2877:2877))
        (PORT d[2] (2367:2367:2367) (2783:2783:2783))
        (PORT d[3] (1938:1938:1938) (2276:2276:2276))
        (PORT d[4] (1838:1838:1838) (2145:2145:2145))
        (PORT d[5] (2831:2831:2831) (3195:3195:3195))
        (PORT d[6] (5083:5083:5083) (5934:5934:5934))
        (PORT d[7] (2427:2427:2427) (2864:2864:2864))
        (PORT d[8] (2727:2727:2727) (3077:3077:3077))
        (PORT d[9] (2254:2254:2254) (2587:2587:2587))
        (PORT d[10] (1204:1204:1204) (1424:1424:1424))
        (PORT d[11] (2639:2639:2639) (3096:3096:3096))
        (PORT d[12] (2175:2175:2175) (2515:2515:2515))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1608:1608:1608))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2292:2292:2292))
        (PORT d[1] (2507:2507:2507) (2916:2916:2916))
        (PORT d[2] (1420:1420:1420) (1646:1646:1646))
        (PORT d[3] (2427:2427:2427) (2875:2875:2875))
        (PORT d[4] (2706:2706:2706) (3155:3155:3155))
        (PORT d[5] (2618:2618:2618) (2943:2943:2943))
        (PORT d[6] (1454:1454:1454) (1687:1687:1687))
        (PORT d[7] (2277:2277:2277) (2673:2673:2673))
        (PORT d[8] (2556:2556:2556) (2902:2902:2902))
        (PORT d[9] (2263:2263:2263) (2638:2638:2638))
        (PORT d[10] (2288:2288:2288) (2619:2619:2619))
        (PORT d[11] (2613:2613:2613) (2930:2930:2930))
        (PORT d[12] (2152:2152:2152) (2527:2527:2527))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT stall (1998:1998:1998) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2754:2754:2754))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3301:3301:3301))
        (PORT d[1] (2684:2684:2684) (3163:3163:3163))
        (PORT d[2] (2536:2536:2536) (2980:2980:2980))
        (PORT d[3] (2455:2455:2455) (2862:2862:2862))
        (PORT d[4] (2418:2418:2418) (2813:2813:2813))
        (PORT d[5] (3248:3248:3248) (3678:3678:3678))
        (PORT d[6] (5441:5441:5441) (6343:6343:6343))
        (PORT d[7] (2594:2594:2594) (3061:3061:3061))
        (PORT d[8] (2977:2977:2977) (3389:3389:3389))
        (PORT d[9] (2004:2004:2004) (2276:2276:2276))
        (PORT d[10] (1707:1707:1707) (1999:1999:1999))
        (PORT d[11] (3151:3151:3151) (3668:3668:3668))
        (PORT d[12] (2529:2529:2529) (2919:2919:2919))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1650:1650:1650))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2911:2911:2911))
        (PORT d[1] (2842:2842:2842) (3293:3293:3293))
        (PORT d[2] (1957:1957:1957) (2270:2270:2270))
        (PORT d[3] (2747:2747:2747) (3237:3237:3237))
        (PORT d[4] (2715:2715:2715) (3165:3165:3165))
        (PORT d[5] (3157:3157:3157) (3551:3551:3551))
        (PORT d[6] (1822:1822:1822) (2109:2109:2109))
        (PORT d[7] (2325:2325:2325) (2738:2738:2738))
        (PORT d[8] (2198:2198:2198) (2583:2583:2583))
        (PORT d[9] (2840:2840:2840) (3306:3306:3306))
        (PORT d[10] (1273:1273:1273) (1499:1499:1499))
        (PORT d[11] (2375:2375:2375) (2713:2713:2713))
        (PORT d[12] (2131:2131:2131) (2501:2501:2501))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT stall (1573:1573:1573) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (925:925:925))
        (PORT datab (713:713:713) (840:840:840))
        (PORT datac (1106:1106:1106) (1289:1289:1289))
        (PORT datad (920:920:920) (1075:1075:1075))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (792:792:792))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (691:691:691) (812:812:812))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (791:791:791) (907:907:907))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (662:662:662) (769:769:769))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (624:624:624) (721:721:721))
        (PORT datad (624:624:624) (732:732:732))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (350:350:350))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (331:331:331) (403:403:403))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (443:443:443))
        (PORT datab (569:569:569) (680:680:680))
        (PORT datad (609:609:609) (695:695:695))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2423:2423:2423) (2775:2775:2775))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (522:522:522) (597:597:597))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (187:187:187))
        (PORT datab (476:476:476) (549:549:549))
        (PORT datad (437:437:437) (514:514:514))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (609:609:609) (710:710:710))
        (PORT datad (476:476:476) (558:558:558))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT asdata (4089:4089:4089) (4707:4707:4707))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2637:2637:2637))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (4107:4107:4107))
        (PORT d[1] (3280:3280:3280) (3850:3850:3850))
        (PORT d[2] (2131:2131:2131) (2506:2506:2506))
        (PORT d[3] (2593:2593:2593) (3019:3019:3019))
        (PORT d[4] (1586:1586:1586) (1834:1834:1834))
        (PORT d[5] (3766:3766:3766) (4261:4261:4261))
        (PORT d[6] (2388:2388:2388) (2749:2749:2749))
        (PORT d[7] (2045:2045:2045) (2427:2427:2427))
        (PORT d[8] (1465:1465:1465) (1716:1716:1716))
        (PORT d[9] (1289:1289:1289) (1466:1466:1466))
        (PORT d[10] (2346:2346:2346) (2736:2736:2736))
        (PORT d[11] (1972:1972:1972) (2324:2324:2324))
        (PORT d[12] (3244:3244:3244) (3730:3730:3730))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1217:1217:1217))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2447:2447:2447))
        (PORT d[1] (2865:2865:2865) (3318:3318:3318))
        (PORT d[2] (2687:2687:2687) (3109:3109:3109))
        (PORT d[3] (2466:2466:2466) (2914:2914:2914))
        (PORT d[4] (2661:2661:2661) (3093:3093:3093))
        (PORT d[5] (3243:3243:3243) (3726:3726:3726))
        (PORT d[6] (1327:1327:1327) (1548:1548:1548))
        (PORT d[7] (2093:2093:2093) (2453:2453:2453))
        (PORT d[8] (2516:2516:2516) (2933:2933:2933))
        (PORT d[9] (1385:1385:1385) (1567:1567:1567))
        (PORT d[10] (1641:1641:1641) (1925:1925:1925))
        (PORT d[11] (2920:2920:2920) (3327:3327:3327))
        (PORT d[12] (1264:1264:1264) (1418:1418:1418))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT stall (1985:1985:1985) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2820:2820:2820))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (6027:6027:6027))
        (PORT d[1] (2271:2271:2271) (2685:2685:2685))
        (PORT d[2] (2268:2268:2268) (2651:2651:2651))
        (PORT d[3] (3257:3257:3257) (3785:3785:3785))
        (PORT d[4] (2107:2107:2107) (2463:2463:2463))
        (PORT d[5] (3663:3663:3663) (4221:4221:4221))
        (PORT d[6] (4072:4072:4072) (4645:4645:4645))
        (PORT d[7] (3305:3305:3305) (3843:3843:3843))
        (PORT d[8] (1689:1689:1689) (1978:1978:1978))
        (PORT d[9] (4626:4626:4626) (5203:5203:5203))
        (PORT d[10] (2450:2450:2450) (2878:2878:2878))
        (PORT d[11] (2588:2588:2588) (3016:3016:3016))
        (PORT d[12] (3820:3820:3820) (4421:4421:4421))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1643:1643:1643))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2520:2520:2520))
        (PORT d[1] (3415:3415:3415) (3940:3940:3940))
        (PORT d[2] (4076:4076:4076) (4656:4656:4656))
        (PORT d[3] (1757:1757:1757) (2073:2073:2073))
        (PORT d[4] (3540:3540:3540) (4040:4040:4040))
        (PORT d[5] (3993:3993:3993) (4571:4571:4571))
        (PORT d[6] (1958:1958:1958) (2283:2283:2283))
        (PORT d[7] (1353:1353:1353) (1592:1592:1592))
        (PORT d[8] (1742:1742:1742) (2032:2032:2032))
        (PORT d[9] (1947:1947:1947) (2250:2250:2250))
        (PORT d[10] (1645:1645:1645) (1950:1950:1950))
        (PORT d[11] (3970:3970:3970) (4499:4499:4499))
        (PORT d[12] (2559:2559:2559) (2976:2976:2976))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT stall (2580:2580:2580) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (788:788:788))
        (PORT datab (1015:1015:1015) (1147:1147:1147))
        (PORT datac (456:456:456) (565:565:565))
        (PORT datad (1229:1229:1229) (1421:1421:1421))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2600:2600:2600))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (3309:3309:3309))
        (PORT d[1] (2591:2591:2591) (3048:3048:3048))
        (PORT d[2] (2505:2505:2505) (2947:2947:2947))
        (PORT d[3] (2151:2151:2151) (2529:2529:2529))
        (PORT d[4] (1565:1565:1565) (1833:1833:1833))
        (PORT d[5] (4566:4566:4566) (5258:5258:5258))
        (PORT d[6] (5510:5510:5510) (6398:6398:6398))
        (PORT d[7] (2629:2629:2629) (3105:3105:3105))
        (PORT d[8] (3231:3231:3231) (3681:3681:3681))
        (PORT d[9] (3082:3082:3082) (3525:3525:3525))
        (PORT d[10] (1625:1625:1625) (1913:1913:1913))
        (PORT d[11] (2273:2273:2273) (2684:2684:2684))
        (PORT d[12] (2544:2544:2544) (2943:2943:2943))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1715:1715:1715))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2370:2370:2370))
        (PORT d[1] (3059:3059:3059) (3543:3543:3543))
        (PORT d[2] (1822:1822:1822) (2123:2123:2123))
        (PORT d[3] (2399:2399:2399) (2840:2840:2840))
        (PORT d[4] (2587:2587:2587) (3042:3042:3042))
        (PORT d[5] (3154:3154:3154) (3631:3631:3631))
        (PORT d[6] (1764:1764:1764) (2060:2060:2060))
        (PORT d[7] (2131:2131:2131) (2508:2508:2508))
        (PORT d[8] (2024:2024:2024) (2383:2383:2383))
        (PORT d[9] (2641:2641:2641) (3074:3074:3074))
        (PORT d[10] (1379:1379:1379) (1638:1638:1638))
        (PORT d[11] (3297:3297:3297) (3740:3740:3740))
        (PORT d[12] (2829:2829:2829) (3295:3295:3295))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (2077:2077:2077) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (3104:3104:3104))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3151:3151:3151))
        (PORT d[1] (2405:2405:2405) (2800:2800:2800))
        (PORT d[2] (2175:2175:2175) (2553:2553:2553))
        (PORT d[3] (2353:2353:2353) (2736:2736:2736))
        (PORT d[4] (1853:1853:1853) (2183:2183:2183))
        (PORT d[5] (3822:3822:3822) (4422:4422:4422))
        (PORT d[6] (1833:1833:1833) (2135:2135:2135))
        (PORT d[7] (1658:1658:1658) (1966:1966:1966))
        (PORT d[8] (3783:3783:3783) (4333:4333:4333))
        (PORT d[9] (3441:3441:3441) (3986:3986:3986))
        (PORT d[10] (1712:1712:1712) (2004:2004:2004))
        (PORT d[11] (1780:1780:1780) (2103:2103:2103))
        (PORT d[12] (2729:2729:2729) (3182:3182:3182))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1876:1876:1876))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3536:3536:3536))
        (PORT d[1] (2533:2533:2533) (2938:2938:2938))
        (PORT d[2] (1783:1783:1783) (2078:2078:2078))
        (PORT d[3] (2266:2266:2266) (2647:2647:2647))
        (PORT d[4] (2459:2459:2459) (2859:2859:2859))
        (PORT d[5] (2089:2089:2089) (2417:2417:2417))
        (PORT d[6] (2131:2131:2131) (2493:2493:2493))
        (PORT d[7] (2659:2659:2659) (3141:3141:3141))
        (PORT d[8] (2248:2248:2248) (2576:2576:2576))
        (PORT d[9] (1723:1723:1723) (2014:2014:2014))
        (PORT d[10] (2791:2791:2791) (3190:3190:3190))
        (PORT d[11] (3367:3367:3367) (3836:3836:3836))
        (PORT d[12] (2319:2319:2319) (2682:2682:2682))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT stall (2069:2069:2069) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1642:1642:1642))
        (PORT datab (710:710:710) (857:857:857))
        (PORT datac (1549:1549:1549) (1774:1774:1774))
        (PORT datad (673:673:673) (795:795:795))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (520:520:520))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (729:729:729) (828:828:828))
        (PORT datad (700:700:700) (826:826:826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3492:3492:3492))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3572:3572:3572))
        (PORT d[1] (2589:2589:2589) (3004:3004:3004))
        (PORT d[2] (2850:2850:2850) (3317:3317:3317))
        (PORT d[3] (2700:2700:2700) (3133:3133:3133))
        (PORT d[4] (2242:2242:2242) (2633:2633:2633))
        (PORT d[5] (4199:4199:4199) (4854:4854:4854))
        (PORT d[6] (4080:4080:4080) (4731:4731:4731))
        (PORT d[7] (1634:1634:1634) (1937:1937:1937))
        (PORT d[8] (1499:1499:1499) (1759:1759:1759))
        (PORT d[9] (3916:3916:3916) (4522:4522:4522))
        (PORT d[10] (2063:2063:2063) (2398:2398:2398))
        (PORT d[11] (2411:2411:2411) (2823:2823:2823))
        (PORT d[12] (3802:3802:3802) (4388:4388:4388))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1579:1579:1579))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3812:3812:3812))
        (PORT d[1] (1871:1871:1871) (2174:2174:2174))
        (PORT d[2] (2141:2141:2141) (2486:2486:2486))
        (PORT d[3] (2646:2646:2646) (3081:3081:3081))
        (PORT d[4] (1445:1445:1445) (1673:1673:1673))
        (PORT d[5] (2097:2097:2097) (2438:2438:2438))
        (PORT d[6] (2515:2515:2515) (2935:2935:2935))
        (PORT d[7] (2472:2472:2472) (2925:2925:2925))
        (PORT d[8] (1571:1571:1571) (1807:1807:1807))
        (PORT d[9] (1889:1889:1889) (2204:2204:2204))
        (PORT d[10] (3143:3143:3143) (3595:3595:3595))
        (PORT d[11] (1958:1958:1958) (2220:2220:2220))
        (PORT d[12] (1583:1583:1583) (1832:1832:1832))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT stall (1539:1539:1539) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (3364:3364:3364))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (3320:3320:3320))
        (PORT d[1] (1772:1772:1772) (2076:2076:2076))
        (PORT d[2] (1917:1917:1917) (2253:2253:2253))
        (PORT d[3] (2056:2056:2056) (2398:2398:2398))
        (PORT d[4] (2195:2195:2195) (2573:2573:2573))
        (PORT d[5] (4339:4339:4339) (5020:5020:5020))
        (PORT d[6] (4454:4454:4454) (5164:5164:5164))
        (PORT d[7] (2084:2084:2084) (2472:2472:2472))
        (PORT d[8] (3837:3837:3837) (4411:4411:4411))
        (PORT d[9] (3415:3415:3415) (3944:3944:3944))
        (PORT d[10] (1625:1625:1625) (1919:1919:1919))
        (PORT d[11] (1990:1990:1990) (2350:2350:2350))
        (PORT d[12] (3127:3127:3127) (3633:3633:3633))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1895:1895:1895))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3364:3364:3364))
        (PORT d[1] (2581:2581:2581) (2998:2998:2998))
        (PORT d[2] (1872:1872:1872) (2196:2196:2196))
        (PORT d[3] (1669:1669:1669) (1960:1960:1960))
        (PORT d[4] (2034:2034:2034) (2353:2353:2353))
        (PORT d[5] (1899:1899:1899) (2204:2204:2204))
        (PORT d[6] (2324:2324:2324) (2710:2710:2710))
        (PORT d[7] (2583:2583:2583) (3032:3032:3032))
        (PORT d[8] (2892:2892:2892) (3324:3324:3324))
        (PORT d[9] (1947:1947:1947) (2266:2266:2266))
        (PORT d[10] (2779:2779:2779) (3185:3185:3185))
        (PORT d[11] (3553:3553:3553) (4068:4068:4068))
        (PORT d[12] (2038:2038:2038) (2371:2371:2371))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT stall (1813:1813:1813) (1593:1593:1593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1448:1448:1448))
        (PORT datab (1002:1002:1002) (1200:1200:1200))
        (PORT datac (824:824:824) (978:978:978))
        (PORT datad (1314:1314:1314) (1527:1527:1527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3857:3857:3857))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3902:3902:3902))
        (PORT d[1] (2838:2838:2838) (3330:3330:3330))
        (PORT d[2] (1893:1893:1893) (2214:2214:2214))
        (PORT d[3] (2217:2217:2217) (2587:2587:2587))
        (PORT d[4] (2442:2442:2442) (2848:2848:2848))
        (PORT d[5] (3117:3117:3117) (3597:3597:3597))
        (PORT d[6] (3027:3027:3027) (3509:3509:3509))
        (PORT d[7] (1998:1998:1998) (2339:2339:2339))
        (PORT d[8] (4654:4654:4654) (5352:5352:5352))
        (PORT d[9] (4823:4823:4823) (5442:5442:5442))
        (PORT d[10] (3119:3119:3119) (3609:3609:3609))
        (PORT d[11] (2559:2559:2559) (2964:2964:2964))
        (PORT d[12] (3346:3346:3346) (3884:3884:3884))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1635:1635:1635))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2146:2146:2146))
        (PORT d[1] (2344:2344:2344) (2720:2720:2720))
        (PORT d[2] (3021:3021:3021) (3434:3434:3434))
        (PORT d[3] (1641:1641:1641) (1940:1940:1940))
        (PORT d[4] (1918:1918:1918) (2248:2248:2248))
        (PORT d[5] (1938:1938:1938) (2265:2265:2265))
        (PORT d[6] (2874:2874:2874) (3282:3282:3282))
        (PORT d[7] (1658:1658:1658) (1944:1944:1944))
        (PORT d[8] (1213:1213:1213) (1428:1428:1428))
        (PORT d[9] (2384:2384:2384) (2741:2741:2741))
        (PORT d[10] (2256:2256:2256) (2663:2663:2663))
        (PORT d[11] (1913:1913:1913) (2225:2225:2225))
        (PORT d[12] (2026:2026:2026) (2365:2365:2365))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT stall (1557:1557:1557) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2605:2605:2605))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1817:1817:1817))
        (PORT d[1] (2090:2090:2090) (2477:2477:2477))
        (PORT d[2] (2414:2414:2414) (2855:2855:2855))
        (PORT d[3] (1889:1889:1889) (2204:2204:2204))
        (PORT d[4] (1574:1574:1574) (1852:1852:1852))
        (PORT d[5] (2585:2585:2585) (2925:2925:2925))
        (PORT d[6] (5192:5192:5192) (6047:6047:6047))
        (PORT d[7] (2582:2582:2582) (3047:3047:3047))
        (PORT d[8] (2440:2440:2440) (2762:2762:2762))
        (PORT d[9] (1475:1475:1475) (1706:1706:1706))
        (PORT d[10] (1173:1173:1173) (1371:1371:1371))
        (PORT d[11] (1830:1830:1830) (2154:2154:2154))
        (PORT d[12] (2446:2446:2446) (2826:2826:2826))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1532:1532:1532))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2750:2750:2750))
        (PORT d[1] (2112:2112:2112) (2447:2447:2447))
        (PORT d[2] (1603:1603:1603) (1882:1882:1882))
        (PORT d[3] (2028:2028:2028) (2390:2390:2390))
        (PORT d[4] (2239:2239:2239) (2606:2606:2606))
        (PORT d[5] (2080:2080:2080) (2356:2356:2356))
        (PORT d[6] (1471:1471:1471) (1729:1729:1729))
        (PORT d[7] (1717:1717:1717) (2028:2028:2028))
        (PORT d[8] (1548:1548:1548) (1759:1759:1759))
        (PORT d[9] (2123:2123:2123) (2466:2466:2466))
        (PORT d[10] (2314:2314:2314) (2654:2654:2654))
        (PORT d[11] (1709:1709:1709) (1931:1931:1931))
        (PORT d[12] (2509:2509:2509) (2943:2943:2943))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT stall (1474:1474:1474) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1559:1559:1559))
        (PORT datab (999:999:999) (1196:1196:1196))
        (PORT datac (828:828:828) (983:983:983))
        (PORT datad (1099:1099:1099) (1254:1254:1254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2690:2690:2690))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2530:2530:2530))
        (PORT d[1] (2212:2212:2212) (2612:2612:2612))
        (PORT d[2] (2720:2720:2720) (3156:3156:3156))
        (PORT d[3] (1873:1873:1873) (2203:2203:2203))
        (PORT d[4] (2237:2237:2237) (2607:2607:2607))
        (PORT d[5] (2532:2532:2532) (2893:2893:2893))
        (PORT d[6] (5005:5005:5005) (5820:5820:5820))
        (PORT d[7] (2152:2152:2152) (2541:2541:2541))
        (PORT d[8] (1436:1436:1436) (1681:1681:1681))
        (PORT d[9] (2505:2505:2505) (2857:2857:2857))
        (PORT d[10] (1431:1431:1431) (1687:1687:1687))
        (PORT d[11] (2284:2284:2284) (2700:2700:2700))
        (PORT d[12] (2386:2386:2386) (2726:2726:2726))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1764:1764:1764))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2457:2457:2457))
        (PORT d[1] (2511:2511:2511) (2914:2914:2914))
        (PORT d[2] (1624:1624:1624) (1899:1899:1899))
        (PORT d[3] (2058:2058:2058) (2410:2410:2410))
        (PORT d[4] (2137:2137:2137) (2500:2500:2500))
        (PORT d[5] (1707:1707:1707) (1937:1937:1937))
        (PORT d[6] (1600:1600:1600) (1882:1882:1882))
        (PORT d[7] (2016:2016:2016) (2391:2391:2391))
        (PORT d[8] (2218:2218:2218) (2542:2542:2542))
        (PORT d[9] (2330:2330:2330) (2721:2721:2721))
        (PORT d[10] (2338:2338:2338) (2652:2652:2652))
        (PORT d[11] (1787:1787:1787) (2035:2035:2035))
        (PORT d[12] (2142:2142:2142) (2514:2514:2514))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT stall (1916:1916:1916) (1687:1687:1687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2686:2686:2686))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1816:1816:1816))
        (PORT d[1] (2272:2272:2272) (2682:2682:2682))
        (PORT d[2] (2429:2429:2429) (2873:2873:2873))
        (PORT d[3] (1919:1919:1919) (2254:2254:2254))
        (PORT d[4] (1720:1720:1720) (2008:2008:2008))
        (PORT d[5] (2084:2084:2084) (2380:2380:2380))
        (PORT d[6] (4624:4624:4624) (5377:5377:5377))
        (PORT d[7] (2593:2593:2593) (3059:3059:3059))
        (PORT d[8] (2625:2625:2625) (2971:2971:2971))
        (PORT d[9] (2584:2584:2584) (2989:2989:2989))
        (PORT d[10] (1188:1188:1188) (1398:1398:1398))
        (PORT d[11] (2316:2316:2316) (2738:2738:2738))
        (PORT d[12] (2464:2464:2464) (2858:2858:2858))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1183:1183:1183))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2775:2775:2775))
        (PORT d[1] (2290:2290:2290) (2652:2652:2652))
        (PORT d[2] (1785:1785:1785) (2092:2092:2092))
        (PORT d[3] (2197:2197:2197) (2590:2590:2590))
        (PORT d[4] (2303:2303:2303) (2692:2692:2692))
        (PORT d[5] (1942:1942:1942) (2198:2198:2198))
        (PORT d[6] (1489:1489:1489) (1749:1749:1749))
        (PORT d[7] (2038:2038:2038) (2394:2394:2394))
        (PORT d[8] (1634:1634:1634) (1851:1851:1851))
        (PORT d[9] (1929:1929:1929) (2244:2244:2244))
        (PORT d[10] (2498:2498:2498) (2863:2863:2863))
        (PORT d[11] (1896:1896:1896) (2147:2147:2147))
        (PORT d[12] (2492:2492:2492) (2919:2919:2919))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT stall (1453:1453:1453) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (1015:1015:1015))
        (PORT datab (1021:1021:1021) (1167:1167:1167))
        (PORT datac (976:976:976) (1170:1170:1170))
        (PORT datad (989:989:989) (1139:1139:1139))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (928:928:928))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1023:1023:1023) (1204:1204:1204))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2899:2899:2899))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2874:2874:2874))
        (PORT d[1] (2593:2593:2593) (3057:3057:3057))
        (PORT d[2] (3210:3210:3210) (3702:3702:3702))
        (PORT d[3] (1406:1406:1406) (1632:1632:1632))
        (PORT d[4] (2125:2125:2125) (2483:2483:2483))
        (PORT d[5] (2909:2909:2909) (3327:3327:3327))
        (PORT d[6] (4667:4667:4667) (5431:5431:5431))
        (PORT d[7] (2708:2708:2708) (3168:3168:3168))
        (PORT d[8] (1549:1549:1549) (1806:1806:1806))
        (PORT d[9] (2664:2664:2664) (3081:3081:3081))
        (PORT d[10] (1217:1217:1217) (1437:1437:1437))
        (PORT d[11] (2482:2482:2482) (2925:2925:2925))
        (PORT d[12] (2582:2582:2582) (3012:3012:3012))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2023:2023:2023))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2042:2042:2042))
        (PORT d[1] (2707:2707:2707) (3135:3135:3135))
        (PORT d[2] (1802:1802:1802) (2101:2101:2101))
        (PORT d[3] (2223:2223:2223) (2597:2597:2597))
        (PORT d[4] (2473:2473:2473) (2881:2881:2881))
        (PORT d[5] (2049:2049:2049) (2332:2332:2332))
        (PORT d[6] (1401:1401:1401) (1647:1647:1647))
        (PORT d[7] (2096:2096:2096) (2471:2471:2471))
        (PORT d[8] (2422:2422:2422) (2776:2776:2776))
        (PORT d[9] (2117:2117:2117) (2471:2471:2471))
        (PORT d[10] (1953:1953:1953) (2219:2219:2219))
        (PORT d[11] (2241:2241:2241) (2545:2545:2545))
        (PORT d[12] (2306:2306:2306) (2698:2698:2698))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT stall (1699:1699:1699) (1497:1497:1497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2600:2600:2600))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (3295:3295:3295))
        (PORT d[1] (2660:2660:2660) (3134:3134:3134))
        (PORT d[2] (2669:2669:2669) (3130:3130:3130))
        (PORT d[3] (2149:2149:2149) (2523:2523:2523))
        (PORT d[4] (1584:1584:1584) (1857:1857:1857))
        (PORT d[5] (4725:4725:4725) (5439:5439:5439))
        (PORT d[6] (5457:5457:5457) (6352:6352:6352))
        (PORT d[7] (2484:2484:2484) (2949:2949:2949))
        (PORT d[8] (3094:3094:3094) (3525:3525:3525))
        (PORT d[9] (3094:3094:3094) (3539:3539:3539))
        (PORT d[10] (1639:1639:1639) (1930:1930:1930))
        (PORT d[11] (2411:2411:2411) (2832:2832:2832))
        (PORT d[12] (2406:2406:2406) (2786:2786:2786))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1887:1887:1887))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2371:2371:2371))
        (PORT d[1] (3073:3073:3073) (3559:3559:3559))
        (PORT d[2] (1845:1845:1845) (2152:2152:2152))
        (PORT d[3] (2232:2232:2232) (2622:2622:2622))
        (PORT d[4] (2720:2720:2720) (3181:3181:3181))
        (PORT d[5] (3148:3148:3148) (3624:3624:3624))
        (PORT d[6] (1766:1766:1766) (2065:2065:2065))
        (PORT d[7] (2107:2107:2107) (2478:2478:2478))
        (PORT d[8] (2189:2189:2189) (2567:2567:2567))
        (PORT d[9] (2666:2666:2666) (3105:3105:3105))
        (PORT d[10] (1538:1538:1538) (1818:1818:1818))
        (PORT d[11] (3136:3136:3136) (3562:3562:3562))
        (PORT d[12] (2827:2827:2827) (3290:3290:3290))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT stall (2083:2083:2083) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (1007:1007:1007))
        (PORT datab (1001:1001:1001) (1198:1198:1198))
        (PORT datac (1057:1057:1057) (1184:1184:1184))
        (PORT datad (1278:1278:1278) (1494:1494:1494))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (550:550:550) (637:637:637))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3849:3849:3849))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3716:3716:3716))
        (PORT d[1] (2464:2464:2464) (2907:2907:2907))
        (PORT d[2] (1886:1886:1886) (2206:2206:2206))
        (PORT d[3] (2216:2216:2216) (2586:2586:2586))
        (PORT d[4] (2457:2457:2457) (2869:2869:2869))
        (PORT d[5] (3359:3359:3359) (3820:3820:3820))
        (PORT d[6] (3140:3140:3140) (3635:3635:3635))
        (PORT d[7] (1997:1997:1997) (2338:2338:2338))
        (PORT d[8] (4492:4492:4492) (5167:5167:5167))
        (PORT d[9] (4668:4668:4668) (5269:5269:5269))
        (PORT d[10] (3127:3127:3127) (3617:3617:3617))
        (PORT d[11] (2407:2407:2407) (2795:2795:2795))
        (PORT d[12] (3356:3356:3356) (3896:3896:3896))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1611:1611:1611))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2140:2140:2140))
        (PORT d[1] (2349:2349:2349) (2729:2729:2729))
        (PORT d[2] (3047:3047:3047) (3472:3472:3472))
        (PORT d[3] (1924:1924:1924) (2259:2259:2259))
        (PORT d[4] (2095:2095:2095) (2449:2449:2449))
        (PORT d[5] (1945:1945:1945) (2273:2273:2273))
        (PORT d[6] (2864:2864:2864) (3270:3270:3270))
        (PORT d[7] (1336:1336:1336) (1576:1576:1576))
        (PORT d[8] (1214:1214:1214) (1429:1429:1429))
        (PORT d[9] (2393:2393:2393) (2754:2754:2754))
        (PORT d[10] (2232:2232:2232) (2629:2629:2629))
        (PORT d[11] (1717:1717:1717) (2005:2005:2005))
        (PORT d[12] (2012:2012:2012) (2346:2346:2346))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT stall (1523:1523:1523) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2860:2860:2860))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (4305:4305:4305))
        (PORT d[1] (3410:3410:3410) (3982:3982:3982))
        (PORT d[2] (3351:3351:3351) (3898:3898:3898))
        (PORT d[3] (2674:2674:2674) (3121:3121:3121))
        (PORT d[4] (2578:2578:2578) (2984:2984:2984))
        (PORT d[5] (3939:3939:3939) (4550:4550:4550))
        (PORT d[6] (3606:3606:3606) (4158:4158:4158))
        (PORT d[7] (2310:2310:2310) (2756:2756:2756))
        (PORT d[8] (3834:3834:3834) (4370:4370:4370))
        (PORT d[9] (3120:3120:3120) (3573:3573:3573))
        (PORT d[10] (2061:2061:2061) (2430:2430:2430))
        (PORT d[11] (3075:3075:3075) (3587:3587:3587))
        (PORT d[12] (3516:3516:3516) (4032:4032:4032))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1855:1855:1855))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (3145:3145:3145))
        (PORT d[1] (2510:2510:2510) (2914:2914:2914))
        (PORT d[2] (2600:2600:2600) (3017:3017:3017))
        (PORT d[3] (2211:2211:2211) (2598:2598:2598))
        (PORT d[4] (3161:3161:3161) (3700:3700:3700))
        (PORT d[5] (3466:3466:3466) (3982:3982:3982))
        (PORT d[6] (1530:1530:1530) (1776:1776:1776))
        (PORT d[7] (1894:1894:1894) (2230:2230:2230))
        (PORT d[8] (1992:1992:1992) (2339:2339:2339))
        (PORT d[9] (3443:3443:3443) (4004:4004:4004))
        (PORT d[10] (1365:1365:1365) (1617:1617:1617))
        (PORT d[11] (3320:3320:3320) (3771:3771:3771))
        (PORT d[12] (2919:2919:2919) (3410:3410:3410))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT stall (2028:2028:2028) (1789:1789:1789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1869:1869:1869))
        (PORT datab (687:687:687) (818:818:818))
        (PORT datac (691:691:691) (835:835:835))
        (PORT datad (1671:1671:1671) (1919:1919:1919))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (4172:4172:4172))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (5253:5253:5253))
        (PORT d[1] (1634:1634:1634) (1941:1941:1941))
        (PORT d[2] (2447:2447:2447) (2844:2844:2844))
        (PORT d[3] (2783:2783:2783) (3240:3240:3240))
        (PORT d[4] (1959:1959:1959) (2296:2296:2296))
        (PORT d[5] (4129:4129:4129) (4767:4767:4767))
        (PORT d[6] (5271:5271:5271) (6085:6085:6085))
        (PORT d[7] (1414:1414:1414) (1676:1676:1676))
        (PORT d[8] (1542:1542:1542) (1819:1819:1819))
        (PORT d[9] (3651:3651:3651) (4231:4231:4231))
        (PORT d[10] (4181:4181:4181) (4805:4805:4805))
        (PORT d[11] (1503:1503:1503) (1757:1757:1757))
        (PORT d[12] (2940:2940:2940) (3414:3414:3414))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1166:1166:1166))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (1030:1030:1030))
        (PORT d[1] (1306:1306:1306) (1490:1490:1490))
        (PORT d[2] (2903:2903:2903) (3356:3356:3356))
        (PORT d[3] (891:891:891) (1040:1040:1040))
        (PORT d[4] (1259:1259:1259) (1466:1466:1466))
        (PORT d[5] (1329:1329:1329) (1527:1527:1527))
        (PORT d[6] (2265:2265:2265) (2678:2678:2678))
        (PORT d[7] (1932:1932:1932) (2266:2266:2266))
        (PORT d[8] (1768:1768:1768) (2073:2073:2073))
        (PORT d[9] (1253:1253:1253) (1454:1454:1454))
        (PORT d[10] (2115:2115:2115) (2487:2487:2487))
        (PORT d[11] (1346:1346:1346) (1569:1569:1569))
        (PORT d[12] (1406:1406:1406) (1632:1632:1632))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT stall (1179:1179:1179) (1068:1068:1068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (4418:4418:4418))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4858:4858:4858) (5505:5505:5505))
        (PORT d[1] (3584:3584:3584) (4201:4201:4201))
        (PORT d[2] (1822:1822:1822) (2131:2131:2131))
        (PORT d[3] (2973:2973:2973) (3452:3452:3452))
        (PORT d[4] (2278:2278:2278) (2652:2652:2652))
        (PORT d[5] (4250:4250:4250) (4883:4883:4883))
        (PORT d[6] (4004:4004:4004) (4621:4621:4621))
        (PORT d[7] (2011:2011:2011) (2367:2367:2367))
        (PORT d[8] (4777:4777:4777) (5492:5492:5492))
        (PORT d[9] (6540:6540:6540) (7373:7373:7373))
        (PORT d[10] (3517:3517:3517) (4099:4099:4099))
        (PORT d[11] (3195:3195:3195) (3701:3701:3701))
        (PORT d[12] (4249:4249:4249) (4914:4914:4914))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1405:1405:1405))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2892:2892:2892))
        (PORT d[1] (3425:3425:3425) (3948:3948:3948))
        (PORT d[2] (4705:4705:4705) (5321:5321:5321))
        (PORT d[3] (1577:1577:1577) (1860:1860:1860))
        (PORT d[4] (1872:1872:1872) (2178:2178:2178))
        (PORT d[5] (2350:2350:2350) (2719:2719:2719))
        (PORT d[6] (3095:3095:3095) (3614:3614:3614))
        (PORT d[7] (1981:1981:1981) (2330:2330:2330))
        (PORT d[8] (1643:1643:1643) (1938:1938:1938))
        (PORT d[9] (1789:1789:1789) (2097:2097:2097))
        (PORT d[10] (2071:2071:2071) (2449:2449:2449))
        (PORT d[11] (1690:1690:1690) (1965:1965:1965))
        (PORT d[12] (1908:1908:1908) (2225:2225:2225))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT stall (1885:1885:1885) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1091:1091:1091))
        (PORT datab (710:710:710) (857:857:857))
        (PORT datac (1607:1607:1607) (1845:1845:1845))
        (PORT datad (673:673:673) (795:795:795))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (750:750:750) (881:881:881))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2477:2477:2477))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2597:2597:2597))
        (PORT d[1] (2457:2457:2457) (2901:2901:2901))
        (PORT d[2] (2385:2385:2385) (2788:2788:2788))
        (PORT d[3] (1956:1956:1956) (2298:2298:2298))
        (PORT d[4] (1693:1693:1693) (1977:1977:1977))
        (PORT d[5] (2639:2639:2639) (2967:2967:2967))
        (PORT d[6] (5086:5086:5086) (5934:5934:5934))
        (PORT d[7] (2390:2390:2390) (2814:2814:2814))
        (PORT d[8] (2656:2656:2656) (2982:2982:2982))
        (PORT d[9] (2419:2419:2419) (2779:2779:2779))
        (PORT d[10] (1391:1391:1391) (1642:1642:1642))
        (PORT d[11] (2468:2468:2468) (2906:2906:2906))
        (PORT d[12] (2193:2193:2193) (2536:2536:2536))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1716:1716:1716))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2269:2269:2269))
        (PORT d[1] (2513:2513:2513) (2917:2917:2917))
        (PORT d[2] (1590:1590:1590) (1846:1846:1846))
        (PORT d[3] (2402:2402:2402) (2841:2841:2841))
        (PORT d[4] (2526:2526:2526) (2950:2950:2950))
        (PORT d[5] (2576:2576:2576) (2896:2896:2896))
        (PORT d[6] (1485:1485:1485) (1728:1728:1728))
        (PORT d[7] (2110:2110:2110) (2488:2488:2488))
        (PORT d[8] (2418:2418:2418) (2747:2747:2747))
        (PORT d[9] (2241:2241:2241) (2597:2597:2597))
        (PORT d[10] (2413:2413:2413) (2754:2754:2754))
        (PORT d[11] (2493:2493:2493) (2801:2801:2801))
        (PORT d[12] (2087:2087:2087) (2440:2440:2440))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT stall (2031:2031:2031) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3678:3678:3678))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3881:3881:3881))
        (PORT d[1] (1793:1793:1793) (2124:2124:2124))
        (PORT d[2] (1665:1665:1665) (1966:1966:1966))
        (PORT d[3] (1590:1590:1590) (1850:1850:1850))
        (PORT d[4] (1402:1402:1402) (1657:1657:1657))
        (PORT d[5] (1481:1481:1481) (1697:1697:1697))
        (PORT d[6] (3199:3199:3199) (3646:3646:3646))
        (PORT d[7] (2594:2594:2594) (3040:3040:3040))
        (PORT d[8] (4057:4057:4057) (4678:4678:4678))
        (PORT d[9] (4924:4924:4924) (5578:5578:5578))
        (PORT d[10] (3110:3110:3110) (3571:3571:3571))
        (PORT d[11] (2464:2464:2464) (2861:2861:2861))
        (PORT d[12] (3674:3674:3674) (4272:4272:4272))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1395:1395:1395))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2559:2559:2559))
        (PORT d[1] (1877:1877:1877) (2167:2167:2167))
        (PORT d[2] (2136:2136:2136) (2438:2438:2438))
        (PORT d[3] (896:896:896) (1066:1066:1066))
        (PORT d[4] (2250:2250:2250) (2617:2617:2617))
        (PORT d[5] (1535:1535:1535) (1745:1745:1745))
        (PORT d[6] (1663:1663:1663) (1960:1960:1960))
        (PORT d[7] (1296:1296:1296) (1500:1500:1500))
        (PORT d[8] (1825:1825:1825) (2114:2114:2114))
        (PORT d[9] (1271:1271:1271) (1453:1453:1453))
        (PORT d[10] (1806:1806:1806) (2132:2132:2132))
        (PORT d[11] (1958:1958:1958) (2239:2239:2239))
        (PORT d[12] (1759:1759:1759) (2074:2074:2074))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT stall (1500:1500:1500) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1505:1505:1505))
        (PORT datab (715:715:715) (862:862:862))
        (PORT datac (953:953:953) (1085:1085:1085))
        (PORT datad (669:669:669) (791:791:791))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (4676:4676:4676))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3483:3483:3483))
        (PORT d[1] (3117:3117:3117) (3646:3646:3646))
        (PORT d[2] (3701:3701:3701) (4263:4263:4263))
        (PORT d[3] (1362:1362:1362) (1582:1582:1582))
        (PORT d[4] (2895:2895:2895) (3386:3386:3386))
        (PORT d[5] (1502:1502:1502) (1733:1733:1733))
        (PORT d[6] (5231:5231:5231) (6068:6068:6068))
        (PORT d[7] (1986:1986:1986) (2350:2350:2350))
        (PORT d[8] (3205:3205:3205) (3662:3662:3662))
        (PORT d[9] (3174:3174:3174) (3645:3645:3645))
        (PORT d[10] (1929:1929:1929) (2258:2258:2258))
        (PORT d[11] (1810:1810:1810) (2140:2140:2140))
        (PORT d[12] (1666:1666:1666) (1921:1921:1921))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1717:1717:1717))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2029:2029:2029))
        (PORT d[1] (2125:2125:2125) (2432:2432:2432))
        (PORT d[2] (2317:2317:2317) (2677:2677:2677))
        (PORT d[3] (1804:1804:1804) (2114:2114:2114))
        (PORT d[4] (1933:1933:1933) (2264:2264:2264))
        (PORT d[5] (1366:1366:1366) (1553:1553:1553))
        (PORT d[6] (1603:1603:1603) (1893:1893:1893))
        (PORT d[7] (1788:1788:1788) (2109:2109:2109))
        (PORT d[8] (1924:1924:1924) (2219:2219:2219))
        (PORT d[9] (1394:1394:1394) (1615:1615:1615))
        (PORT d[10] (1647:1647:1647) (1966:1966:1966))
        (PORT d[11] (1280:1280:1280) (1465:1465:1465))
        (PORT d[12] (1911:1911:1911) (2230:2230:2230))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT stall (1635:1635:1635) (1454:1454:1454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (4042:4042:4042))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2775:2775:2775))
        (PORT d[1] (2192:2192:2192) (2590:2590:2590))
        (PORT d[2] (2057:2057:2057) (2408:2408:2408))
        (PORT d[3] (2208:2208:2208) (2585:2585:2585))
        (PORT d[4] (1634:1634:1634) (1917:1917:1917))
        (PORT d[5] (2780:2780:2780) (3184:3184:3184))
        (PORT d[6] (2167:2167:2167) (2466:2466:2466))
        (PORT d[7] (1664:1664:1664) (1969:1969:1969))
        (PORT d[8] (3276:3276:3276) (3721:3721:3721))
        (PORT d[9] (3434:3434:3434) (3882:3882:3882))
        (PORT d[10] (2130:2130:2130) (2430:2430:2430))
        (PORT d[11] (1369:1369:1369) (1600:1600:1600))
        (PORT d[12] (2421:2421:2421) (2807:2807:2807))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1308:1308:1308))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1247:1247:1247))
        (PORT d[1] (2263:2263:2263) (2622:2622:2622))
        (PORT d[2] (2281:2281:2281) (2584:2584:2584))
        (PORT d[3] (2012:2012:2012) (2379:2379:2379))
        (PORT d[4] (2148:2148:2148) (2455:2455:2455))
        (PORT d[5] (2494:2494:2494) (2913:2913:2913))
        (PORT d[6] (1902:1902:1902) (2225:2225:2225))
        (PORT d[7] (1521:1521:1521) (1756:1756:1756))
        (PORT d[8] (1334:1334:1334) (1557:1557:1557))
        (PORT d[9] (2569:2569:2569) (2894:2894:2894))
        (PORT d[10] (1522:1522:1522) (1795:1795:1795))
        (PORT d[11] (2452:2452:2452) (2774:2774:2774))
        (PORT d[12] (1930:1930:1930) (2245:2245:2245))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT stall (2130:2130:2130) (1868:1868:1868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (874:874:874))
        (PORT datab (685:685:685) (816:816:816))
        (PORT datac (694:694:694) (839:839:839))
        (PORT datad (1851:1851:1851) (2152:2152:2152))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2405:2405:2405))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3492:3492:3492))
        (PORT d[1] (3018:3018:3018) (3540:3540:3540))
        (PORT d[2] (2840:2840:2840) (3329:3329:3329))
        (PORT d[3] (2491:2491:2491) (2911:2911:2911))
        (PORT d[4] (1934:1934:1934) (2250:2250:2250))
        (PORT d[5] (4766:4766:4766) (5487:5487:5487))
        (PORT d[6] (5635:5635:5635) (6553:6553:6553))
        (PORT d[7] (2470:2470:2470) (2926:2926:2926))
        (PORT d[8] (3312:3312:3312) (3776:3776:3776))
        (PORT d[9] (3591:3591:3591) (4101:4101:4101))
        (PORT d[10] (2022:2022:2022) (2383:2383:2383))
        (PORT d[11] (2541:2541:2541) (2981:2981:2981))
        (PORT d[12] (2886:2886:2886) (3320:3320:3320))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1617:1617:1617))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2473:2473:2473))
        (PORT d[1] (3274:3274:3274) (3789:3789:3789))
        (PORT d[2] (2202:2202:2202) (2550:2550:2550))
        (PORT d[3] (2752:2752:2752) (3243:3243:3243))
        (PORT d[4] (2578:2578:2578) (3031:3031:3031))
        (PORT d[5] (3139:3139:3139) (3609:3609:3609))
        (PORT d[6] (1396:1396:1396) (1639:1639:1639))
        (PORT d[7] (2106:2106:2106) (2480:2480:2480))
        (PORT d[8] (2350:2350:2350) (2746:2746:2746))
        (PORT d[9] (2869:2869:2869) (3342:3342:3342))
        (PORT d[10] (1346:1346:1346) (1591:1591:1591))
        (PORT d[11] (3513:3513:3513) (3991:3991:3991))
        (PORT d[12] (3000:3000:3000) (3483:3483:3483))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT stall (2065:2065:2065) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2243:2243:2243))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3733:3733:3733))
        (PORT d[1] (3032:3032:3032) (3560:3560:3560))
        (PORT d[2] (2904:2904:2904) (3403:3403:3403))
        (PORT d[3] (2513:2513:2513) (2939:2939:2939))
        (PORT d[4] (1931:1931:1931) (2248:2248:2248))
        (PORT d[5] (4950:4950:4950) (5696:5696:5696))
        (PORT d[6] (2208:2208:2208) (2577:2577:2577))
        (PORT d[7] (2437:2437:2437) (2888:2888:2888))
        (PORT d[8] (3305:3305:3305) (3765:3765:3765))
        (PORT d[9] (3445:3445:3445) (3933:3933:3933))
        (PORT d[10] (1968:1968:1968) (2297:2297:2297))
        (PORT d[11] (2538:2538:2538) (2975:2975:2975))
        (PORT d[12] (2898:2898:2898) (3333:3333:3333))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1625:1625:1625))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2495:2495:2495))
        (PORT d[1] (3438:3438:3438) (3974:3974:3974))
        (PORT d[2] (2221:2221:2221) (2581:2581:2581))
        (PORT d[3] (2755:2755:2755) (3245:3245:3245))
        (PORT d[4] (2779:2779:2779) (3262:3262:3262))
        (PORT d[5] (2961:2961:2961) (3404:3404:3404))
        (PORT d[6] (1385:1385:1385) (1625:1625:1625))
        (PORT d[7] (2128:2128:2128) (2510:2510:2510))
        (PORT d[8] (2371:2371:2371) (2774:2774:2774))
        (PORT d[9] (3012:3012:3012) (3499:3499:3499))
        (PORT d[10] (1505:1505:1505) (1770:1770:1770))
        (PORT d[11] (3668:3668:3668) (4161:4161:4161))
        (PORT d[12] (2550:2550:2550) (2983:2983:2983))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT stall (1848:1848:1848) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1458:1458:1458))
        (PORT datab (686:686:686) (817:817:817))
        (PORT datac (692:692:692) (837:837:837))
        (PORT datad (1252:1252:1252) (1450:1450:1450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (4079:4079:4079))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (4277:4277:4277))
        (PORT d[1] (2667:2667:2667) (3148:3148:3148))
        (PORT d[2] (2085:2085:2085) (2444:2444:2444))
        (PORT d[3] (2240:2240:2240) (2614:2614:2614))
        (PORT d[4] (2778:2778:2778) (3233:3233:3233))
        (PORT d[5] (3486:3486:3486) (4014:4014:4014))
        (PORT d[6] (3586:3586:3586) (4136:4136:4136))
        (PORT d[7] (1832:1832:1832) (2161:2161:2161))
        (PORT d[8] (4249:4249:4249) (4889:4889:4889))
        (PORT d[9] (5183:5183:5183) (5826:5826:5826))
        (PORT d[10] (3341:3341:3341) (3863:3863:3863))
        (PORT d[11] (2130:2130:2130) (2490:2490:2490))
        (PORT d[12] (3173:3173:3173) (3686:3686:3686))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1792:1792:1792))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1683:1683:1683))
        (PORT d[1] (2370:2370:2370) (2759:2759:2759))
        (PORT d[2] (3713:3713:3713) (4199:4199:4199))
        (PORT d[3] (1404:1404:1404) (1666:1666:1666))
        (PORT d[4] (1912:1912:1912) (2233:2233:2233))
        (PORT d[5] (2726:2726:2726) (3116:3116:3116))
        (PORT d[6] (2729:2729:2729) (3127:3127:3127))
        (PORT d[7] (1953:1953:1953) (2290:2290:2290))
        (PORT d[8] (1785:1785:1785) (2089:2089:2089))
        (PORT d[9] (2563:2563:2563) (2954:2954:2954))
        (PORT d[10] (1831:1831:1831) (2178:2178:2178))
        (PORT d[11] (2004:2004:2004) (2334:2334:2334))
        (PORT d[12] (1929:1929:1929) (2254:2254:2254))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT stall (2268:2268:2268) (1982:1982:1982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2505:2505:2505))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (4487:4487:4487))
        (PORT d[1] (3763:3763:3763) (4397:4397:4397))
        (PORT d[2] (3552:3552:3552) (4118:4118:4118))
        (PORT d[3] (3046:3046:3046) (3552:3552:3552))
        (PORT d[4] (2622:2622:2622) (3030:3030:3030))
        (PORT d[5] (3907:3907:3907) (4513:4513:4513))
        (PORT d[6] (3580:3580:3580) (4125:4125:4125))
        (PORT d[7] (2094:2094:2094) (2484:2484:2484))
        (PORT d[8] (3373:3373:3373) (3858:3858:3858))
        (PORT d[9] (3488:3488:3488) (4001:4001:4001))
        (PORT d[10] (2070:2070:2070) (2433:2433:2433))
        (PORT d[11] (3243:3243:3243) (3772:3772:3772))
        (PORT d[12] (3847:3847:3847) (4405:4405:4405))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1647:1647:1647))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3350:3350:3350))
        (PORT d[1] (2901:2901:2901) (3372:3372:3372))
        (PORT d[2] (2942:2942:2942) (3405:3405:3405))
        (PORT d[3] (2008:2008:2008) (2375:2375:2375))
        (PORT d[4] (3330:3330:3330) (3896:3896:3896))
        (PORT d[5] (3657:3657:3657) (4196:4196:4196))
        (PORT d[6] (1693:1693:1693) (1960:1960:1960))
        (PORT d[7] (2090:2090:2090) (2450:2450:2450))
        (PORT d[8] (1962:1962:1962) (2299:2299:2299))
        (PORT d[9] (2271:2271:2271) (2635:2635:2635))
        (PORT d[10] (1320:1320:1320) (1554:1554:1554))
        (PORT d[11] (3698:3698:3698) (4205:4205:4205))
        (PORT d[12] (1906:1906:1906) (2201:2201:2201))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT stall (2252:2252:2252) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1879:1879:1879))
        (PORT datab (714:714:714) (861:861:861))
        (PORT datac (1026:1026:1026) (1202:1202:1202))
        (PORT datad (670:670:670) (791:791:791))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2644:2644:2644))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2398:2398:2398))
        (PORT d[1] (2508:2508:2508) (2929:2929:2929))
        (PORT d[2] (2557:2557:2557) (3017:3017:3017))
        (PORT d[3] (1727:1727:1727) (2033:2033:2033))
        (PORT d[4] (1740:1740:1740) (2034:2034:2034))
        (PORT d[5] (1884:1884:1884) (2149:2149:2149))
        (PORT d[6] (5024:5024:5024) (5856:5856:5856))
        (PORT d[7] (2416:2416:2416) (2860:2860:2860))
        (PORT d[8] (2251:2251:2251) (2548:2548:2548))
        (PORT d[9] (2553:2553:2553) (2924:2924:2924))
        (PORT d[10] (1024:1024:1024) (1215:1215:1215))
        (PORT d[11] (2283:2283:2283) (2700:2700:2700))
        (PORT d[12] (2439:2439:2439) (2817:2817:2817))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1532:1532:1532))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2548:2548:2548))
        (PORT d[1] (2362:2362:2362) (2758:2758:2758))
        (PORT d[2] (1613:1613:1613) (1896:1896:1896))
        (PORT d[3] (2009:2009:2009) (2373:2373:2373))
        (PORT d[4] (2156:2156:2156) (2528:2528:2528))
        (PORT d[5] (1751:1751:1751) (1978:1978:1978))
        (PORT d[6] (1391:1391:1391) (1638:1638:1638))
        (PORT d[7] (1717:1717:1717) (2029:2029:2029))
        (PORT d[8] (2007:2007:2007) (2269:2269:2269))
        (PORT d[9] (1911:1911:1911) (2222:2222:2222))
        (PORT d[10] (2313:2313:2313) (2653:2653:2653))
        (PORT d[11] (2043:2043:2043) (2310:2310:2310))
        (PORT d[12] (2317:2317:2317) (2720:2720:2720))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT stall (1692:1692:1692) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2664:2664:2664))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1829:1829:1829))
        (PORT d[1] (2086:2086:2086) (2473:2473:2473))
        (PORT d[2] (2387:2387:2387) (2827:2827:2827))
        (PORT d[3] (1737:1737:1737) (2043:2043:2043))
        (PORT d[4] (1881:1881:1881) (2196:2196:2196))
        (PORT d[5] (2075:2075:2075) (2370:2370:2370))
        (PORT d[6] (5353:5353:5353) (6232:6232:6232))
        (PORT d[7] (2586:2586:2586) (3051:3051:3051))
        (PORT d[8] (2090:2090:2090) (2363:2363:2363))
        (PORT d[9] (2389:2389:2389) (2761:2761:2761))
        (PORT d[10] (1195:1195:1195) (1409:1409:1409))
        (PORT d[11] (1991:1991:1991) (2339:2339:2339))
        (PORT d[12] (2434:2434:2434) (2807:2807:2807))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1475:1475:1475))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2752:2752:2752))
        (PORT d[1] (2260:2260:2260) (2616:2616:2616))
        (PORT d[2] (1779:1779:1779) (2086:2086:2086))
        (PORT d[3] (2046:2046:2046) (2413:2413:2413))
        (PORT d[4] (2325:2325:2325) (2716:2716:2716))
        (PORT d[5] (1930:1930:1930) (2182:2182:2182))
        (PORT d[6] (1495:1495:1495) (1761:1761:1761))
        (PORT d[7] (1852:1852:1852) (2174:2174:2174))
        (PORT d[8] (1651:1651:1651) (1870:1870:1870))
        (PORT d[9] (1937:1937:1937) (2251:2251:2251))
        (PORT d[10] (1599:1599:1599) (1882:1882:1882))
        (PORT d[11] (1661:1661:1661) (1880:1880:1880))
        (PORT d[12] (2493:2493:2493) (2918:2918:2918))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT stall (1473:1473:1473) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1194:1194:1194))
        (PORT datab (752:752:752) (889:889:889))
        (PORT datac (1141:1141:1141) (1315:1315:1315))
        (PORT datad (995:995:995) (1153:1153:1153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (3057:3057:3057))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2892:2892:2892))
        (PORT d[1] (1932:1932:1932) (2258:2258:2258))
        (PORT d[2] (2088:2088:2088) (2443:2443:2443))
        (PORT d[3] (1813:1813:1813) (2111:2111:2111))
        (PORT d[4] (2020:2020:2020) (2373:2373:2373))
        (PORT d[5] (3876:3876:3876) (4464:4464:4464))
        (PORT d[6] (4565:4565:4565) (5294:5294:5294))
        (PORT d[7] (1818:1818:1818) (2150:2150:2150))
        (PORT d[8] (3718:3718:3718) (4245:4245:4245))
        (PORT d[9] (3343:3343:3343) (3864:3864:3864))
        (PORT d[10] (1388:1388:1388) (1632:1632:1632))
        (PORT d[11] (2186:2186:2186) (2564:2564:2564))
        (PORT d[12] (3072:3072:3072) (3565:3565:3565))
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1734:1734:1734))
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2981:2981:2981))
        (PORT d[1] (2347:2347:2347) (2725:2725:2725))
        (PORT d[2] (1627:1627:1627) (1895:1895:1895))
        (PORT d[3] (1693:1693:1693) (1980:1980:1980))
        (PORT d[4] (2039:2039:2039) (2366:2366:2366))
        (PORT d[5] (1918:1918:1918) (2231:2231:2231))
        (PORT d[6] (1705:1705:1705) (2007:2007:2007))
        (PORT d[7] (2678:2678:2678) (3160:3160:3160))
        (PORT d[8] (2878:2878:2878) (3316:3316:3316))
        (PORT d[9] (2250:2250:2250) (2613:2613:2613))
        (PORT d[10] (2279:2279:2279) (2610:2610:2610))
        (PORT d[11] (3537:3537:3537) (4028:4028:4028))
        (PORT d[12] (1900:1900:1900) (2186:2186:2186))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
        (PORT stall (2043:2043:2043) (1793:1793:1793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (4615:4615:4615))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (888:888:888))
        (PORT d[1] (2059:2059:2059) (2431:2431:2431))
        (PORT d[2] (716:716:716) (835:835:835))
        (PORT d[3] (859:859:859) (990:990:990))
        (PORT d[4] (803:803:803) (939:939:939))
        (PORT d[5] (1535:1535:1535) (1752:1752:1752))
        (PORT d[6] (1395:1395:1395) (1603:1603:1603))
        (PORT d[7] (1065:1065:1065) (1226:1226:1226))
        (PORT d[8] (1286:1286:1286) (1463:1463:1463))
        (PORT d[9] (921:921:921) (1067:1067:1067))
        (PORT d[10] (2140:2140:2140) (2489:2489:2489))
        (PORT d[11] (2563:2563:2563) (3000:3000:3000))
        (PORT d[12] (1900:1900:1900) (2170:2170:2170))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (822:822:822) (894:894:894))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2228:2228:2228))
        (PORT d[1] (2398:2398:2398) (2770:2770:2770))
        (PORT d[2] (1653:1653:1653) (1908:1908:1908))
        (PORT d[3] (1037:1037:1037) (1186:1186:1186))
        (PORT d[4] (2493:2493:2493) (2904:2904:2904))
        (PORT d[5] (1288:1288:1288) (1471:1471:1471))
        (PORT d[6] (758:758:758) (876:876:876))
        (PORT d[7] (770:770:770) (888:888:888))
        (PORT d[8] (1252:1252:1252) (1436:1436:1436))
        (PORT d[9] (1701:1701:1701) (1972:1972:1972))
        (PORT d[10] (1238:1238:1238) (1491:1491:1491))
        (PORT d[11] (1045:1045:1045) (1192:1192:1192))
        (PORT d[12] (710:710:710) (813:813:813))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT stall (989:989:989) (919:919:919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1195:1195:1195))
        (PORT datab (748:748:748) (884:884:884))
        (PORT datac (1268:1268:1268) (1474:1474:1474))
        (PORT datad (453:453:453) (517:517:517))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (942:942:942))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (761:761:761) (905:905:905))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (532:532:532) (621:621:621))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (464:464:464) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (758:758:758) (883:883:883))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2915:2915:2915))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2950:2950:2950))
        (PORT d[1] (2785:2785:2785) (3276:3276:3276))
        (PORT d[2] (3520:3520:3520) (4059:4059:4059))
        (PORT d[3] (1379:1379:1379) (1593:1593:1593))
        (PORT d[4] (2499:2499:2499) (2925:2925:2925))
        (PORT d[5] (1366:1366:1366) (1569:1569:1569))
        (PORT d[6] (4881:4881:4881) (5676:5676:5676))
        (PORT d[7] (2002:2002:2002) (2374:2374:2374))
        (PORT d[8] (1410:1410:1410) (1649:1649:1649))
        (PORT d[9] (2882:2882:2882) (3285:3285:3285))
        (PORT d[10] (1568:1568:1568) (1846:1846:1846))
        (PORT d[11] (1592:1592:1592) (1897:1897:1897))
        (PORT d[12] (1687:1687:1687) (1933:1933:1933))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1342:1342:1342))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1847:1847:1847))
        (PORT d[1] (1801:1801:1801) (2069:2069:2069))
        (PORT d[2] (1976:1976:1976) (2298:2298:2298))
        (PORT d[3] (1984:1984:1984) (2313:2313:2313))
        (PORT d[4] (2073:2073:2073) (2413:2413:2413))
        (PORT d[5] (2406:2406:2406) (2735:2735:2735))
        (PORT d[6] (1209:1209:1209) (1441:1441:1441))
        (PORT d[7] (2368:2368:2368) (2789:2789:2789))
        (PORT d[8] (1545:1545:1545) (1779:1779:1779))
        (PORT d[9] (1599:1599:1599) (1848:1848:1848))
        (PORT d[10] (1745:1745:1745) (1991:1991:1991))
        (PORT d[11] (1278:1278:1278) (1455:1455:1455))
        (PORT d[12] (1681:1681:1681) (1972:1972:1972))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT stall (1645:1645:1645) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (4487:4487:4487))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3863:3863:3863))
        (PORT d[1] (1270:1270:1270) (1475:1475:1475))
        (PORT d[2] (1530:1530:1530) (1792:1792:1792))
        (PORT d[3] (1498:1498:1498) (1735:1735:1735))
        (PORT d[4] (2476:2476:2476) (2871:2871:2871))
        (PORT d[5] (1671:1671:1671) (1923:1923:1923))
        (PORT d[6] (871:871:871) (1019:1019:1019))
        (PORT d[7] (2135:2135:2135) (2522:2522:2522))
        (PORT d[8] (1241:1241:1241) (1459:1459:1459))
        (PORT d[9] (1165:1165:1165) (1344:1344:1344))
        (PORT d[10] (1943:1943:1943) (2271:2271:2271))
        (PORT d[11] (1975:1975:1975) (2327:2327:2327))
        (PORT d[12] (2200:2200:2200) (2512:2512:2512))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1469:1469:1469))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2255:2255:2255))
        (PORT d[1] (1104:1104:1104) (1255:1255:1255))
        (PORT d[2] (1066:1066:1066) (1228:1228:1228))
        (PORT d[3] (1660:1660:1660) (1946:1946:1946))
        (PORT d[4] (1109:1109:1109) (1269:1269:1269))
        (PORT d[5] (1517:1517:1517) (1761:1761:1761))
        (PORT d[6] (1435:1435:1435) (1694:1694:1694))
        (PORT d[7] (1987:1987:1987) (2339:2339:2339))
        (PORT d[8] (1084:1084:1084) (1241:1241:1241))
        (PORT d[9] (1574:1574:1574) (1819:1819:1819))
        (PORT d[10] (1459:1459:1459) (1755:1755:1755))
        (PORT d[11] (1474:1474:1474) (1688:1688:1688))
        (PORT d[12] (2093:2093:2093) (2436:2436:2436))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT stall (1416:1416:1416) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1198:1198:1198))
        (PORT datab (923:923:923) (1041:1041:1041))
        (PORT datac (434:434:434) (488:488:488))
        (PORT datad (722:722:722) (847:847:847))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (4087:4087:4087))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (4503:4503:4503))
        (PORT d[1] (2857:2857:2857) (3370:3370:3370))
        (PORT d[2] (2252:2252:2252) (2630:2630:2630))
        (PORT d[3] (2072:2072:2072) (2421:2421:2421))
        (PORT d[4] (2645:2645:2645) (3089:3089:3089))
        (PORT d[5] (3389:3389:3389) (3906:3906:3906))
        (PORT d[6] (3268:3268:3268) (3786:3786:3786))
        (PORT d[7] (2004:2004:2004) (2358:2358:2358))
        (PORT d[8] (4245:4245:4245) (4883:4883:4883))
        (PORT d[9] (5379:5379:5379) (6057:6057:6057))
        (PORT d[10] (3347:3347:3347) (3875:3875:3875))
        (PORT d[11] (2316:2316:2316) (2709:2709:2709))
        (PORT d[12] (3370:3370:3370) (3915:3915:3915))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1845:1845:1845))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1887:1887:1887))
        (PORT d[1] (2379:2379:2379) (2768:2768:2768))
        (PORT d[2] (3831:3831:3831) (4336:4336:4336))
        (PORT d[3] (1548:1548:1548) (1821:1821:1821))
        (PORT d[4] (1920:1920:1920) (2243:2243:2243))
        (PORT d[5] (2893:2893:2893) (3303:3303:3303))
        (PORT d[6] (3022:3022:3022) (3460:3460:3460))
        (PORT d[7] (1970:1970:1970) (2306:2306:2306))
        (PORT d[8] (1815:1815:1815) (2126:2126:2126))
        (PORT d[9] (2048:2048:2048) (2386:2386:2386))
        (PORT d[10] (2006:2006:2006) (2375:2375:2375))
        (PORT d[11] (2168:2168:2168) (2522:2522:2522))
        (PORT d[12] (1938:1938:1938) (2265:2265:2265))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT stall (2424:2424:2424) (2123:2123:2123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2377:2377:2377))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (3083:3083:3083))
        (PORT d[1] (2315:2315:2315) (2738:2738:2738))
        (PORT d[2] (2177:2177:2177) (2573:2573:2573))
        (PORT d[3] (2101:2101:2101) (2461:2461:2461))
        (PORT d[4] (2050:2050:2050) (2393:2393:2393))
        (PORT d[5] (2892:2892:2892) (3263:3263:3263))
        (PORT d[6] (5271:5271:5271) (6162:6162:6162))
        (PORT d[7] (2614:2614:2614) (3084:3084:3084))
        (PORT d[8] (1602:1602:1602) (1876:1876:1876))
        (PORT d[9] (2418:2418:2418) (2781:2781:2781))
        (PORT d[10] (1433:1433:1433) (1695:1695:1695))
        (PORT d[11] (2252:2252:2252) (2662:2662:2662))
        (PORT d[12] (2178:2178:2178) (2519:2519:2519))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1765:1765:1765))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2704:2704:2704))
        (PORT d[1] (2486:2486:2486) (2889:2889:2889))
        (PORT d[2] (1765:1765:1765) (2056:2056:2056))
        (PORT d[3] (2442:2442:2442) (2895:2895:2895))
        (PORT d[4] (2893:2893:2893) (3368:3368:3368))
        (PORT d[5] (2799:2799:2799) (3147:3147:3147))
        (PORT d[6] (1473:1473:1473) (1713:1713:1713))
        (PORT d[7] (2089:2089:2089) (2462:2462:2462))
        (PORT d[8] (2755:2755:2755) (3130:3130:3130))
        (PORT d[9] (2470:2470:2470) (2879:2879:2879))
        (PORT d[10] (2781:2781:2781) (3174:3174:3174))
        (PORT d[11] (2940:2940:2940) (3297:3297:3297))
        (PORT d[12] (2484:2484:2484) (2900:2900:2900))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT stall (1809:1809:1809) (1593:1593:1593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1833:1833:1833))
        (PORT datab (744:744:744) (878:878:878))
        (PORT datac (1462:1462:1462) (1686:1686:1686))
        (PORT datad (967:967:967) (1164:1164:1164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (939:939:939))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (767:767:767) (910:910:910))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (717:717:717) (850:850:850))
        (PORT datac (760:760:760) (911:911:911))
        (PORT datad (455:455:455) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (761:761:761) (912:912:912))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (4123:4123:4123))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (4220:4220:4220))
        (PORT d[1] (2325:2325:2325) (2761:2761:2761))
        (PORT d[2] (2040:2040:2040) (2386:2386:2386))
        (PORT d[3] (2232:2232:2232) (2606:2606:2606))
        (PORT d[4] (2444:2444:2444) (2858:2858:2858))
        (PORT d[5] (3577:3577:3577) (4116:4116:4116))
        (PORT d[6] (3579:3579:3579) (4130:4130:4130))
        (PORT d[7] (1818:1818:1818) (2147:2147:2147))
        (PORT d[8] (4218:4218:4218) (4851:4851:4851))
        (PORT d[9] (5363:5363:5363) (6039:6039:6039))
        (PORT d[10] (3497:3497:3497) (4047:4047:4047))
        (PORT d[11] (1807:1807:1807) (2123:2123:2123))
        (PORT d[12] (3011:3011:3011) (3507:3507:3507))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1893:1893:1893))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1656:1656:1656))
        (PORT d[1] (2350:2350:2350) (2731:2731:2731))
        (PORT d[2] (3530:3530:3530) (3997:3997:3997))
        (PORT d[3] (1556:1556:1556) (1822:1822:1822))
        (PORT d[4] (1891:1891:1891) (2197:2197:2197))
        (PORT d[5] (2814:2814:2814) (3223:3223:3223))
        (PORT d[6] (2793:2793:2793) (3188:3188:3188))
        (PORT d[7] (1763:1763:1763) (2073:2073:2073))
        (PORT d[8] (1632:1632:1632) (1921:1921:1921))
        (PORT d[9] (2617:2617:2617) (3015:3015:3015))
        (PORT d[10] (1901:1901:1901) (2253:2253:2253))
        (PORT d[11] (1835:1835:1835) (2146:2146:2146))
        (PORT d[12] (1958:1958:1958) (2288:2288:2288))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT stall (2056:2056:2056) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1979:1979:1979))
        (PORT datab (671:671:671) (786:786:786))
        (PORT datac (707:707:707) (839:839:839))
        (PORT datad (801:801:801) (942:942:942))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3275:3275:3275))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3796:3796:3796))
        (PORT d[1] (1468:1468:1468) (1716:1716:1716))
        (PORT d[2] (1571:1571:1571) (1847:1847:1847))
        (PORT d[3] (2884:2884:2884) (3343:3343:3343))
        (PORT d[4] (2441:2441:2441) (2868:2868:2868))
        (PORT d[5] (4362:4362:4362) (5039:5039:5039))
        (PORT d[6] (4359:4359:4359) (5044:5044:5044))
        (PORT d[7] (1636:1636:1636) (1945:1945:1945))
        (PORT d[8] (1697:1697:1697) (1989:1989:1989))
        (PORT d[9] (3958:3958:3958) (4570:4570:4570))
        (PORT d[10] (2236:2236:2236) (2594:2594:2594))
        (PORT d[11] (1599:1599:1599) (1892:1892:1892))
        (PORT d[12] (2563:2563:2563) (2984:2984:2984))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1607:1607:1607))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (4006:4006:4006))
        (PORT d[1] (2069:2069:2069) (2389:2389:2389))
        (PORT d[2] (2152:2152:2152) (2497:2497:2497))
        (PORT d[3] (1722:1722:1722) (2018:2018:2018))
        (PORT d[4] (1453:1453:1453) (1684:1684:1684))
        (PORT d[5] (2285:2285:2285) (2654:2654:2654))
        (PORT d[6] (2702:2702:2702) (3150:3150:3150))
        (PORT d[7] (2653:2653:2653) (3135:3135:3135))
        (PORT d[8] (2218:2218:2218) (2541:2541:2541))
        (PORT d[9] (2070:2070:2070) (2411:2411:2411))
        (PORT d[10] (3316:3316:3316) (3790:3790:3790))
        (PORT d[11] (1954:1954:1954) (2216:2216:2216))
        (PORT d[12] (1914:1914:1914) (2208:2208:2208))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (PORT stall (1550:1550:1550) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (4623:4623:4623))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3855:3855:3855))
        (PORT d[1] (1301:1301:1301) (1513:1513:1513))
        (PORT d[2] (1531:1531:1531) (1796:1796:1796))
        (PORT d[3] (1666:1666:1666) (1923:1923:1923))
        (PORT d[4] (2309:2309:2309) (2683:2683:2683))
        (PORT d[5] (1852:1852:1852) (2133:2133:2133))
        (PORT d[6] (863:863:863) (1011:1011:1011))
        (PORT d[7] (2140:2140:2140) (2513:2513:2513))
        (PORT d[8] (3376:3376:3376) (3856:3856:3856))
        (PORT d[9] (1175:1175:1175) (1355:1355:1355))
        (PORT d[10] (2099:2099:2099) (2447:2447:2447))
        (PORT d[11] (2150:2150:2150) (2526:2526:2526))
        (PORT d[12] (2370:2370:2370) (2700:2700:2700))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1077:1077:1077))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2484:2484:2484))
        (PORT d[1] (933:933:933) (1072:1072:1072))
        (PORT d[2] (909:909:909) (1047:1047:1047))
        (PORT d[3] (888:888:888) (1034:1034:1034))
        (PORT d[4] (932:932:932) (1069:1069:1069))
        (PORT d[5] (1067:1067:1067) (1216:1216:1216))
        (PORT d[6] (1453:1453:1453) (1715:1715:1715))
        (PORT d[7] (745:745:745) (850:850:850))
        (PORT d[8] (1091:1091:1091) (1243:1243:1243))
        (PORT d[9] (1038:1038:1038) (1211:1211:1211))
        (PORT d[10] (1480:1480:1480) (1772:1772:1772))
        (PORT d[11] (793:793:793) (911:911:911))
        (PORT d[12] (2088:2088:2088) (2424:2424:2424))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT stall (1455:1455:1455) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1444:1444:1444))
        (PORT datab (713:713:713) (860:860:860))
        (PORT datac (600:600:600) (681:681:681))
        (PORT datad (671:671:671) (793:793:793))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (4227:4227:4227))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4504:4504:4504) (5106:5106:5106))
        (PORT d[1] (3393:3393:3393) (3975:3975:3975))
        (PORT d[2] (2796:2796:2796) (3250:3250:3250))
        (PORT d[3] (2764:2764:2764) (3212:3212:3212))
        (PORT d[4] (1763:1763:1763) (2079:2079:2079))
        (PORT d[5] (3895:3895:3895) (4478:4478:4478))
        (PORT d[6] (3633:3633:3633) (4203:4203:4203))
        (PORT d[7] (1670:1670:1670) (1981:1981:1981))
        (PORT d[8] (4426:4426:4426) (5095:5095:5095))
        (PORT d[9] (6178:6178:6178) (6962:6962:6962))
        (PORT d[10] (3688:3688:3688) (4258:4258:4258))
        (PORT d[11] (2861:2861:2861) (3330:3330:3330))
        (PORT d[12] (3385:3385:3385) (3938:3938:3938))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1772:1772:1772))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2499:2499:2499))
        (PORT d[1] (2910:2910:2910) (3372:3372:3372))
        (PORT d[2] (4362:4362:4362) (4938:4938:4938))
        (PORT d[3] (1359:1359:1359) (1597:1597:1597))
        (PORT d[4] (1676:1676:1676) (1942:1942:1942))
        (PORT d[5] (1868:1868:1868) (2179:2179:2179))
        (PORT d[6] (2922:2922:2922) (3356:3356:3356))
        (PORT d[7] (1776:1776:1776) (2094:2094:2094))
        (PORT d[8] (1640:1640:1640) (1934:1934:1934))
        (PORT d[9] (3120:3120:3120) (3581:3581:3581))
        (PORT d[10] (2528:2528:2528) (2965:2965:2965))
        (PORT d[11] (1613:1613:1613) (1884:1884:1884))
        (PORT d[12] (1751:1751:1751) (2050:2050:2050))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT stall (1728:1728:1728) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2994:2994:2994))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3928:3928:3928))
        (PORT d[1] (3084:3084:3084) (3623:3623:3623))
        (PORT d[2] (1962:1962:1962) (2315:2315:2315))
        (PORT d[3] (2258:2258:2258) (2646:2646:2646))
        (PORT d[4] (1430:1430:1430) (1656:1656:1656))
        (PORT d[5] (3607:3607:3607) (4079:4079:4079))
        (PORT d[6] (1958:1958:1958) (2265:2265:2265))
        (PORT d[7] (2440:2440:2440) (2883:2883:2883))
        (PORT d[8] (3550:3550:3550) (4054:4054:4054))
        (PORT d[9] (1727:1727:1727) (1959:1959:1959))
        (PORT d[10] (2405:2405:2405) (2797:2797:2797))
        (PORT d[11] (2902:2902:2902) (3393:3393:3393))
        (PORT d[12] (2885:2885:2885) (3317:3317:3317))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1396:1396:1396))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2052:2052:2052))
        (PORT d[1] (2669:2669:2669) (3095:3095:3095))
        (PORT d[2] (2514:2514:2514) (2901:2901:2901))
        (PORT d[3] (2088:2088:2088) (2480:2480:2480))
        (PORT d[4] (2329:2329:2329) (2712:2712:2712))
        (PORT d[5] (2895:2895:2895) (3330:3330:3330))
        (PORT d[6] (1154:1154:1154) (1346:1346:1346))
        (PORT d[7] (1898:1898:1898) (2231:2231:2231))
        (PORT d[8] (2336:2336:2336) (2735:2735:2735))
        (PORT d[9] (2239:2239:2239) (2595:2595:2595))
        (PORT d[10] (1427:1427:1427) (1674:1674:1674))
        (PORT d[11] (2730:2730:2730) (3114:3114:3114))
        (PORT d[12] (1790:1790:1790) (2071:2071:2071))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT stall (1776:1776:1776) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1197:1197:1197))
        (PORT datab (745:745:745) (879:879:879))
        (PORT datac (1830:1830:1830) (2108:2108:2108))
        (PORT datad (835:835:835) (978:978:978))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2688:2688:2688))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2308:2308:2308))
        (PORT d[1] (2190:2190:2190) (2585:2585:2585))
        (PORT d[2] (2699:2699:2699) (3132:3132:3132))
        (PORT d[3] (1417:1417:1417) (1642:1642:1642))
        (PORT d[4] (2138:2138:2138) (2506:2506:2506))
        (PORT d[5] (2335:2335:2335) (2662:2662:2662))
        (PORT d[6] (4845:4845:4845) (5640:5640:5640))
        (PORT d[7] (2342:2342:2342) (2756:2756:2756))
        (PORT d[8] (4089:4089:4089) (4697:4697:4697))
        (PORT d[9] (2340:2340:2340) (2669:2669:2669))
        (PORT d[10] (1407:1407:1407) (1665:1665:1665))
        (PORT d[11] (2167:2167:2167) (2552:2552:2552))
        (PORT d[12] (2186:2186:2186) (2503:2503:2503))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1781:1781:1781))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2478:2478:2478))
        (PORT d[1] (2368:2368:2368) (2764:2764:2764))
        (PORT d[2] (1446:1446:1446) (1697:1697:1697))
        (PORT d[3] (1879:1879:1879) (2206:2206:2206))
        (PORT d[4] (2087:2087:2087) (2434:2434:2434))
        (PORT d[5] (2462:2462:2462) (2815:2815:2815))
        (PORT d[6] (1408:1408:1408) (1659:1659:1659))
        (PORT d[7] (2214:2214:2214) (2622:2622:2622))
        (PORT d[8] (2038:2038:2038) (2333:2333:2333))
        (PORT d[9] (2320:2320:2320) (2701:2701:2701))
        (PORT d[10] (2340:2340:2340) (2657:2657:2657))
        (PORT d[11] (1981:1981:1981) (2261:2261:2261))
        (PORT d[12] (1935:1935:1935) (2265:2265:2265))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT stall (1748:1748:1748) (1537:1537:1537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2826:2826:2826))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3918:3918:3918))
        (PORT d[1] (3084:3084:3084) (3624:3624:3624))
        (PORT d[2] (1976:1976:1976) (2336:2336:2336))
        (PORT d[3] (2412:2412:2412) (2817:2817:2817))
        (PORT d[4] (1399:1399:1399) (1622:1622:1622))
        (PORT d[5] (3592:3592:3592) (4066:4066:4066))
        (PORT d[6] (1972:1972:1972) (2285:2285:2285))
        (PORT d[7] (2209:2209:2209) (2604:2604:2604))
        (PORT d[8] (3541:3541:3541) (4044:4044:4044))
        (PORT d[9] (1470:1470:1470) (1672:1672:1672))
        (PORT d[10] (2329:2329:2329) (2715:2715:2715))
        (PORT d[11] (2889:2889:2889) (3375:3375:3375))
        (PORT d[12] (2886:2886:2886) (3318:3318:3318))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1264:1264:1264))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2229:2229:2229))
        (PORT d[1] (2673:2673:2673) (3098:3098:3098))
        (PORT d[2] (2503:2503:2503) (2886:2886:2886))
        (PORT d[3] (2265:2265:2265) (2685:2685:2685))
        (PORT d[4] (2490:2490:2490) (2897:2897:2897))
        (PORT d[5] (3035:3035:3035) (3478:3478:3478))
        (PORT d[6] (1161:1161:1161) (1356:1356:1356))
        (PORT d[7] (1918:1918:1918) (2259:2259:2259))
        (PORT d[8] (2336:2336:2336) (2731:2731:2731))
        (PORT d[9] (2236:2236:2236) (2588:2588:2588))
        (PORT d[10] (1463:1463:1463) (1725:1725:1725))
        (PORT d[11] (2729:2729:2729) (3110:3110:3110))
        (PORT d[12] (1778:1778:1778) (2052:2052:2052))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT stall (1806:1806:1806) (1593:1593:1593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1198:1198:1198))
        (PORT datab (741:741:741) (874:874:874))
        (PORT datac (1231:1231:1231) (1389:1389:1389))
        (PORT datad (989:989:989) (1114:1114:1114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3473:3473:3473))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (3265:3265:3265))
        (PORT d[1] (2143:2143:2143) (2537:2537:2537))
        (PORT d[2] (2514:2514:2514) (2954:2954:2954))
        (PORT d[3] (1680:1680:1680) (1974:1974:1974))
        (PORT d[4] (2291:2291:2291) (2672:2672:2672))
        (PORT d[5] (2502:2502:2502) (2854:2854:2854))
        (PORT d[6] (2530:2530:2530) (2874:2874:2874))
        (PORT d[7] (2033:2033:2033) (2396:2396:2396))
        (PORT d[8] (4241:4241:4241) (4885:4885:4885))
        (PORT d[9] (3987:3987:3987) (4508:4508:4508))
        (PORT d[10] (2563:2563:2563) (2950:2950:2950))
        (PORT d[11] (1782:1782:1782) (2093:2093:2093))
        (PORT d[12] (3004:3004:3004) (3495:3495:3495))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1381:1381:1381))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1937:1937:1937))
        (PORT d[1] (2099:2099:2099) (2433:2433:2433))
        (PORT d[2] (2654:2654:2654) (3032:3032:3032))
        (PORT d[3] (1119:1119:1119) (1324:1324:1324))
        (PORT d[4] (2263:2263:2263) (2635:2635:2635))
        (PORT d[5] (1789:1789:1789) (2092:2092:2092))
        (PORT d[6] (1888:1888:1888) (2233:2233:2233))
        (PORT d[7] (1488:1488:1488) (1748:1748:1748))
        (PORT d[8] (1507:1507:1507) (1757:1757:1757))
        (PORT d[9] (1882:1882:1882) (2128:2128:2128))
        (PORT d[10] (2189:2189:2189) (2583:2583:2583))
        (PORT d[11] (2076:2076:2076) (2365:2365:2365))
        (PORT d[12] (1587:1587:1587) (1849:1849:1849))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT stall (1735:1735:1735) (1541:1541:1541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4689:4689:4689))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (3342:3342:3342))
        (PORT d[1] (3122:3122:3122) (3651:3651:3651))
        (PORT d[2] (3870:3870:3870) (4451:4451:4451))
        (PORT d[3] (1646:1646:1646) (1894:1894:1894))
        (PORT d[4] (2902:2902:2902) (3394:3394:3394))
        (PORT d[5] (987:987:987) (1134:1134:1134))
        (PORT d[6] (5253:5253:5253) (6095:6095:6095))
        (PORT d[7] (1962:1962:1962) (2328:2328:2328))
        (PORT d[8] (3216:3216:3216) (3676:3676:3676))
        (PORT d[9] (1478:1478:1478) (1697:1697:1697))
        (PORT d[10] (1751:1751:1751) (2052:2052:2052))
        (PORT d[11] (1012:1012:1012) (1161:1161:1161))
        (PORT d[12] (2038:2038:2038) (2329:2329:2329))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1219:1219:1219))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2229:2229:2229))
        (PORT d[1] (2135:2135:2135) (2446:2446:2446))
        (PORT d[2] (2339:2339:2339) (2705:2705:2705))
        (PORT d[3] (1655:1655:1655) (1935:1935:1935))
        (PORT d[4] (2116:2116:2116) (2474:2474:2474))
        (PORT d[5] (1356:1356:1356) (1535:1535:1535))
        (PORT d[6] (1427:1427:1427) (1687:1687:1687))
        (PORT d[7] (1967:1967:1967) (2319:2319:2319))
        (PORT d[8] (1935:1935:1935) (2233:2233:2233))
        (PORT d[9] (1390:1390:1390) (1612:1612:1612))
        (PORT d[10] (1639:1639:1639) (1955:1955:1955))
        (PORT d[11] (1288:1288:1288) (1474:1474:1474))
        (PORT d[12] (1918:1918:1918) (2239:2239:2239))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT stall (1265:1265:1265) (1122:1122:1122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1590:1590:1590))
        (PORT datab (751:751:751) (888:888:888))
        (PORT datac (604:604:604) (687:687:687))
        (PORT datad (965:965:965) (1162:1162:1162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (4287:4287:4287))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4688:4688:4688))
        (PORT d[1] (2876:2876:2876) (3397:3397:3397))
        (PORT d[2] (2447:2447:2447) (2854:2854:2854))
        (PORT d[3] (2431:2431:2431) (2834:2834:2834))
        (PORT d[4] (2120:2120:2120) (2480:2480:2480))
        (PORT d[5] (3537:3537:3537) (4068:4068:4068))
        (PORT d[6] (3271:3271:3271) (3785:3785:3785))
        (PORT d[7] (2358:2358:2358) (2758:2758:2758))
        (PORT d[8] (4052:4052:4052) (4661:4661:4661))
        (PORT d[9] (5761:5761:5761) (6500:6500:6500))
        (PORT d[10] (3503:3503:3503) (4051:4051:4051))
        (PORT d[11] (2497:2497:2497) (2912:2912:2912))
        (PORT d[12] (3534:3534:3534) (4095:4095:4095))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1525:1525:1525))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2316:2316:2316))
        (PORT d[1] (2721:2721:2721) (3156:3156:3156))
        (PORT d[2] (4183:4183:4183) (4732:4732:4732))
        (PORT d[3] (1382:1382:1382) (1636:1636:1636))
        (PORT d[4] (2253:2253:2253) (2616:2616:2616))
        (PORT d[5] (1732:1732:1732) (2029:2029:2029))
        (PORT d[6] (2906:2906:2906) (3332:3332:3332))
        (PORT d[7] (1610:1610:1610) (1907:1907:1907))
        (PORT d[8] (1576:1576:1576) (1847:1847:1847))
        (PORT d[9] (2782:2782:2782) (3202:3202:3202))
        (PORT d[10] (2355:2355:2355) (2767:2767:2767))
        (PORT d[11] (1982:1982:1982) (2309:2309:2309))
        (PORT d[12] (1942:1942:1942) (2271:2271:2271))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT stall (2019:2019:2019) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3941:3941:3941))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3621:3621:3621))
        (PORT d[1] (2431:2431:2431) (2860:2860:2860))
        (PORT d[2] (1910:1910:1910) (2235:2235:2235))
        (PORT d[3] (2016:2016:2016) (2353:2353:2353))
        (PORT d[4] (2034:2034:2034) (2381:2381:2381))
        (PORT d[5] (2844:2844:2844) (3244:3244:3244))
        (PORT d[6] (3404:3404:3404) (3913:3913:3913))
        (PORT d[7] (1837:1837:1837) (2163:2163:2163))
        (PORT d[8] (4250:4250:4250) (4894:4894:4894))
        (PORT d[9] (4340:4340:4340) (4902:4902:4902))
        (PORT d[10] (3739:3739:3739) (4330:4330:4330))
        (PORT d[11] (1850:1850:1850) (2149:2149:2149))
        (PORT d[12] (3133:3133:3133) (3635:3635:3635))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1619:1619:1619))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1564:1564:1564))
        (PORT d[1] (2306:2306:2306) (2676:2676:2676))
        (PORT d[2] (2837:2837:2837) (3220:3220:3220))
        (PORT d[3] (1793:1793:1793) (2111:2111:2111))
        (PORT d[4] (1961:1961:1961) (2276:2276:2276))
        (PORT d[5] (2774:2774:2774) (3157:3157:3157))
        (PORT d[6] (2476:2476:2476) (2816:2816:2816))
        (PORT d[7] (1521:1521:1521) (1781:1781:1781))
        (PORT d[8] (1343:1343:1343) (1571:1571:1571))
        (PORT d[9] (2622:2622:2622) (3003:3003:3003))
        (PORT d[10] (1776:1776:1776) (2110:2110:2110))
        (PORT d[11] (2199:2199:2199) (2566:2566:2566))
        (PORT d[12] (1763:1763:1763) (2064:2064:2064))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT stall (2030:2030:2030) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1582:1582:1582))
        (PORT datab (680:680:680) (798:798:798))
        (PORT datac (780:780:780) (913:913:913))
        (PORT datad (1377:1377:1377) (1591:1591:1591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (4479:4479:4479))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (943:943:943))
        (PORT d[1] (1294:1294:1294) (1507:1507:1507))
        (PORT d[2] (1540:1540:1540) (1806:1806:1806))
        (PORT d[3] (1193:1193:1193) (1385:1385:1385))
        (PORT d[4] (2310:2310:2310) (2684:2684:2684))
        (PORT d[5] (1972:1972:1972) (2265:2265:2265))
        (PORT d[6] (883:883:883) (1038:1038:1038))
        (PORT d[7] (2156:2156:2156) (2550:2550:2550))
        (PORT d[8] (3385:3385:3385) (3871:3871:3871))
        (PORT d[9] (1164:1164:1164) (1340:1340:1340))
        (PORT d[10] (2098:2098:2098) (2446:2446:2446))
        (PORT d[11] (851:851:851) (987:987:987))
        (PORT d[12] (2207:2207:2207) (2519:2519:2519))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1071:1071:1071))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2450:2450:2450))
        (PORT d[1] (1098:1098:1098) (1259:1259:1259))
        (PORT d[2] (2512:2512:2512) (2900:2900:2900))
        (PORT d[3] (1652:1652:1652) (1941:1941:1941))
        (PORT d[4] (1118:1118:1118) (1275:1275:1275))
        (PORT d[5] (1633:1633:1633) (1846:1846:1846))
        (PORT d[6] (1442:1442:1442) (1701:1701:1701))
        (PORT d[7] (2141:2141:2141) (2512:2512:2512))
        (PORT d[8] (1084:1084:1084) (1236:1236:1236))
        (PORT d[9] (1585:1585:1585) (1833:1833:1833))
        (PORT d[10] (1455:1455:1455) (1738:1738:1738))
        (PORT d[11] (959:959:959) (1102:1102:1102))
        (PORT d[12] (2100:2100:2100) (2443:2443:2443))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT stall (1442:1442:1442) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2378:2378:2378))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3098:3098:3098))
        (PORT d[1] (2492:2492:2492) (2943:2943:2943))
        (PORT d[2] (2359:2359:2359) (2781:2781:2781))
        (PORT d[3] (2282:2282:2282) (2671:2671:2671))
        (PORT d[4] (2229:2229:2229) (2597:2597:2597))
        (PORT d[5] (3053:3053:3053) (3453:3453:3453))
        (PORT d[6] (5276:5276:5276) (6158:6158:6158))
        (PORT d[7] (2607:2607:2607) (3076:3076:3076))
        (PORT d[8] (2757:2757:2757) (3131:3131:3131))
        (PORT d[9] (2436:2436:2436) (2805:2805:2805))
        (PORT d[10] (1573:1573:1573) (1853:1853:1853))
        (PORT d[11] (2986:2986:2986) (3486:3486:3486))
        (PORT d[12] (2697:2697:2697) (3128:3128:3128))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1547:1547:1547))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2709:2709:2709))
        (PORT d[1] (2665:2665:2665) (3094:3094:3094))
        (PORT d[2] (1784:1784:1784) (2067:2067:2067))
        (PORT d[3] (2572:2572:2572) (3041:3041:3041))
        (PORT d[4] (2529:2529:2529) (2953:2953:2953))
        (PORT d[5] (2974:2974:2974) (3343:3343:3343))
        (PORT d[6] (1771:1771:1771) (2046:2046:2046))
        (PORT d[7] (2116:2116:2116) (2490:2490:2490))
        (PORT d[8] (2758:2758:2758) (3137:3137:3137))
        (PORT d[9] (2633:2633:2633) (3070:3070:3070))
        (PORT d[10] (2968:2968:2968) (3384:3384:3384))
        (PORT d[11] (2958:2958:2958) (3317:3317:3317))
        (PORT d[12] (1611:1611:1611) (1865:1865:1865))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT stall (1834:1834:1834) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (683:683:683))
        (PORT datab (747:747:747) (882:882:882))
        (PORT datac (927:927:927) (1081:1081:1081))
        (PORT datad (966:966:966) (1163:1163:1163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2704:2704:2704))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2312:2312:2312))
        (PORT d[1] (2165:2165:2165) (2539:2539:2539))
        (PORT d[2] (2536:2536:2536) (2946:2946:2946))
        (PORT d[3] (1591:1591:1591) (1846:1846:1846))
        (PORT d[4] (2036:2036:2036) (2374:2374:2374))
        (PORT d[5] (2326:2326:2326) (2651:2651:2651))
        (PORT d[6] (4685:4685:4685) (5451:5451:5451))
        (PORT d[7] (2323:2323:2323) (2735:2735:2735))
        (PORT d[8] (3964:3964:3964) (4557:4557:4557))
        (PORT d[9] (2307:2307:2307) (2628:2628:2628))
        (PORT d[10] (1401:1401:1401) (1656:1656:1656))
        (PORT d[11] (2583:2583:2583) (3038:3038:3038))
        (PORT d[12] (2044:2044:2044) (2341:2341:2341))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1785:1785:1785))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2903:2903:2903))
        (PORT d[1] (2375:2375:2375) (2763:2763:2763))
        (PORT d[2] (1446:1446:1446) (1694:1694:1694))
        (PORT d[3] (1886:1886:1886) (2217:2217:2217))
        (PORT d[4] (2278:2278:2278) (2659:2659:2659))
        (PORT d[5] (1756:1756:1756) (2043:2043:2043))
        (PORT d[6] (1769:1769:1769) (2070:2070:2070))
        (PORT d[7] (1996:1996:1996) (2369:2369:2369))
        (PORT d[8] (2019:2019:2019) (2314:2314:2314))
        (PORT d[9] (2327:2327:2327) (2709:2709:2709))
        (PORT d[10] (2162:2162:2162) (2449:2449:2449))
        (PORT d[11] (1989:1989:1989) (2269:2269:2269))
        (PORT d[12] (1939:1939:1939) (2275:2275:2275))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT stall (1722:1722:1722) (1514:1514:1514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3317:3317:3317))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1628:1628:1628))
        (PORT d[1] (2031:2031:2031) (2399:2399:2399))
        (PORT d[2] (877:877:877) (1017:1017:1017))
        (PORT d[3] (2640:2640:2640) (3075:3075:3075))
        (PORT d[4] (956:956:956) (1102:1102:1102))
        (PORT d[5] (1362:1362:1362) (1558:1558:1558))
        (PORT d[6] (1059:1059:1059) (1226:1226:1226))
        (PORT d[7] (3450:3450:3450) (4021:4021:4021))
        (PORT d[8] (1432:1432:1432) (1631:1631:1631))
        (PORT d[9] (1375:1375:1375) (1573:1573:1573))
        (PORT d[10] (1938:1938:1938) (2254:2254:2254))
        (PORT d[11] (2381:2381:2381) (2789:2789:2789))
        (PORT d[12] (1720:1720:1720) (1967:1967:1967))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1256:1256:1256))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2206:2206:2206))
        (PORT d[1] (2223:2223:2223) (2571:2571:2571))
        (PORT d[2] (1470:1470:1470) (1698:1698:1698))
        (PORT d[3] (1224:1224:1224) (1401:1401:1401))
        (PORT d[4] (2310:2310:2310) (2698:2698:2698))
        (PORT d[5] (1409:1409:1409) (1613:1613:1613))
        (PORT d[6] (958:958:958) (1106:1106:1106))
        (PORT d[7] (935:935:935) (1072:1072:1072))
        (PORT d[8] (1188:1188:1188) (1349:1349:1349))
        (PORT d[9] (1718:1718:1718) (1993:1993:1993))
        (PORT d[10] (1382:1382:1382) (1640:1640:1640))
        (PORT d[11] (883:883:883) (1011:1011:1011))
        (PORT d[12] (899:899:899) (1030:1030:1030))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT stall (1192:1192:1192) (1092:1092:1092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1195:1195:1195))
        (PORT datab (750:750:750) (886:886:886))
        (PORT datac (1055:1055:1055) (1218:1218:1218))
        (PORT datad (631:631:631) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2671:2671:2671))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1625:1625:1625))
        (PORT d[1] (2254:2254:2254) (2660:2660:2660))
        (PORT d[2] (2426:2426:2426) (2866:2866:2866))
        (PORT d[3] (1926:1926:1926) (2262:2262:2262))
        (PORT d[4] (1887:1887:1887) (2200:2200:2200))
        (PORT d[5] (2241:2241:2241) (2557:2557:2557))
        (PORT d[6] (5380:5380:5380) (6259:6259:6259))
        (PORT d[7] (2743:2743:2743) (3223:3223:3223))
        (PORT d[8] (2072:2072:2072) (2342:2342:2342))
        (PORT d[9] (2716:2716:2716) (3132:3132:3132))
        (PORT d[10] (1374:1374:1374) (1603:1603:1603))
        (PORT d[11] (2509:2509:2509) (2963:2963:2963))
        (PORT d[12] (2351:2351:2351) (2733:2733:2733))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1436:1436:1436))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2972:2972:2972))
        (PORT d[1] (2290:2290:2290) (2653:2653:2653))
        (PORT d[2] (1775:1775:1775) (2076:2076:2076))
        (PORT d[3] (2225:2225:2225) (2614:2614:2614))
        (PORT d[4] (2315:2315:2315) (2702:2702:2702))
        (PORT d[5] (2104:2104:2104) (2377:2377:2377))
        (PORT d[6] (1420:1420:1420) (1670:1670:1670))
        (PORT d[7] (2034:2034:2034) (2384:2384:2384))
        (PORT d[8] (1581:1581:1581) (1783:1783:1783))
        (PORT d[9] (1943:1943:1943) (2264:2264:2264))
        (PORT d[10] (2486:2486:2486) (2844:2844:2844))
        (PORT d[11] (1548:1548:1548) (1758:1758:1758))
        (PORT d[12] (2858:2858:2858) (3338:3338:3338))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT stall (1460:1460:1460) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (3386:3386:3386))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1818:1818:1818))
        (PORT d[1] (2066:2066:2066) (2449:2449:2449))
        (PORT d[2] (2751:2751:2751) (3232:3232:3232))
        (PORT d[3] (2106:2106:2106) (2469:2469:2469))
        (PORT d[4] (1927:1927:1927) (2241:2241:2241))
        (PORT d[5] (2276:2276:2276) (2605:2605:2605))
        (PORT d[6] (1430:1430:1430) (1658:1658:1658))
        (PORT d[7] (2923:2923:2923) (3429:3429:3429))
        (PORT d[8] (1958:1958:1958) (2223:2223:2223))
        (PORT d[9] (2573:2573:2573) (2975:2975:2975))
        (PORT d[10] (1383:1383:1383) (1613:1613:1613))
        (PORT d[11] (2503:2503:2503) (2951:2951:2951))
        (PORT d[12] (2488:2488:2488) (2889:2889:2889))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1240:1240:1240))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2981:2981:2981))
        (PORT d[1] (2464:2464:2464) (2850:2850:2850))
        (PORT d[2] (1959:1959:1959) (2287:2287:2287))
        (PORT d[3] (2360:2360:2360) (2770:2770:2770))
        (PORT d[4] (2284:2284:2284) (2666:2666:2666))
        (PORT d[5] (2124:2124:2124) (2403:2403:2403))
        (PORT d[6] (1428:1428:1428) (1680:1680:1680))
        (PORT d[7] (2207:2207:2207) (2588:2588:2588))
        (PORT d[8] (1668:1668:1668) (1900:1900:1900))
        (PORT d[9] (1925:1925:1925) (2239:2239:2239))
        (PORT d[10] (1602:1602:1602) (1821:1821:1821))
        (PORT d[11] (1392:1392:1392) (1585:1585:1585))
        (PORT d[12] (2673:2673:2673) (3123:3123:3123))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT stall (1658:1658:1658) (1496:1496:1496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1195:1195:1195))
        (PORT datab (749:749:749) (885:885:885))
        (PORT datac (980:980:980) (1136:1136:1136))
        (PORT datad (1154:1154:1154) (1316:1316:1316))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (940:940:940))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (765:765:765) (908:908:908))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (547:547:547))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (666:666:666) (761:761:761))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (766:766:766) (908:908:908))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (459:459:459) (555:555:555))
        (PORT datac (731:731:731) (830:830:830))
        (PORT datad (480:480:480) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (973:973:973))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (582:582:582) (658:658:658))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (432:432:432))
        (PORT datab (452:452:452) (517:517:517))
        (PORT datad (547:547:547) (650:650:650))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3782:3782:3782) (4391:4391:4391))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector46\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (193:193:193))
        (PORT datab (478:478:478) (552:552:552))
        (PORT datad (435:435:435) (510:510:510))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~4feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3359:3359:3359) (3871:3871:3871))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4692:4692:4692))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3950:3950:3950))
        (PORT d[1] (2846:2846:2846) (3303:3303:3303))
        (PORT d[2] (2376:2376:2376) (2770:2770:2770))
        (PORT d[3] (3236:3236:3236) (3732:3732:3732))
        (PORT d[4] (3119:3119:3119) (3629:3629:3629))
        (PORT d[5] (5082:5082:5082) (5846:5846:5846))
        (PORT d[6] (3844:3844:3844) (4448:4448:4448))
        (PORT d[7] (2343:2343:2343) (2763:2763:2763))
        (PORT d[8] (1878:1878:1878) (2194:2194:2194))
        (PORT d[9] (4904:4904:4904) (5640:5640:5640))
        (PORT d[10] (2961:2961:2961) (3461:3461:3461))
        (PORT d[11] (3033:3033:3033) (3542:3542:3542))
        (PORT d[12] (4123:4123:4123) (4769:4769:4769))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1845:1845:1845))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4677:4677:4677))
        (PORT d[1] (2314:2314:2314) (2689:2689:2689))
        (PORT d[2] (3016:3016:3016) (3512:3512:3512))
        (PORT d[3] (1634:1634:1634) (1901:1901:1901))
        (PORT d[4] (2190:2190:2190) (2524:2524:2524))
        (PORT d[5] (2416:2416:2416) (2787:2787:2787))
        (PORT d[6] (2902:2902:2902) (3386:3386:3386))
        (PORT d[7] (1990:1990:1990) (2347:2347:2347))
        (PORT d[8] (1894:1894:1894) (2237:2237:2237))
        (PORT d[9] (1566:1566:1566) (1820:1820:1820))
        (PORT d[10] (3837:3837:3837) (4372:4372:4372))
        (PORT d[11] (1763:1763:1763) (2064:2064:2064))
        (PORT d[12] (2025:2025:2025) (2343:2343:2343))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT stall (1554:1554:1554) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3723:3723:3723))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3366:3366:3366))
        (PORT d[1] (2583:2583:2583) (3000:3000:3000))
        (PORT d[2] (2339:2339:2339) (2741:2741:2741))
        (PORT d[3] (2702:2702:2702) (3133:3133:3133))
        (PORT d[4] (2226:2226:2226) (2607:2607:2607))
        (PORT d[5] (3794:3794:3794) (4390:4390:4390))
        (PORT d[6] (4352:4352:4352) (5035:5035:5035))
        (PORT d[7] (1657:1657:1657) (1967:1967:1967))
        (PORT d[8] (1678:1678:1678) (1962:1962:1962))
        (PORT d[9] (3596:3596:3596) (4159:4159:4159))
        (PORT d[10] (1720:1720:1720) (2010:2010:2010))
        (PORT d[11] (2558:2558:2558) (2998:2998:2998))
        (PORT d[12] (3485:3485:3485) (4033:4033:4033))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1592:1592:1592))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3601:3601:3601))
        (PORT d[1] (1922:1922:1922) (2226:2226:2226))
        (PORT d[2] (1969:1969:1969) (2291:2291:2291))
        (PORT d[3] (2456:2456:2456) (2864:2864:2864))
        (PORT d[4] (1457:1457:1457) (1686:1686:1686))
        (PORT d[5] (1872:1872:1872) (2174:2174:2174))
        (PORT d[6] (2309:2309:2309) (2692:2692:2692))
        (PORT d[7] (2835:2835:2835) (3336:3336:3336))
        (PORT d[8] (2418:2418:2418) (2766:2766:2766))
        (PORT d[9] (1867:1867:1867) (2179:2179:2179))
        (PORT d[10] (2970:2970:2970) (3388:3388:3388))
        (PORT d[11] (3552:3552:3552) (4050:4050:4050))
        (PORT d[12] (2492:2492:2492) (2873:2873:2873))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT stall (1582:1582:1582) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1370:1370:1370))
        (PORT datab (1134:1134:1134) (1304:1304:1304))
        (PORT datac (872:872:872) (1029:1029:1029))
        (PORT datad (848:848:848) (1009:1009:1009))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (3003:3003:3003))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2130:2130:2130))
        (PORT d[1] (2023:2023:2023) (2393:2393:2393))
        (PORT d[2] (2664:2664:2664) (3086:3086:3086))
        (PORT d[3] (1696:1696:1696) (1998:1998:1998))
        (PORT d[4] (2202:2202:2202) (2563:2563:2563))
        (PORT d[5] (2345:2345:2345) (2675:2675:2675))
        (PORT d[6] (4831:4831:4831) (5620:5620:5620))
        (PORT d[7] (2348:2348:2348) (2768:2768:2768))
        (PORT d[8] (1605:1605:1605) (1869:1869:1869))
        (PORT d[9] (1843:1843:1843) (2099:2099:2099))
        (PORT d[10] (1263:1263:1263) (1502:1502:1502))
        (PORT d[11] (2418:2418:2418) (2853:2853:2853))
        (PORT d[12] (1879:1879:1879) (2154:2154:2154))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1630:1630:1630))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2482:2482:2482))
        (PORT d[1] (2513:2513:2513) (2913:2913:2913))
        (PORT d[2] (1425:1425:1425) (1667:1667:1667))
        (PORT d[3] (1905:1905:1905) (2244:2244:2244))
        (PORT d[4] (2112:2112:2112) (2467:2467:2467))
        (PORT d[5] (2462:2462:2462) (2814:2814:2814))
        (PORT d[6] (1408:1408:1408) (1659:1659:1659))
        (PORT d[7] (2196:2196:2196) (2597:2597:2597))
        (PORT d[8] (2020:2020:2020) (2311:2311:2311))
        (PORT d[9] (2504:2504:2504) (2918:2918:2918))
        (PORT d[10] (2192:2192:2192) (2489:2489:2489))
        (PORT d[11] (1975:1975:1975) (2249:2249:2249))
        (PORT d[12] (1947:1947:1947) (2284:2284:2284))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT stall (1752:1752:1752) (1538:1538:1538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3235:3235:3235))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3145:3145:3145))
        (PORT d[1] (2755:2755:2755) (3235:3235:3235))
        (PORT d[2] (3528:3528:3528) (4068:4068:4068))
        (PORT d[3] (1375:1375:1375) (1588:1588:1588))
        (PORT d[4] (2517:2517:2517) (2947:2947:2947))
        (PORT d[5] (3086:3086:3086) (3525:3525:3525))
        (PORT d[6] (4897:4897:4897) (5695:5695:5695))
        (PORT d[7] (1998:1998:1998) (2363:2363:2363))
        (PORT d[8] (3175:3175:3175) (3635:3635:3635))
        (PORT d[9] (3006:3006:3006) (3456:3456:3456))
        (PORT d[10] (1577:1577:1577) (1852:1852:1852))
        (PORT d[11] (1751:1751:1751) (2079:2079:2079))
        (PORT d[12] (1858:1858:1858) (2127:2127:2127))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1762:1762:1762))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1802:1802:1802))
        (PORT d[1] (1876:1876:1876) (2187:2187:2187))
        (PORT d[2] (2164:2164:2164) (2507:2507:2507))
        (PORT d[3] (1980:1980:1980) (2312:2312:2312))
        (PORT d[4] (1934:1934:1934) (2273:2273:2273))
        (PORT d[5] (2399:2399:2399) (2724:2724:2724))
        (PORT d[6] (1438:1438:1438) (1700:1700:1700))
        (PORT d[7] (2362:2362:2362) (2782:2782:2782))
        (PORT d[8] (1726:1726:1726) (1991:1991:1991))
        (PORT d[9] (1592:1592:1592) (1844:1844:1844))
        (PORT d[10] (1657:1657:1657) (1972:1972:1972))
        (PORT d[11] (1397:1397:1397) (1587:1587:1587))
        (PORT d[12] (1723:1723:1723) (2018:2018:2018))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT stall (1636:1636:1636) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1055:1055:1055))
        (PORT datab (1010:1010:1010) (1177:1177:1177))
        (PORT datac (673:673:673) (759:759:759))
        (PORT datad (847:847:847) (1008:1008:1008))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (3035:3035:3035))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2653:2653:2653))
        (PORT d[1] (2410:2410:2410) (2847:2847:2847))
        (PORT d[2] (2898:2898:2898) (3361:3361:3361))
        (PORT d[3] (1420:1420:1420) (1653:1653:1653))
        (PORT d[4] (2138:2138:2138) (2510:2510:2510))
        (PORT d[5] (2738:2738:2738) (3132:3132:3132))
        (PORT d[6] (4528:4528:4528) (5283:5283:5283))
        (PORT d[7] (2689:2689:2689) (3149:3149:3149))
        (PORT d[8] (1428:1428:1428) (1675:1675:1675))
        (PORT d[9] (2527:2527:2527) (2882:2882:2882))
        (PORT d[10] (1614:1614:1614) (1897:1897:1897))
        (PORT d[11] (2485:2485:2485) (2930:2930:2930))
        (PORT d[12] (2896:2896:2896) (3359:3359:3359))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1618:1618:1618))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2258:2258:2258))
        (PORT d[1] (2709:2709:2709) (3140:3140:3140))
        (PORT d[2] (1647:1647:1647) (1931:1931:1931))
        (PORT d[3] (2195:2195:2195) (2562:2562:2562))
        (PORT d[4] (2297:2297:2297) (2680:2680:2680))
        (PORT d[5] (2053:2053:2053) (2341:2341:2341))
        (PORT d[6] (1567:1567:1567) (1840:1840:1840))
        (PORT d[7] (1993:1993:1993) (2364:2364:2364))
        (PORT d[8] (1512:1512:1512) (1737:1737:1737))
        (PORT d[9] (2127:2127:2127) (2486:2486:2486))
        (PORT d[10] (1933:1933:1933) (2192:2192:2192))
        (PORT d[11] (2223:2223:2223) (2523:2523:2523))
        (PORT d[12] (2323:2323:2323) (2721:2721:2721))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT stall (1952:1952:1952) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2955:2955:2955))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1446:1446:1446))
        (PORT d[1] (1877:1877:1877) (2225:2225:2225))
        (PORT d[2] (2172:2172:2172) (2561:2561:2561))
        (PORT d[3] (2616:2616:2616) (3046:3046:3046))
        (PORT d[4] (964:964:964) (1116:1116:1116))
        (PORT d[5] (1194:1194:1194) (1367:1367:1367))
        (PORT d[6] (1391:1391:1391) (1608:1608:1608))
        (PORT d[7] (1495:1495:1495) (1705:1705:1705))
        (PORT d[8] (1796:1796:1796) (2044:2044:2044))
        (PORT d[9] (1274:1274:1274) (1481:1481:1481))
        (PORT d[10] (1952:1952:1952) (2273:2273:2273))
        (PORT d[11] (2208:2208:2208) (2593:2593:2593))
        (PORT d[12] (1558:1558:1558) (1782:1782:1782))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1155:1155:1155))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (2037:2037:2037))
        (PORT d[1] (2100:2100:2100) (2434:2434:2434))
        (PORT d[2] (1470:1470:1470) (1686:1686:1686))
        (PORT d[3] (1216:1216:1216) (1389:1389:1389))
        (PORT d[4] (2111:2111:2111) (2465:2465:2465))
        (PORT d[5] (1096:1096:1096) (1239:1239:1239))
        (PORT d[6] (951:951:951) (1094:1094:1094))
        (PORT d[7] (956:956:956) (1101:1101:1101))
        (PORT d[8] (1194:1194:1194) (1358:1358:1358))
        (PORT d[9] (1710:1710:1710) (1979:1979:1979))
        (PORT d[10] (1393:1393:1393) (1653:1653:1653))
        (PORT d[11] (1578:1578:1578) (1791:1791:1791))
        (PORT d[12] (2238:2238:2238) (2607:2607:2607))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT stall (1610:1610:1610) (1445:1445:1445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1060:1060:1060))
        (PORT datab (873:873:873) (1044:1044:1044))
        (PORT datac (1028:1028:1028) (1181:1181:1181))
        (PORT datad (931:931:931) (1070:1070:1070))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (798:798:798) (928:928:928))
        (PORT datad (752:752:752) (889:889:889))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3735:3735:3735))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (3219:3219:3219))
        (PORT d[1] (1968:1968:1968) (2342:2342:2342))
        (PORT d[2] (2304:2304:2304) (2708:2708:2708))
        (PORT d[3] (1794:1794:1794) (2094:2094:2094))
        (PORT d[4] (2097:2097:2097) (2456:2456:2456))
        (PORT d[5] (2299:2299:2299) (2620:2620:2620))
        (PORT d[6] (2527:2527:2527) (2876:2876:2876))
        (PORT d[7] (1855:1855:1855) (2193:2193:2193))
        (PORT d[8] (4072:4072:4072) (4696:4696:4696))
        (PORT d[9] (3968:3968:3968) (4489:4489:4489))
        (PORT d[10] (2378:2378:2378) (2733:2733:2733))
        (PORT d[11] (1591:1591:1591) (1875:1875:1875))
        (PORT d[12] (2972:2972:2972) (3469:3469:3469))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1583:1583:1583))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1929:1929:1929))
        (PORT d[1] (1935:1935:1935) (2246:2246:2246))
        (PORT d[2] (2460:2460:2460) (2807:2807:2807))
        (PORT d[3] (1269:1269:1269) (1489:1489:1489))
        (PORT d[4] (2082:2082:2082) (2424:2424:2424))
        (PORT d[5] (1795:1795:1795) (2106:2106:2106))
        (PORT d[6] (1881:1881:1881) (2227:2227:2227))
        (PORT d[7] (1727:1727:1727) (2000:2000:2000))
        (PORT d[8] (1512:1512:1512) (1758:1758:1758))
        (PORT d[9] (2137:2137:2137) (2435:2435:2435))
        (PORT d[10] (1995:1995:1995) (2358:2358:2358))
        (PORT d[11] (1950:1950:1950) (2219:2219:2219))
        (PORT d[12] (1591:1591:1591) (1852:1852:1852))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT stall (2220:2220:2220) (1938:1938:1938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3402:3402:3402))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2429:2429:2429))
        (PORT d[1] (3440:3440:3440) (4029:4029:4029))
        (PORT d[2] (2269:2269:2269) (2661:2661:2661))
        (PORT d[3] (2740:2740:2740) (3190:3190:3190))
        (PORT d[4] (1741:1741:1741) (2003:2003:2003))
        (PORT d[5] (3943:3943:3943) (4461:4461:4461))
        (PORT d[6] (2572:2572:2572) (2956:2956:2956))
        (PORT d[7] (2013:2013:2013) (2390:2390:2390))
        (PORT d[8] (2232:2232:2232) (2528:2528:2528))
        (PORT d[9] (1100:1100:1100) (1244:1244:1244))
        (PORT d[10] (2507:2507:2507) (2916:2916:2916))
        (PORT d[11] (2440:2440:2440) (2850:2850:2850))
        (PORT d[12] (3436:3436:3436) (3953:3953:3953))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1203:1203:1203))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2486:2486:2486))
        (PORT d[1] (2874:2874:2874) (3328:3328:3328))
        (PORT d[2] (2863:2863:2863) (3307:3307:3307))
        (PORT d[3] (2071:2071:2071) (2463:2463:2463))
        (PORT d[4] (2669:2669:2669) (3102:3102:3102))
        (PORT d[5] (3251:3251:3251) (3735:3735:3735))
        (PORT d[6] (1506:1506:1506) (1752:1752:1752))
        (PORT d[7] (2075:2075:2075) (2413:2413:2413))
        (PORT d[8] (1602:1602:1602) (1873:1873:1873))
        (PORT d[9] (1397:1397:1397) (1579:1579:1579))
        (PORT d[10] (879:879:879) (1044:1044:1044))
        (PORT d[11] (2341:2341:2341) (2646:2646:2646))
        (PORT d[12] (1113:1113:1113) (1257:1257:1257))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT stall (2002:2002:2002) (1760:1760:1760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1274:1274:1274))
        (PORT datab (869:869:869) (1040:1040:1040))
        (PORT datac (873:873:873) (1030:1030:1030))
        (PORT datad (1082:1082:1082) (1214:1214:1214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (760:760:760) (870:870:870))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (4437:4437:4437))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (5112:5112:5112))
        (PORT d[1] (3374:3374:3374) (3950:3950:3950))
        (PORT d[2] (2801:2801:2801) (3255:3255:3255))
        (PORT d[3] (2613:2613:2613) (3041:3041:3041))
        (PORT d[4] (1914:1914:1914) (2234:2234:2234))
        (PORT d[5] (3911:3911:3911) (4499:4499:4499))
        (PORT d[6] (3635:3635:3635) (4205:4205:4205))
        (PORT d[7] (1658:1658:1658) (1962:1962:1962))
        (PORT d[8] (3875:3875:3875) (4456:4456:4456))
        (PORT d[9] (6190:6190:6190) (6977:6977:6977))
        (PORT d[10] (3870:3870:3870) (4495:4495:4495))
        (PORT d[11] (2869:2869:2869) (3338:3338:3338))
        (PORT d[12] (3898:3898:3898) (4513:4513:4513))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1693:1693:1693))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2502:2502:2502))
        (PORT d[1] (3081:3081:3081) (3557:3557:3557))
        (PORT d[2] (4540:4540:4540) (5136:5136:5136))
        (PORT d[3] (1190:1190:1190) (1414:1414:1414))
        (PORT d[4] (1624:1624:1624) (1884:1884:1884))
        (PORT d[5] (2012:2012:2012) (2342:2342:2342))
        (PORT d[6] (2955:2955:2955) (3396:3396:3396))
        (PORT d[7] (1934:1934:1934) (2269:2269:2269))
        (PORT d[8] (1643:1643:1643) (1940:1940:1940))
        (PORT d[9] (3139:3139:3139) (3607:3607:3607))
        (PORT d[10] (2532:2532:2532) (2970:2970:2970))
        (PORT d[11] (1774:1774:1774) (2065:2065:2065))
        (PORT d[12] (1732:1732:1732) (2026:2026:2026))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT stall (1727:1727:1727) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3494:3494:3494))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3513:3513:3513))
        (PORT d[1] (1580:1580:1580) (1861:1861:1861))
        (PORT d[2] (2168:2168:2168) (2538:2538:2538))
        (PORT d[3] (2217:2217:2217) (2581:2581:2581))
        (PORT d[4] (2240:2240:2240) (2631:2631:2631))
        (PORT d[5] (4510:4510:4510) (5225:5225:5225))
        (PORT d[6] (4647:4647:4647) (5384:5384:5384))
        (PORT d[7] (1883:1883:1883) (2235:2235:2235))
        (PORT d[8] (4018:4018:4018) (4620:4620:4620))
        (PORT d[9] (3783:3783:3783) (4379:4379:4379))
        (PORT d[10] (1822:1822:1822) (2145:2145:2145))
        (PORT d[11] (2138:2138:2138) (2517:2517:2517))
        (PORT d[12] (3278:3278:3278) (3802:3802:3802))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1849:1849:1849))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3537:3537:3537))
        (PORT d[1] (2758:2758:2758) (3200:3200:3200))
        (PORT d[2] (2056:2056:2056) (2408:2408:2408))
        (PORT d[3] (1807:1807:1807) (2121:2121:2121))
        (PORT d[4] (1859:1859:1859) (2159:2159:2159))
        (PORT d[5] (1880:1880:1880) (2174:2174:2174))
        (PORT d[6] (2673:2673:2673) (3117:3117:3117))
        (PORT d[7] (2395:2395:2395) (2826:2826:2826))
        (PORT d[8] (2075:2075:2075) (2454:2454:2454))
        (PORT d[9] (2229:2229:2229) (2578:2578:2578))
        (PORT d[10] (2961:2961:2961) (3388:3388:3388))
        (PORT d[11] (3592:3592:3592) (4115:4115:4115))
        (PORT d[12] (2223:2223:2223) (2577:2577:2577))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT stall (1608:1608:1608) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1427:1427:1427))
        (PORT datab (1282:1282:1282) (1496:1496:1496))
        (PORT datac (871:871:871) (1028:1028:1028))
        (PORT datad (846:846:846) (1008:1008:1008))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3694:3694:3694))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (3346:3346:3346))
        (PORT d[1] (2560:2560:2560) (2963:2963:2963))
        (PORT d[2] (2516:2516:2516) (2940:2940:2940))
        (PORT d[3] (2698:2698:2698) (3127:3127:3127))
        (PORT d[4] (2243:2243:2243) (2635:2635:2635))
        (PORT d[5] (4194:4194:4194) (4851:4851:4851))
        (PORT d[6] (4801:4801:4801) (5570:5570:5570))
        (PORT d[7] (1837:1837:1837) (2179:2179:2179))
        (PORT d[8] (1492:1492:1492) (1750:1750:1750))
        (PORT d[9] (3753:3753:3753) (4330:4330:4330))
        (PORT d[10] (1876:1876:1876) (2184:2184:2184))
        (PORT d[11] (1642:1642:1642) (1945:1945:1945))
        (PORT d[12] (3648:3648:3648) (4217:4217:4217))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2024:2024:2024))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3542:3542:3542))
        (PORT d[1] (1904:1904:1904) (2206:2206:2206))
        (PORT d[2] (1968:1968:1968) (2287:2287:2287))
        (PORT d[3] (2638:2638:2638) (3072:3072:3072))
        (PORT d[4] (1441:1441:1441) (1669:1669:1669))
        (PORT d[5] (2073:2073:2073) (2403:2403:2403))
        (PORT d[6] (2491:2491:2491) (2905:2905:2905))
        (PORT d[7] (2459:2459:2459) (2908:2908:2908))
        (PORT d[8] (2619:2619:2619) (3001:3001:3001))
        (PORT d[9] (1875:1875:1875) (2183:2183:2183))
        (PORT d[10] (3149:3149:3149) (3603:3603:3603))
        (PORT d[11] (1975:1975:1975) (2242:2242:2242))
        (PORT d[12] (2487:2487:2487) (2866:2866:2866))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT stall (1573:1573:1573) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (4026:4026:4026))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (4223:4223:4223))
        (PORT d[1] (2686:2686:2686) (3174:3174:3174))
        (PORT d[2] (2063:2063:2063) (2414:2414:2414))
        (PORT d[3] (1909:1909:1909) (2248:2248:2248))
        (PORT d[4] (2465:2465:2465) (2885:2885:2885))
        (PORT d[5] (3558:3558:3558) (4096:4096:4096))
        (PORT d[6] (3436:3436:3436) (3972:3972:3972))
        (PORT d[7] (1831:1831:1831) (2160:2160:2160))
        (PORT d[8] (4239:4239:4239) (4869:4869:4869))
        (PORT d[9] (5182:5182:5182) (5830:5830:5830))
        (PORT d[10] (3514:3514:3514) (4063:4063:4063))
        (PORT d[11] (2142:2142:2142) (2509:2509:2509))
        (PORT d[12] (3174:3174:3174) (3692:3692:3692))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2043:2043:2043))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1680:1680:1680))
        (PORT d[1] (2358:2358:2358) (2745:2745:2745))
        (PORT d[2] (3550:3550:3550) (4019:4019:4019))
        (PORT d[3] (1550:1550:1550) (1824:1824:1824))
        (PORT d[4] (1899:1899:1899) (2217:2217:2217))
        (PORT d[5] (2714:2714:2714) (3104:3104:3104))
        (PORT d[6] (2652:2652:2652) (3025:3025:3025))
        (PORT d[7] (1787:1787:1787) (2102:2102:2102))
        (PORT d[8] (1640:1640:1640) (1929:1929:1929))
        (PORT d[9] (2599:2599:2599) (2995:2995:2995))
        (PORT d[10] (1895:1895:1895) (2251:2251:2251))
        (PORT d[11] (2141:2141:2141) (2486:2486:2486))
        (PORT d[12] (1948:1948:1948) (2280:2280:2280))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT stall (1889:1889:1889) (1646:1646:1646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1055:1055:1055))
        (PORT datab (1335:1335:1335) (1493:1493:1493))
        (PORT datac (1514:1514:1514) (1762:1762:1762))
        (PORT datad (846:846:846) (1008:1008:1008))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (757:757:757) (894:894:894))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2577:2577:2577))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4657:4657:4657))
        (PORT d[1] (3755:3755:3755) (4389:4389:4389))
        (PORT d[2] (3419:3419:3419) (3976:3976:3976))
        (PORT d[3] (2865:2865:2865) (3341:3341:3341))
        (PORT d[4] (2469:2469:2469) (2862:2862:2862))
        (PORT d[5] (3930:3930:3930) (4542:4542:4542))
        (PORT d[6] (3794:3794:3794) (4375:4375:4375))
        (PORT d[7] (2617:2617:2617) (3091:3091:3091))
        (PORT d[8] (4006:4006:4006) (4563:4563:4563))
        (PORT d[9] (3309:3309:3309) (3787:3787:3787))
        (PORT d[10] (2082:2082:2082) (2452:2452:2452))
        (PORT d[11] (3249:3249:3249) (3784:3784:3784))
        (PORT d[12] (3848:3848:3848) (4414:4414:4414))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1415:1415:1415))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3349:3349:3349))
        (PORT d[1] (2702:2702:2702) (3137:3137:3137))
        (PORT d[2] (2778:2778:2778) (3220:3220:3220))
        (PORT d[3] (2032:2032:2032) (2397:2397:2397))
        (PORT d[4] (3345:3345:3345) (3908:3908:3908))
        (PORT d[5] (3649:3649:3649) (4188:4188:4188))
        (PORT d[6] (1693:1693:1693) (1959:1959:1959))
        (PORT d[7] (1749:1749:1749) (2065:2065:2065))
        (PORT d[8] (1814:1814:1814) (2137:2137:2137))
        (PORT d[9] (2438:2438:2438) (2820:2820:2820))
        (PORT d[10] (1160:1160:1160) (1383:1383:1383))
        (PORT d[11] (3514:3514:3514) (3997:3997:3997))
        (PORT d[12] (2045:2045:2045) (2359:2359:2359))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT stall (2223:2223:2223) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (3049:3049:3049))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4680:4680:4680) (5255:5255:5255))
        (PORT d[1] (2253:2253:2253) (2656:2656:2656))
        (PORT d[2] (1918:1918:1918) (2247:2247:2247))
        (PORT d[3] (2722:2722:2722) (3172:3172:3172))
        (PORT d[4] (2061:2061:2061) (2418:2418:2418))
        (PORT d[5] (3546:3546:3546) (4087:4087:4087))
        (PORT d[6] (3710:3710:3710) (4233:4233:4233))
        (PORT d[7] (2775:2775:2775) (3244:3244:3244))
        (PORT d[8] (4513:4513:4513) (5191:5191:5191))
        (PORT d[9] (4116:4116:4116) (4622:4622:4622))
        (PORT d[10] (3003:3003:3003) (3439:3439:3439))
        (PORT d[11] (1905:1905:1905) (2233:2233:2233))
        (PORT d[12] (3468:3468:3468) (4023:4023:4023))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1712:1712:1712))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2088:2088:2088))
        (PORT d[1] (2895:2895:2895) (3355:3355:3355))
        (PORT d[2] (3702:3702:3702) (4231:4231:4231))
        (PORT d[3] (1812:1812:1812) (2152:2152:2152))
        (PORT d[4] (3322:3322:3322) (3786:3786:3786))
        (PORT d[5] (3500:3500:3500) (4017:4017:4017))
        (PORT d[6] (1492:1492:1492) (1744:1744:1744))
        (PORT d[7] (1908:1908:1908) (2229:2229:2229))
        (PORT d[8] (1403:1403:1403) (1647:1647:1647))
        (PORT d[9] (3283:3283:3283) (3717:3717:3717))
        (PORT d[10] (1634:1634:1634) (1930:1930:1930))
        (PORT d[11] (3493:3493:3493) (3961:3961:3961))
        (PORT d[12] (2554:2554:2554) (2963:2963:2963))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT stall (2385:2385:2385) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (788:788:788))
        (PORT datab (1487:1487:1487) (1725:1725:1725))
        (PORT datac (457:457:457) (566:566:566))
        (PORT datad (1513:1513:1513) (1760:1760:1760))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3655:3655:3655))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3753:3753:3753))
        (PORT d[1] (2161:2161:2161) (2522:2522:2522))
        (PORT d[2] (2165:2165:2165) (2531:2531:2531))
        (PORT d[3] (2229:2229:2229) (2598:2598:2598))
        (PORT d[4] (2241:2241:2241) (2634:2634:2634))
        (PORT d[5] (4236:4236:4236) (4901:4901:4901))
        (PORT d[6] (4652:4652:4652) (5388:5388:5388))
        (PORT d[7] (1906:1906:1906) (2274:2274:2274))
        (PORT d[8] (4036:4036:4036) (4637:4637:4637))
        (PORT d[9] (3860:3860:3860) (4447:4447:4447))
        (PORT d[10] (2003:2003:2003) (2352:2352:2352))
        (PORT d[11] (2281:2281:2281) (2678:2678:2678))
        (PORT d[12] (3287:3287:3287) (3816:3816:3816))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1967:1967:1967))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3588:3588:3588))
        (PORT d[1] (2944:2944:2944) (3412:3412:3412))
        (PORT d[2] (2235:2235:2235) (2614:2614:2614))
        (PORT d[3] (1973:1973:1973) (2303:2303:2303))
        (PORT d[4] (1848:1848:1848) (2145:2145:2145))
        (PORT d[5] (1879:1879:1879) (2178:2178:2178))
        (PORT d[6] (2769:2769:2769) (3207:3207:3207))
        (PORT d[7] (2212:2212:2212) (2609:2609:2609))
        (PORT d[8] (2064:2064:2064) (2434:2434:2434))
        (PORT d[9] (1692:1692:1692) (1959:1959:1959))
        (PORT d[10] (3132:3132:3132) (3586:3586:3586))
        (PORT d[11] (3593:3593:3593) (4116:4116:4116))
        (PORT d[12] (2230:2230:2230) (2583:2583:2583))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT stall (1621:1621:1621) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3228:3228:3228))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2955:2955:2955))
        (PORT d[1] (2785:2785:2785) (3275:3275:3275))
        (PORT d[2] (3350:3350:3350) (3866:3866:3866))
        (PORT d[3] (1571:1571:1571) (1819:1819:1819))
        (PORT d[4] (2486:2486:2486) (2907:2907:2907))
        (PORT d[5] (1357:1357:1357) (1556:1556:1556))
        (PORT d[6] (4883:4883:4883) (5682:5682:5682))
        (PORT d[7] (1989:1989:1989) (2359:2359:2359))
        (PORT d[8] (3000:3000:3000) (3422:3422:3422))
        (PORT d[9] (2872:2872:2872) (3271:3271:3271))
        (PORT d[10] (1549:1549:1549) (1816:1816:1816))
        (PORT d[11] (1635:1635:1635) (1944:1944:1944))
        (PORT d[12] (2749:2749:2749) (3204:3204:3204))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1739:1739:1739))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1818:1818:1818))
        (PORT d[1] (2907:2907:2907) (3368:3368:3368))
        (PORT d[2] (2001:2001:2001) (2327:2327:2327))
        (PORT d[3] (2407:2407:2407) (2797:2797:2797))
        (PORT d[4] (1928:1928:1928) (2256:2256:2256))
        (PORT d[5] (2207:2207:2207) (2510:2510:2510))
        (PORT d[6] (1222:1222:1222) (1446:1446:1446))
        (PORT d[7] (2183:2183:2183) (2579:2579:2579))
        (PORT d[8] (1527:1527:1527) (1756:1756:1756))
        (PORT d[9] (1782:1782:1782) (2061:2061:2061))
        (PORT d[10] (1405:1405:1405) (1595:1595:1595))
        (PORT d[11] (1423:1423:1423) (1613:1613:1613))
        (PORT d[12] (2474:2474:2474) (2884:2884:2884))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT stall (1452:1452:1452) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1384:1384:1384))
        (PORT datab (1205:1205:1205) (1402:1402:1402))
        (PORT datac (445:445:445) (553:553:553))
        (PORT datad (662:662:662) (768:768:768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (701:701:701))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (752:752:752) (851:851:851))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3987:3987:3987))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3622:3622:3622))
        (PORT d[1] (2294:2294:2294) (2719:2719:2719))
        (PORT d[2] (1892:1892:1892) (2214:2214:2214))
        (PORT d[3] (2212:2212:2212) (2576:2576:2576))
        (PORT d[4] (2215:2215:2215) (2585:2585:2585))
        (PORT d[5] (2816:2816:2816) (3209:3209:3209))
        (PORT d[6] (3728:3728:3728) (4284:4284:4284))
        (PORT d[7] (1804:1804:1804) (2123:2123:2123))
        (PORT d[8] (4157:4157:4157) (4785:4785:4785))
        (PORT d[9] (4500:4500:4500) (5085:5085:5085))
        (PORT d[10] (3012:3012:3012) (3436:3436:3436))
        (PORT d[11] (2005:2005:2005) (2330:2330:2330))
        (PORT d[12] (2973:2973:2973) (3461:3461:3461))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1968:1968:1968))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1513:1513:1513))
        (PORT d[1] (2176:2176:2176) (2533:2533:2533))
        (PORT d[2] (2820:2820:2820) (3203:3203:3203))
        (PORT d[3] (1808:1808:1808) (2128:2128:2128))
        (PORT d[4] (2057:2057:2057) (2398:2398:2398))
        (PORT d[5] (2957:2957:2957) (3362:3362:3362))
        (PORT d[6] (2477:2477:2477) (2827:2827:2827))
        (PORT d[7] (1533:1533:1533) (1802:1802:1802))
        (PORT d[8] (1429:1429:1429) (1681:1681:1681))
        (PORT d[9] (2762:2762:2762) (3158:3158:3158))
        (PORT d[10] (1836:1836:1836) (2175:2175:2175))
        (PORT d[11] (2349:2349:2349) (2730:2730:2730))
        (PORT d[12] (1826:1826:1826) (2119:2119:2119))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT stall (1853:1853:1853) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2956:2956:2956))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (4276:4276:4276))
        (PORT d[1] (3397:3397:3397) (3975:3975:3975))
        (PORT d[2] (3356:3356:3356) (3908:3908:3908))
        (PORT d[3] (2677:2677:2677) (3119:3119:3119))
        (PORT d[4] (2303:2303:2303) (2678:2678:2678))
        (PORT d[5] (3919:3919:3919) (4526:4526:4526))
        (PORT d[6] (3626:3626:3626) (4179:4179:4179))
        (PORT d[7] (2950:2950:2950) (3474:3474:3474))
        (PORT d[8] (3658:3658:3658) (4161:4161:4161))
        (PORT d[9] (2949:2949:2949) (3379:3379:3379))
        (PORT d[10] (2035:2035:2035) (2395:2395:2395))
        (PORT d[11] (2912:2912:2912) (3407:3407:3407))
        (PORT d[12] (3521:3521:3521) (4044:4044:4044))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1791:1791:1791))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2931:2931:2931))
        (PORT d[1] (2525:2525:2525) (2926:2926:2926))
        (PORT d[2] (2599:2599:2599) (3017:3017:3017))
        (PORT d[3] (2206:2206:2206) (2600:2600:2600))
        (PORT d[4] (3148:3148:3148) (3694:3694:3694))
        (PORT d[5] (3302:3302:3302) (3798:3798:3798))
        (PORT d[6] (1504:1504:1504) (1748:1748:1748))
        (PORT d[7] (1774:1774:1774) (2096:2096:2096))
        (PORT d[8] (1829:1829:1829) (2157:2157:2157))
        (PORT d[9] (3426:3426:3426) (3983:3983:3983))
        (PORT d[10] (1347:1347:1347) (1595:1595:1595))
        (PORT d[11] (3343:3343:3343) (3796:3796:3796))
        (PORT d[12] (2911:2911:2911) (3399:3399:3399))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT stall (1849:1849:1849) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (788:788:788))
        (PORT datab (1413:1413:1413) (1645:1645:1645))
        (PORT datac (455:455:455) (564:564:564))
        (PORT datad (1186:1186:1186) (1385:1385:1385))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2760:2760:2760))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (4478:4478:4478))
        (PORT d[1] (3594:3594:3594) (4211:4211:4211))
        (PORT d[2] (3569:3569:3569) (4143:4143:4143))
        (PORT d[3] (2861:2861:2861) (3338:3338:3338))
        (PORT d[4] (2451:2451:2451) (2840:2840:2840))
        (PORT d[5] (3938:3938:3938) (4561:4561:4561))
        (PORT d[6] (3781:3781:3781) (4355:4355:4355))
        (PORT d[7] (2622:2622:2622) (3096:3096:3096))
        (PORT d[8] (3810:3810:3810) (4329:4329:4329))
        (PORT d[9] (3153:3153:3153) (3614:3614:3614))
        (PORT d[10] (2042:2042:2042) (2403:2403:2403))
        (PORT d[11] (3082:3082:3082) (3597:3597:3597))
        (PORT d[12] (3691:3691:3691) (4235:4235:4235))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1648:1648:1648))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (3125:3125:3125))
        (PORT d[1] (2702:2702:2702) (3136:3136:3136))
        (PORT d[2] (2922:2922:2922) (3377:3377:3377))
        (PORT d[3] (2033:2033:2033) (2398:2398:2398))
        (PORT d[4] (3332:3332:3332) (3902:3902:3902))
        (PORT d[5] (3474:3474:3474) (3991:3991:3991))
        (PORT d[6] (1699:1699:1699) (1969:1969:1969))
        (PORT d[7] (1914:1914:1914) (2251:2251:2251))
        (PORT d[8] (1972:1972:1972) (2317:2317:2317))
        (PORT d[9] (2467:2467:2467) (2859:2859:2859))
        (PORT d[10] (1314:1314:1314) (1553:1553:1553))
        (PORT d[11] (3520:3520:3520) (4000:4000:4000))
        (PORT d[12] (1886:1886:1886) (2178:2178:2178))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (2049:2049:2049) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (3182:3182:3182))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3932:3932:3932))
        (PORT d[1] (3163:3163:3163) (3705:3705:3705))
        (PORT d[2] (3084:3084:3084) (3604:3604:3604))
        (PORT d[3] (2481:2481:2481) (2903:2903:2903))
        (PORT d[4] (2103:2103:2103) (2446:2446:2446))
        (PORT d[5] (4124:4124:4124) (4757:4757:4757))
        (PORT d[6] (5969:5969:5969) (6928:6928:6928))
        (PORT d[7] (2600:2600:2600) (3073:3073:3073))
        (PORT d[8] (3478:3478:3478) (3960:3960:3960))
        (PORT d[9] (2677:2677:2677) (3081:3081:3081))
        (PORT d[10] (2019:2019:2019) (2375:2375:2375))
        (PORT d[11] (2738:2738:2738) (3208:3208:3208))
        (PORT d[12] (3340:3340:3340) (3834:3834:3834))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1574:1574:1574))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2726:2726:2726))
        (PORT d[1] (2482:2482:2482) (2875:2875:2875))
        (PORT d[2] (2406:2406:2406) (2793:2793:2793))
        (PORT d[3] (2535:2535:2535) (2967:2967:2967))
        (PORT d[4] (2957:2957:2957) (3464:3464:3464))
        (PORT d[5] (3101:3101:3101) (3560:3560:3560))
        (PORT d[6] (1362:1362:1362) (1589:1589:1589))
        (PORT d[7] (2309:2309:2309) (2719:2719:2719))
        (PORT d[8] (2547:2547:2547) (2969:2969:2969))
        (PORT d[9] (3242:3242:3242) (3776:3776:3776))
        (PORT d[10] (1320:1320:1320) (1551:1551:1551))
        (PORT d[11] (3164:3164:3164) (3596:3596:3596))
        (PORT d[12] (2705:2705:2705) (3161:3161:3161))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT stall (1782:1782:1782) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (790:790:790))
        (PORT datab (1081:1081:1081) (1266:1266:1266))
        (PORT datac (453:453:453) (561:561:561))
        (PORT datad (1250:1250:1250) (1443:1443:1443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3475:3475:3475))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3529:3529:3529))
        (PORT d[1] (1582:1582:1582) (1865:1865:1865))
        (PORT d[2] (2160:2160:2160) (2529:2529:2529))
        (PORT d[3] (2180:2180:2180) (2537:2537:2537))
        (PORT d[4] (2063:2063:2063) (2430:2430:2430))
        (PORT d[5] (4172:4172:4172) (4826:4826:4826))
        (PORT d[6] (4463:4463:4463) (5169:5169:5169))
        (PORT d[7] (2218:2218:2218) (2616:2616:2616))
        (PORT d[8] (3856:3856:3856) (4428:4428:4428))
        (PORT d[9] (3610:3610:3610) (4175:4175:4175))
        (PORT d[10] (1823:1823:1823) (2146:2146:2146))
        (PORT d[11] (2286:2286:2286) (2688:2688:2688))
        (PORT d[12] (3116:3116:3116) (3621:3621:3621))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1657:1657:1657))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3529:3529:3529))
        (PORT d[1] (2764:2764:2764) (3204:3204:3204))
        (PORT d[2] (2065:2065:2065) (2417:2417:2417))
        (PORT d[3] (1632:1632:1632) (1916:1916:1916))
        (PORT d[4] (1877:1877:1877) (2180:2180:2180))
        (PORT d[5] (1898:1898:1898) (2197:2197:2197))
        (PORT d[6] (2628:2628:2628) (3053:3053:3053))
        (PORT d[7] (2424:2424:2424) (2862:2862:2862))
        (PORT d[8] (3061:3061:3061) (3523:3523:3523))
        (PORT d[9] (2208:2208:2208) (2551:2551:2551))
        (PORT d[10] (2953:2953:2953) (3379:3379:3379))
        (PORT d[11] (3571:3571:3571) (4090:4090:4090))
        (PORT d[12] (2010:2010:2010) (2328:2328:2328))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT stall (1803:1803:1803) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2946:2946:2946))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2172:2172:2172))
        (PORT d[1] (2058:2058:2058) (2419:2419:2419))
        (PORT d[2] (2594:2594:2594) (3056:3056:3056))
        (PORT d[3] (1914:1914:1914) (2243:2243:2243))
        (PORT d[4] (1733:1733:1733) (2026:2026:2026))
        (PORT d[5] (2262:2262:2262) (2562:2562:2562))
        (PORT d[6] (5121:5121:5121) (5951:5951:5951))
        (PORT d[7] (2361:2361:2361) (2780:2780:2780))
        (PORT d[8] (2406:2406:2406) (2714:2714:2714))
        (PORT d[9] (2499:2499:2499) (2857:2857:2857))
        (PORT d[10] (1130:1130:1130) (1319:1319:1319))
        (PORT d[11] (2294:2294:2294) (2710:2710:2710))
        (PORT d[12] (2310:2310:2310) (2674:2674:2674))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1405:1405:1405))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2540:2540:2540))
        (PORT d[1] (2641:2641:2641) (3068:3068:3068))
        (PORT d[2] (1565:1565:1565) (1831:1831:1831))
        (PORT d[3] (1918:1918:1918) (2253:2253:2253))
        (PORT d[4] (2360:2360:2360) (2754:2754:2754))
        (PORT d[5] (2039:2039:2039) (2303:2303:2303))
        (PORT d[6] (1553:1553:1553) (1821:1821:1821))
        (PORT d[7] (1884:1884:1884) (2209:2209:2209))
        (PORT d[8] (1801:1801:1801) (2029:2029:2029))
        (PORT d[9] (1925:1925:1925) (2237:2237:2237))
        (PORT d[10] (2230:2230:2230) (2547:2547:2547))
        (PORT d[11] (1976:1976:1976) (2224:2224:2224))
        (PORT d[12] (2400:2400:2400) (2797:2797:2797))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT stall (1769:1769:1769) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (794:794:794))
        (PORT datab (1140:1140:1140) (1335:1335:1335))
        (PORT datac (447:447:447) (554:554:554))
        (PORT datad (1033:1033:1033) (1191:1191:1191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3207:3207:3207))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2897:2897:2897))
        (PORT d[1] (2222:2222:2222) (2591:2591:2591))
        (PORT d[2] (2327:2327:2327) (2724:2724:2724))
        (PORT d[3] (2348:2348:2348) (2733:2733:2733))
        (PORT d[4] (1841:1841:1841) (2172:2172:2172))
        (PORT d[5] (3754:3754:3754) (4349:4349:4349))
        (PORT d[6] (4460:4460:4460) (5184:5184:5184))
        (PORT d[7] (1814:1814:1814) (2151:2151:2151))
        (PORT d[8] (3604:3604:3604) (4129:4129:4129))
        (PORT d[9] (3255:3255:3255) (3769:3769:3769))
        (PORT d[10] (1705:1705:1705) (1996:1996:1996))
        (PORT d[11] (1805:1805:1805) (2135:2135:2135))
        (PORT d[12] (3155:3155:3155) (3661:3661:3661))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1814:1814:1814))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (3317:3317:3317))
        (PORT d[1] (2368:2368:2368) (2755:2755:2755))
        (PORT d[2] (1597:1597:1597) (1863:1863:1863))
        (PORT d[3] (2061:2061:2061) (2407:2407:2407))
        (PORT d[4] (2281:2281:2281) (2655:2655:2655))
        (PORT d[5] (1928:1928:1928) (2243:2243:2243))
        (PORT d[6] (1937:1937:1937) (2274:2274:2274))
        (PORT d[7] (2674:2674:2674) (3156:3156:3156))
        (PORT d[8] (2253:2253:2253) (2583:2583:2583))
        (PORT d[9] (1898:1898:1898) (2214:2214:2214))
        (PORT d[10] (2605:2605:2605) (2977:2977:2977))
        (PORT d[11] (3396:3396:3396) (3874:3874:3874))
        (PORT d[12] (2145:2145:2145) (2481:2481:2481))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT stall (2112:2112:2112) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3612:3612:3612))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2893:2893:2893))
        (PORT d[1] (1959:1959:1959) (2290:2290:2290))
        (PORT d[2] (2133:2133:2133) (2498:2498:2498))
        (PORT d[3] (1989:1989:1989) (2321:2321:2321))
        (PORT d[4] (2026:2026:2026) (2382:2382:2382))
        (PORT d[5] (4117:4117:4117) (4754:4754:4754))
        (PORT d[6] (4784:4784:4784) (5546:5546:5546))
        (PORT d[7] (1814:1814:1814) (2145:2145:2145))
        (PORT d[8] (3609:3609:3609) (4134:4134:4134))
        (PORT d[9] (3486:3486:3486) (4033:4033:4033))
        (PORT d[10] (1392:1392:1392) (1644:1644:1644))
        (PORT d[11] (2198:2198:2198) (2584:2584:2584))
        (PORT d[12] (3146:3146:3146) (3651:3651:3651))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1631:1631:1631))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2967:2967:2967))
        (PORT d[1] (2514:2514:2514) (2912:2912:2912))
        (PORT d[2] (1629:1629:1629) (1897:1897:1897))
        (PORT d[3] (1841:1841:1841) (2150:2150:2150))
        (PORT d[4] (2074:2074:2074) (2404:2404:2404))
        (PORT d[5] (2038:2038:2038) (2367:2367:2367))
        (PORT d[6] (1667:1667:1667) (1971:1971:1971))
        (PORT d[7] (2690:2690:2690) (3178:3178:3178))
        (PORT d[8] (2877:2877:2877) (3315:3315:3315))
        (PORT d[9] (2258:2258:2258) (2625:2625:2625))
        (PORT d[10] (2443:2443:2443) (2796:2796:2796))
        (PORT d[11] (3514:3514:3514) (4003:4003:4003))
        (PORT d[12] (1774:1774:1774) (2055:2055:2055))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT stall (2052:2052:2052) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1391:1391:1391))
        (PORT datab (1245:1245:1245) (1430:1430:1430))
        (PORT datac (451:451:451) (559:559:559))
        (PORT datad (659:659:659) (764:764:764))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (404:404:404) (495:495:495))
        (PORT datad (397:397:397) (477:477:477))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (743:743:743))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3590:3590:3590))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (4452:4452:4452))
        (PORT d[1] (1812:1812:1812) (2109:2109:2109))
        (PORT d[2] (1553:1553:1553) (1826:1826:1826))
        (PORT d[3] (2436:2436:2436) (2847:2847:2847))
        (PORT d[4] (2984:2984:2984) (3484:3484:3484))
        (PORT d[5] (4703:4703:4703) (5424:5424:5424))
        (PORT d[6] (4906:4906:4906) (5666:5666:5666))
        (PORT d[7] (1431:1431:1431) (1698:1698:1698))
        (PORT d[8] (1673:1673:1673) (1957:1957:1957))
        (PORT d[9] (3442:3442:3442) (3977:3977:3977))
        (PORT d[10] (2412:2412:2412) (2788:2788:2788))
        (PORT d[11] (1214:1214:1214) (1431:1431:1431))
        (PORT d[12] (4343:4343:4343) (4995:4995:4995))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1352:1352:1352))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1237:1237:1237))
        (PORT d[1] (1335:1335:1335) (1515:1515:1515))
        (PORT d[2] (2710:2710:2710) (3137:3137:3137))
        (PORT d[3] (880:880:880) (1027:1027:1027))
        (PORT d[4] (1267:1267:1267) (1472:1472:1472))
        (PORT d[5] (1664:1664:1664) (1905:1905:1905))
        (PORT d[6] (1633:1633:1633) (1917:1917:1917))
        (PORT d[7] (1775:1775:1775) (2094:2094:2094))
        (PORT d[8] (1776:1776:1776) (2087:2087:2087))
        (PORT d[9] (1065:1065:1065) (1245:1245:1245))
        (PORT d[10] (1771:1771:1771) (2097:2097:2097))
        (PORT d[11] (1563:1563:1563) (1837:1837:1837))
        (PORT d[12] (1415:1415:1415) (1643:1643:1643))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT stall (1412:1412:1412) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3618:3618:3618))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (4110:4110:4110))
        (PORT d[1] (3260:3260:3260) (3826:3826:3826))
        (PORT d[2] (1945:1945:1945) (2300:2300:2300))
        (PORT d[3] (2582:2582:2582) (2998:2998:2998))
        (PORT d[4] (1703:1703:1703) (1957:1957:1957))
        (PORT d[5] (3781:3781:3781) (4279:4279:4279))
        (PORT d[6] (2137:2137:2137) (2465:2465:2465))
        (PORT d[7] (2057:2057:2057) (2441:2441:2441))
        (PORT d[8] (3699:3699:3699) (4219:4219:4219))
        (PORT d[9] (1431:1431:1431) (1621:1621:1621))
        (PORT d[10] (2326:2326:2326) (2711:2711:2711))
        (PORT d[11] (3066:3066:3066) (3575:3575:3575))
        (PORT d[12] (3264:3264:3264) (3760:3760:3760))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1448:1448:1448))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2266:2266:2266))
        (PORT d[1] (2682:2682:2682) (3108:3108:3108))
        (PORT d[2] (2669:2669:2669) (3085:3085:3085))
        (PORT d[3] (2046:2046:2046) (2429:2429:2429))
        (PORT d[4] (2485:2485:2485) (2896:2896:2896))
        (PORT d[5] (3055:3055:3055) (3507:3507:3507))
        (PORT d[6] (1327:1327:1327) (1550:1550:1550))
        (PORT d[7] (2079:2079:2079) (2436:2436:2436))
        (PORT d[8] (2358:2358:2358) (2760:2760:2760))
        (PORT d[9] (1356:1356:1356) (1526:1526:1526))
        (PORT d[10] (1599:1599:1599) (1866:1866:1866))
        (PORT d[11] (2738:2738:2738) (3119:3119:3119))
        (PORT d[12] (1281:1281:1281) (1436:1436:1436))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT stall (1812:1812:1812) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (792:792:792))
        (PORT datab (866:866:866) (999:999:999))
        (PORT datac (449:449:449) (557:557:557))
        (PORT datad (1028:1028:1028) (1176:1176:1176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3752:3752:3752))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3660:3660:3660))
        (PORT d[1] (1143:1143:1143) (1334:1334:1334))
        (PORT d[2] (3877:3877:3877) (4459:4459:4459))
        (PORT d[3] (1209:1209:1209) (1409:1409:1409))
        (PORT d[4] (2483:2483:2483) (2878:2878:2878))
        (PORT d[5] (1683:1683:1683) (1940:1940:1940))
        (PORT d[6] (5263:5263:5263) (6108:6108:6108))
        (PORT d[7] (1981:1981:1981) (2349:2349:2349))
        (PORT d[8] (3369:3369:3369) (3851:3851:3851))
        (PORT d[9] (1153:1153:1153) (1332:1332:1332))
        (PORT d[10] (1942:1942:1942) (2270:2270:2270))
        (PORT d[11] (1969:1969:1969) (2321:2321:2321))
        (PORT d[12] (1500:1500:1500) (1732:1732:1732))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1321:1321:1321))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2240:2240:2240))
        (PORT d[1] (1107:1107:1107) (1266:1266:1266))
        (PORT d[2] (2493:2493:2493) (2870:2870:2870))
        (PORT d[3] (1644:1644:1644) (1930:1930:1930))
        (PORT d[4] (2124:2124:2124) (2483:2483:2483))
        (PORT d[5] (1364:1364:1364) (1544:1544:1544))
        (PORT d[6] (1435:1435:1435) (1699:1699:1699))
        (PORT d[7] (1986:1986:1986) (2338:2338:2338))
        (PORT d[8] (903:903:903) (1031:1031:1031))
        (PORT d[9] (1590:1590:1590) (1844:1844:1844))
        (PORT d[10] (1468:1468:1468) (1759:1759:1759))
        (PORT d[11] (1455:1455:1455) (1661:1661:1661))
        (PORT d[12] (2068:2068:2068) (2404:2404:2404))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT stall (1499:1499:1499) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3969:3969:3969))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3476:3476:3476))
        (PORT d[1] (2148:2148:2148) (2550:2550:2550))
        (PORT d[2] (1888:1888:1888) (2208:2208:2208))
        (PORT d[3] (1844:1844:1844) (2158:2158:2158))
        (PORT d[4] (2083:2083:2083) (2443:2443:2443))
        (PORT d[5] (2875:2875:2875) (3283:3283:3283))
        (PORT d[6] (3460:3460:3460) (3987:3987:3987))
        (PORT d[7] (1790:1790:1790) (2105:2105:2105))
        (PORT d[8] (4298:4298:4298) (4946:4946:4946))
        (PORT d[9] (4681:4681:4681) (5295:5295:5295))
        (PORT d[10] (2871:2871:2871) (3277:3277:3277))
        (PORT d[11] (2207:2207:2207) (2565:2565:2565))
        (PORT d[12] (2971:2971:2971) (3454:3454:3454))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1609:1609:1609))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1751:1751:1751))
        (PORT d[1] (2309:2309:2309) (2680:2680:2680))
        (PORT d[2] (2819:2819:2819) (3203:3203:3203))
        (PORT d[3] (1638:1638:1638) (1935:1935:1935))
        (PORT d[4] (2219:2219:2219) (2579:2579:2579))
        (PORT d[5] (3243:3243:3243) (3688:3688:3688))
        (PORT d[6] (2509:2509:2509) (2869:2869:2869))
        (PORT d[7] (1679:1679:1679) (1960:1960:1960))
        (PORT d[8] (1451:1451:1451) (1711:1711:1711))
        (PORT d[9] (2383:2383:2383) (2738:2738:2738))
        (PORT d[10] (1841:1841:1841) (2175:2175:2175))
        (PORT d[11] (2676:2676:2676) (3103:3103:3103))
        (PORT d[12] (1994:1994:1994) (2324:2324:2324))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT stall (1718:1718:1718) (1523:1523:1523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (778:778:778))
        (PORT datab (1306:1306:1306) (1527:1527:1527))
        (PORT datac (449:449:449) (556:556:556))
        (PORT datad (661:661:661) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (407:407:407) (499:499:499))
        (PORT datad (160:160:160) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3499:3499:3499))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3571:3571:3571))
        (PORT d[1] (1340:1340:1340) (1570:1570:1570))
        (PORT d[2] (2525:2525:2525) (2950:2950:2950))
        (PORT d[3] (2873:2873:2873) (3326:3326:3326))
        (PORT d[4] (2432:2432:2432) (2859:2859:2859))
        (PORT d[5] (4199:4199:4199) (4855:4855:4855))
        (PORT d[6] (4834:4834:4834) (5611:5611:5611))
        (PORT d[7] (1656:1656:1656) (1968:1968:1968))
        (PORT d[8] (3411:3411:3411) (3914:3914:3914))
        (PORT d[9] (3795:3795:3795) (4388:4388:4388))
        (PORT d[10] (2064:2064:2064) (2399:2399:2399))
        (PORT d[11] (1600:1600:1600) (1891:1891:1891))
        (PORT d[12] (3976:3976:3976) (4592:4592:4592))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1356:1356:1356))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3806:3806:3806))
        (PORT d[1] (1906:1906:1906) (2212:2212:2212))
        (PORT d[2] (2154:2154:2154) (2501:2501:2501))
        (PORT d[3] (2647:2647:2647) (3082:3082:3082))
        (PORT d[4] (1451:1451:1451) (1681:1681:1681))
        (PORT d[5] (2254:2254:2254) (2612:2612:2612))
        (PORT d[6] (2513:2513:2513) (2930:2930:2930))
        (PORT d[7] (2480:2480:2480) (2934:2934:2934))
        (PORT d[8] (1574:1574:1574) (1814:1814:1814))
        (PORT d[9] (2049:2049:2049) (2382:2382:2382))
        (PORT d[10] (3319:3319:3319) (3794:3794:3794))
        (PORT d[11] (3716:3716:3716) (4233:4233:4233))
        (PORT d[12] (1780:1780:1780) (2067:2067:2067))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT stall (1559:1559:1559) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2966:2966:2966))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2646:2646:2646))
        (PORT d[1] (2446:2446:2446) (2886:2886:2886))
        (PORT d[2] (2295:2295:2295) (2698:2698:2698))
        (PORT d[3] (1955:1955:1955) (2298:2298:2298))
        (PORT d[4] (2019:2019:2019) (2354:2354:2354))
        (PORT d[5] (2776:2776:2776) (3126:3126:3126))
        (PORT d[6] (2066:2066:2066) (2387:2387:2387))
        (PORT d[7] (2279:2279:2279) (2701:2701:2701))
        (PORT d[8] (2561:2561:2561) (2887:2887:2887))
        (PORT d[9] (2595:2595:2595) (2990:2990:2990))
        (PORT d[10] (1229:1229:1229) (1452:1452:1452))
        (PORT d[11] (2627:2627:2627) (3084:3084:3084))
        (PORT d[12] (2182:2182:2182) (2522:2522:2522))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1758:1758:1758))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2274:2274:2274))
        (PORT d[1] (2509:2509:2509) (2916:2916:2916))
        (PORT d[2] (1586:1586:1586) (1842:1842:1842))
        (PORT d[3] (2443:2443:2443) (2889:2889:2889))
        (PORT d[4] (2682:2682:2682) (3124:3124:3124))
        (PORT d[5] (2314:2314:2314) (2604:2604:2604))
        (PORT d[6] (1467:1467:1467) (1707:1707:1707))
        (PORT d[7] (2270:2270:2270) (2662:2662:2662))
        (PORT d[8] (2379:2379:2379) (2697:2697:2697))
        (PORT d[9] (2143:2143:2143) (2505:2505:2505))
        (PORT d[10] (2562:2562:2562) (2920:2920:2920))
        (PORT d[11] (2370:2370:2370) (2667:2667:2667))
        (PORT d[12] (2144:2144:2144) (2519:2519:2519))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT stall (1763:1763:1763) (1562:1562:1562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1261:1261:1261))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (158:158:158) (209:209:209))
        (PORT datad (1242:1242:1242) (1449:1449:1449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4684:4684:4684))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5041:5041:5041) (5710:5710:5710))
        (PORT d[1] (3749:3749:3749) (4383:4383:4383))
        (PORT d[2] (1642:1642:1642) (1906:1906:1906))
        (PORT d[3] (3154:3154:3154) (3655:3655:3655))
        (PORT d[4] (2447:2447:2447) (2842:2842:2842))
        (PORT d[5] (4441:4441:4441) (5102:5102:5102))
        (PORT d[6] (4453:4453:4453) (5134:5134:5134))
        (PORT d[7] (2277:2277:2277) (2664:2664:2664))
        (PORT d[8] (4963:4963:4963) (5703:5703:5703))
        (PORT d[9] (6710:6710:6710) (7561:7561:7561))
        (PORT d[10] (3341:3341:3341) (3899:3899:3899))
        (PORT d[11] (3580:3580:3580) (4167:4167:4167))
        (PORT d[12] (4424:4424:4424) (5109:5109:5109))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1602:1602:1602))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (3288:3288:3288))
        (PORT d[1] (2551:2551:2551) (2967:2967:2967))
        (PORT d[2] (3398:3398:3398) (3954:3954:3954))
        (PORT d[3] (1757:1757:1757) (2062:2062:2062))
        (PORT d[4] (2048:2048:2048) (2375:2375:2375))
        (PORT d[5] (1692:1692:1692) (1961:1961:1961))
        (PORT d[6] (3108:3108:3108) (3631:3631:3631))
        (PORT d[7] (2164:2164:2164) (2544:2544:2544))
        (PORT d[8] (1658:1658:1658) (1955:1955:1955))
        (PORT d[9] (2004:2004:2004) (2348:2348:2348))
        (PORT d[10] (2258:2258:2258) (2662:2662:2662))
        (PORT d[11] (1527:1527:1527) (1776:1776:1776))
        (PORT d[12] (1691:1691:1691) (1978:1978:1978))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT stall (1598:1598:1598) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2758:2758:2758))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2413:2413:2413))
        (PORT d[1] (2358:2358:2358) (2751:2751:2751))
        (PORT d[2] (2435:2435:2435) (2879:2879:2879))
        (PORT d[3] (1695:1695:1695) (1989:1989:1989))
        (PORT d[4] (1592:1592:1592) (1870:1870:1870))
        (PORT d[5] (2047:2047:2047) (2332:2332:2332))
        (PORT d[6] (5023:5023:5023) (5855:5855:5855))
        (PORT d[7] (2521:2521:2521) (2962:2962:2962))
        (PORT d[8] (2423:2423:2423) (2741:2741:2741))
        (PORT d[9] (2220:2220:2220) (2561:2561:2561))
        (PORT d[10] (1177:1177:1177) (1387:1387:1387))
        (PORT d[11] (2296:2296:2296) (2715:2715:2715))
        (PORT d[12] (2145:2145:2145) (2494:2494:2494))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1488:1488:1488))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2931:2931:2931))
        (PORT d[1] (2473:2473:2473) (2869:2869:2869))
        (PORT d[2] (1164:1164:1164) (1345:1345:1345))
        (PORT d[3] (1871:1871:1871) (2215:2215:2215))
        (PORT d[4] (2312:2312:2312) (2693:2693:2693))
        (PORT d[5] (2067:2067:2067) (2339:2339:2339))
        (PORT d[6] (1375:1375:1375) (1623:1623:1623))
        (PORT d[7] (2028:2028:2028) (2372:2372:2372))
        (PORT d[8] (1792:1792:1792) (2023:2023:2023))
        (PORT d[9] (1923:1923:1923) (2234:2234:2234))
        (PORT d[10] (2302:2302:2302) (2637:2637:2637))
        (PORT d[11] (1725:1725:1725) (1957:1957:1957))
        (PORT d[12] (2303:2303:2303) (2699:2699:2699))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT stall (1474:1474:1474) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1540:1540:1540))
        (PORT datab (164:164:164) (219:219:219))
        (PORT datac (158:158:158) (208:208:208))
        (PORT datad (1251:1251:1251) (1441:1441:1441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (156:156:156) (204:204:204))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (700:700:700))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1025:1025:1025) (1199:1199:1199))
        (PORT datad (319:319:319) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (608:608:608))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (1028:1028:1028) (1203:1203:1203))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3381:3381:3381))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3718:3718:3718))
        (PORT d[1] (2898:2898:2898) (3411:3411:3411))
        (PORT d[2] (2293:2293:2293) (2686:2686:2686))
        (PORT d[3] (2120:2120:2120) (2479:2479:2479))
        (PORT d[4] (1235:1235:1235) (1431:1431:1431))
        (PORT d[5] (3571:3571:3571) (4039:4039:4039))
        (PORT d[6] (1784:1784:1784) (2070:2070:2070))
        (PORT d[7] (2427:2427:2427) (2862:2862:2862))
        (PORT d[8] (3359:3359:3359) (3833:3833:3833))
        (PORT d[9] (1645:1645:1645) (1866:1866:1866))
        (PORT d[10] (2145:2145:2145) (2507:2507:2507))
        (PORT d[11] (2713:2713:2713) (3178:3178:3178))
        (PORT d[12] (2704:2704:2704) (3112:3112:3112))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1668:1668:1668))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (3322:3322:3322))
        (PORT d[1] (2482:2482:2482) (2879:2879:2879))
        (PORT d[2] (2337:2337:2337) (2701:2701:2701))
        (PORT d[3] (2231:2231:2231) (2639:2639:2639))
        (PORT d[4] (2298:2298:2298) (2681:2681:2681))
        (PORT d[5] (3216:3216:3216) (3695:3695:3695))
        (PORT d[6] (1011:1011:1011) (1193:1193:1193))
        (PORT d[7] (1883:1883:1883) (2210:2210:2210))
        (PORT d[8] (2011:2011:2011) (2358:2358:2358))
        (PORT d[9] (2253:2253:2253) (2612:2612:2612))
        (PORT d[10] (1256:1256:1256) (1474:1474:1474))
        (PORT d[11] (2897:2897:2897) (3285:3285:3285))
        (PORT d[12] (1592:1592:1592) (1841:1841:1841))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT stall (1613:1613:1613) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3906:3906:3906))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3473:3473:3473))
        (PORT d[1] (2482:2482:2482) (2917:2917:2917))
        (PORT d[2] (2719:2719:2719) (3194:3194:3194))
        (PORT d[3] (1863:1863:1863) (2184:2184:2184))
        (PORT d[4] (1583:1583:1583) (1859:1859:1859))
        (PORT d[5] (2848:2848:2848) (3250:3250:3250))
        (PORT d[6] (3026:3026:3026) (3440:3440:3440))
        (PORT d[7] (2201:2201:2201) (2585:2585:2585))
        (PORT d[8] (3823:3823:3823) (4399:4399:4399))
        (PORT d[9] (4167:4167:4167) (4712:4712:4712))
        (PORT d[10] (2743:2743:2743) (3155:3155:3155))
        (PORT d[11] (2105:2105:2105) (2457:2457:2457))
        (PORT d[12] (3348:3348:3348) (3906:3906:3906))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1396:1396:1396))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2143:2143:2143))
        (PORT d[1] (2302:2302:2302) (2668:2668:2668))
        (PORT d[2] (1945:1945:1945) (2216:2216:2216))
        (PORT d[3] (1236:1236:1236) (1444:1444:1444))
        (PORT d[4] (2422:2422:2422) (2808:2808:2808))
        (PORT d[5] (1591:1591:1591) (1810:1810:1810))
        (PORT d[6] (1713:1713:1713) (2035:2035:2035))
        (PORT d[7] (1469:1469:1469) (1729:1729:1729))
        (PORT d[8] (1528:1528:1528) (1782:1782:1782))
        (PORT d[9] (1726:1726:1726) (1951:1951:1951))
        (PORT d[10] (1605:1605:1605) (1903:1903:1903))
        (PORT d[11] (1975:1975:1975) (2245:2245:2245))
        (PORT d[12] (1606:1606:1606) (1867:1867:1867))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT stall (1552:1552:1552) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1564:1564:1564))
        (PORT datab (176:176:176) (233:233:233))
        (PORT datac (1285:1285:1285) (1478:1478:1478))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3788:3788:3788))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (4240:4240:4240))
        (PORT d[1] (1632:1632:1632) (1908:1908:1908))
        (PORT d[2] (1544:1544:1544) (1815:1815:1815))
        (PORT d[3] (2270:2270:2270) (2660:2660:2660))
        (PORT d[4] (2793:2793:2793) (3267:3267:3267))
        (PORT d[5] (4716:4716:4716) (5441:5441:5441))
        (PORT d[6] (4727:4727:4727) (5462:5462:5462))
        (PORT d[7] (1579:1579:1579) (1860:1860:1860))
        (PORT d[8] (1511:1511:1511) (1772:1772:1772))
        (PORT d[9] (3287:3287:3287) (3801:3801:3801))
        (PORT d[10] (2598:2598:2598) (3001:3001:3001))
        (PORT d[11] (1951:1951:1951) (2285:2285:2285))
        (PORT d[12] (2775:2775:2775) (3226:3226:3226))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1559:1559:1559))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1258:1258:1258))
        (PORT d[1] (2266:2266:2266) (2618:2618:2618))
        (PORT d[2] (2533:2533:2533) (2934:2934:2934))
        (PORT d[3] (1541:1541:1541) (1816:1816:1816))
        (PORT d[4] (1439:1439:1439) (1665:1665:1665))
        (PORT d[5] (1821:1821:1821) (2083:2083:2083))
        (PORT d[6] (1469:1469:1469) (1733:1733:1733))
        (PORT d[7] (1761:1761:1761) (2076:2076:2076))
        (PORT d[8] (1886:1886:1886) (2157:2157:2157))
        (PORT d[9] (1059:1059:1059) (1234:1234:1234))
        (PORT d[10] (1831:1831:1831) (2161:2161:2161))
        (PORT d[11] (1592:1592:1592) (1872:1872:1872))
        (PORT d[12] (2120:2120:2120) (2440:2440:2440))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT stall (1521:1521:1521) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3624:3624:3624))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3690:3690:3690))
        (PORT d[1] (2470:2470:2470) (2891:2891:2891))
        (PORT d[2] (1880:1880:1880) (2207:2207:2207))
        (PORT d[3] (2343:2343:2343) (2735:2735:2735))
        (PORT d[4] (1835:1835:1835) (2150:2150:2150))
        (PORT d[5] (3002:3002:3002) (3455:3455:3455))
        (PORT d[6] (2782:2782:2782) (3189:3189:3189))
        (PORT d[7] (2056:2056:2056) (2431:2431:2431))
        (PORT d[8] (2995:2995:2995) (3377:3377:3377))
        (PORT d[9] (2930:2930:2930) (3318:3318:3318))
        (PORT d[10] (2724:2724:2724) (3122:3122:3122))
        (PORT d[11] (1771:1771:1771) (2061:2061:2061))
        (PORT d[12] (2811:2811:2811) (3279:3279:3279))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1602:1602:1602))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1401:1401:1401))
        (PORT d[1] (2857:2857:2857) (3316:3316:3316))
        (PORT d[2] (3134:3134:3134) (3582:3582:3582))
        (PORT d[3] (2588:2588:2588) (3053:3053:3053))
        (PORT d[4] (2634:2634:2634) (2992:2992:2992))
        (PORT d[5] (3065:3065:3065) (3522:3522:3522))
        (PORT d[6] (1669:1669:1669) (1971:1971:1971))
        (PORT d[7] (1950:1950:1950) (2269:2269:2269))
        (PORT d[8] (1564:1564:1564) (1832:1832:1832))
        (PORT d[9] (1902:1902:1902) (2202:2202:2202))
        (PORT d[10] (1315:1315:1315) (1541:1541:1541))
        (PORT d[11] (2946:2946:2946) (3322:3322:3322))
        (PORT d[12] (1862:1862:1862) (2167:2167:2167))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT stall (2305:2305:2305) (2008:2008:2008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (554:554:554))
        (PORT datab (1104:1104:1104) (1265:1265:1265))
        (PORT datac (383:383:383) (471:471:471))
        (PORT datad (1359:1359:1359) (1587:1587:1587))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4698:4698:4698))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3956:3956:3956))
        (PORT d[1] (2858:2858:2858) (3319:3319:3319))
        (PORT d[2] (2382:2382:2382) (2777:2777:2777))
        (PORT d[3] (3239:3239:3239) (3736:3736:3736))
        (PORT d[4] (3124:3124:3124) (3633:3633:3633))
        (PORT d[5] (5090:5090:5090) (5856:5856:5856))
        (PORT d[6] (3824:3824:3824) (4423:4423:4423))
        (PORT d[7] (2516:2516:2516) (2966:2966:2966))
        (PORT d[8] (1871:1871:1871) (2182:2182:2182))
        (PORT d[9] (4756:4756:4756) (5468:5468:5468))
        (PORT d[10] (2958:2958:2958) (3456:3456:3456))
        (PORT d[11] (3217:3217:3217) (3755:3755:3755))
        (PORT d[12] (4139:4139:4139) (4786:4786:4786))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1423:1423:1423))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4694:4694:4694))
        (PORT d[1] (2322:2322:2322) (2691:2691:2691))
        (PORT d[2] (3018:3018:3018) (3517:3517:3517))
        (PORT d[3] (1116:1116:1116) (1307:1307:1307))
        (PORT d[4] (2187:2187:2187) (2519:2519:2519))
        (PORT d[5] (2048:2048:2048) (2362:2362:2362))
        (PORT d[6] (3090:3090:3090) (3614:3614:3614))
        (PORT d[7] (2546:2546:2546) (2984:2984:2984))
        (PORT d[8] (2011:2011:2011) (2356:2356:2356))
        (PORT d[9] (1625:1625:1625) (1886:1886:1886))
        (PORT d[10] (3844:3844:3844) (4378:4378:4378))
        (PORT d[11] (1671:1671:1671) (1957:1957:1957))
        (PORT d[12] (1888:1888:1888) (2199:2199:2199))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT stall (1477:1477:1477) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3655:3655:3655))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2800:2800:2800))
        (PORT d[1] (2066:2066:2066) (2452:2452:2452))
        (PORT d[2] (2583:2583:2583) (3012:3012:3012))
        (PORT d[3] (2252:2252:2252) (2635:2635:2635))
        (PORT d[4] (2084:2084:2084) (2441:2441:2441))
        (PORT d[5] (1842:1842:1842) (2099:2099:2099))
        (PORT d[6] (2804:2804:2804) (3226:3226:3226))
        (PORT d[7] (2053:2053:2053) (2424:2424:2424))
        (PORT d[8] (3483:3483:3483) (3968:3968:3968))
        (PORT d[9] (4109:4109:4109) (4655:4655:4655))
        (PORT d[10] (2435:2435:2435) (2780:2780:2780))
        (PORT d[11] (1363:1363:1363) (1594:1594:1594))
        (PORT d[12] (1883:1883:1883) (2183:2183:2183))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1509:1509:1509))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1283:1283:1283))
        (PORT d[1] (2307:2307:2307) (2678:2678:2678))
        (PORT d[2] (2259:2259:2259) (2561:2561:2561))
        (PORT d[3] (1416:1416:1416) (1683:1683:1683))
        (PORT d[4] (1793:1793:1793) (2052:2052:2052))
        (PORT d[5] (2213:2213:2213) (2598:2598:2598))
        (PORT d[6] (2015:2015:2015) (2372:2372:2372))
        (PORT d[7] (1626:1626:1626) (1912:1912:1912))
        (PORT d[8] (1352:1352:1352) (1583:1583:1583))
        (PORT d[9] (1932:1932:1932) (2185:2185:2185))
        (PORT d[10] (1571:1571:1571) (1857:1857:1857))
        (PORT d[11] (1915:1915:1915) (2164:2164:2164))
        (PORT d[12] (1653:1653:1653) (1939:1939:1939))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT stall (2159:2159:2159) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1255:1255:1255))
        (PORT datab (1250:1250:1250) (1479:1479:1479))
        (PORT datac (377:377:377) (464:464:464))
        (PORT datad (424:424:424) (526:526:526))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2911:2911:2911))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2406:2406:2406))
        (PORT d[1] (2330:2330:2330) (2725:2725:2725))
        (PORT d[2] (2425:2425:2425) (2867:2867:2867))
        (PORT d[3] (1885:1885:1885) (2207:2207:2207))
        (PORT d[4] (1610:1610:1610) (1892:1892:1892))
        (PORT d[5] (2170:2170:2170) (2466:2466:2466))
        (PORT d[6] (5179:5179:5179) (6035:6035:6035))
        (PORT d[7] (2510:2510:2510) (2948:2948:2948))
        (PORT d[8] (2288:2288:2288) (2587:2587:2587))
        (PORT d[9] (2376:2376:2376) (2738:2738:2738))
        (PORT d[10] (1181:1181:1181) (1392:1392:1392))
        (PORT d[11] (2319:2319:2319) (2745:2745:2745))
        (PORT d[12] (2274:2274:2274) (2626:2626:2626))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1552:1552:1552))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2945:2945:2945))
        (PORT d[1] (2135:2135:2135) (2465:2465:2465))
        (PORT d[2] (1603:1603:1603) (1885:1885:1885))
        (PORT d[3] (1853:1853:1853) (2192:2192:2192))
        (PORT d[4] (2166:2166:2166) (2542:2542:2542))
        (PORT d[5] (1904:1904:1904) (2155:2155:2155))
        (PORT d[6] (1387:1387:1387) (1635:1635:1635))
        (PORT d[7] (1737:1737:1737) (2052:2052:2052))
        (PORT d[8] (2001:2001:2001) (2263:2263:2263))
        (PORT d[9] (1943:1943:1943) (2261:2261:2261))
        (PORT d[10] (2277:2277:2277) (2606:2606:2606))
        (PORT d[11] (2003:2003:2003) (2267:2267:2267))
        (PORT d[12] (2295:2295:2295) (2689:2689:2689))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT stall (1686:1686:1686) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3690:3690:3690))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (4511:4511:4511))
        (PORT d[1] (1601:1601:1601) (1890:1890:1890))
        (PORT d[2] (2279:2279:2279) (2672:2672:2672))
        (PORT d[3] (2199:2199:2199) (2572:2572:2572))
        (PORT d[4] (2530:2530:2530) (2932:2932:2932))
        (PORT d[5] (3709:3709:3709) (4257:4257:4257))
        (PORT d[6] (3154:3154:3154) (3622:3622:3622))
        (PORT d[7] (2786:2786:2786) (3268:3268:3268))
        (PORT d[8] (1994:1994:1994) (2286:2286:2286))
        (PORT d[9] (2260:2260:2260) (2563:2563:2563))
        (PORT d[10] (3044:3044:3044) (3495:3495:3495))
        (PORT d[11] (2200:2200:2200) (2555:2555:2555))
        (PORT d[12] (3571:3571:3571) (4161:4161:4161))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1181:1181:1181))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2044:2044:2044))
        (PORT d[1] (3232:3232:3232) (3749:3749:3749))
        (PORT d[2] (3162:3162:3162) (3619:3619:3619))
        (PORT d[3] (1389:1389:1389) (1639:1639:1639))
        (PORT d[4] (3205:3205:3205) (3644:3644:3644))
        (PORT d[5] (2722:2722:2722) (3159:3159:3159))
        (PORT d[6] (1608:1608:1608) (1907:1907:1907))
        (PORT d[7] (1111:1111:1111) (1307:1307:1307))
        (PORT d[8] (1218:1218:1218) (1440:1440:1440))
        (PORT d[9] (1690:1690:1690) (1960:1960:1960))
        (PORT d[10] (1252:1252:1252) (1463:1463:1463))
        (PORT d[11] (3287:3287:3287) (3724:3724:3724))
        (PORT d[12] (2380:2380:2380) (2765:2765:2765))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT stall (2144:2144:2144) (1866:1866:1866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (556:556:556))
        (PORT datab (1413:1413:1413) (1652:1652:1652))
        (PORT datac (380:380:380) (467:467:467))
        (PORT datad (1083:1083:1083) (1265:1265:1265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3712:3712:3712))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3362:3362:3362))
        (PORT d[1] (2401:2401:2401) (2788:2788:2788))
        (PORT d[2] (2515:2515:2515) (2941:2941:2941))
        (PORT d[3] (2696:2696:2696) (3124:3124:3124))
        (PORT d[4] (2224:2224:2224) (2610:2610:2610))
        (PORT d[5] (4008:4008:4008) (4636:4636:4636))
        (PORT d[6] (4643:4643:4643) (5392:5392:5392))
        (PORT d[7] (2010:2010:2010) (2379:2379:2379))
        (PORT d[8] (1665:1665:1665) (1947:1947:1947))
        (PORT d[9] (3747:3747:3747) (4323:4323:4323))
        (PORT d[10] (2043:2043:2043) (2377:2377:2377))
        (PORT d[11] (1633:1633:1633) (1932:1932:1932))
        (PORT d[12] (2884:2884:2884) (3351:3351:3351))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1190:1190:1190))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3781:3781:3781))
        (PORT d[1] (1917:1917:1917) (2221:2221:2221))
        (PORT d[2] (1967:1967:1967) (2286:2286:2286))
        (PORT d[3] (2614:2614:2614) (3043:3043:3043))
        (PORT d[4] (1463:1463:1463) (1696:1696:1696))
        (PORT d[5] (2074:2074:2074) (2406:2406:2406))
        (PORT d[6] (2326:2326:2326) (2713:2713:2713))
        (PORT d[7] (2835:2835:2835) (3337:3337:3337))
        (PORT d[8] (2616:2616:2616) (2994:2994:2994))
        (PORT d[9] (1867:1867:1867) (2175:2175:2175))
        (PORT d[10] (3135:3135:3135) (3583:3583:3583))
        (PORT d[11] (3540:3540:3540) (4032:4032:4032))
        (PORT d[12] (1761:1761:1761) (2036:2036:2036))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT stall (1562:1562:1562) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2954:2954:2954))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1457:1457:1457))
        (PORT d[1] (2243:2243:2243) (2649:2649:2649))
        (PORT d[2] (2796:2796:2796) (3295:3295:3295))
        (PORT d[3] (2278:2278:2278) (2666:2666:2666))
        (PORT d[4] (2120:2120:2120) (2472:2472:2472))
        (PORT d[5] (2439:2439:2439) (2782:2782:2782))
        (PORT d[6] (1429:1429:1429) (1661:1661:1661))
        (PORT d[7] (2949:2949:2949) (3463:3463:3463))
        (PORT d[8] (2111:2111:2111) (2392:2392:2392))
        (PORT d[9] (2755:2755:2755) (3185:3185:3185))
        (PORT d[10] (1580:1580:1580) (1842:1842:1842))
        (PORT d[11] (1826:1826:1826) (2153:2153:2153))
        (PORT d[12] (2658:2658:2658) (3079:3079:3079))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1465:1465:1465))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3185:3185:3185))
        (PORT d[1] (2269:2269:2269) (2629:2629:2629))
        (PORT d[2] (1135:1135:1135) (1307:1307:1307))
        (PORT d[3] (2361:2361:2361) (2800:2800:2800))
        (PORT d[4] (2109:2109:2109) (2453:2453:2453))
        (PORT d[5] (1606:1606:1606) (1818:1818:1818))
        (PORT d[6] (1185:1185:1185) (1398:1398:1398))
        (PORT d[7] (2224:2224:2224) (2602:2602:2602))
        (PORT d[8] (1851:1851:1851) (2110:2110:2110))
        (PORT d[9] (1725:1725:1725) (1997:1997:1997))
        (PORT d[10] (1560:1560:1560) (1844:1844:1844))
        (PORT d[11] (1538:1538:1538) (1744:1744:1744))
        (PORT d[12] (2069:2069:2069) (2418:2418:2418))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT stall (1251:1251:1251) (1135:1135:1135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (555:555:555))
        (PORT datab (486:486:486) (588:588:588))
        (PORT datac (1104:1104:1104) (1261:1261:1261))
        (PORT datad (1118:1118:1118) (1284:1284:1284))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (369:369:369) (438:438:438))
        (PORT datad (345:345:345) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (120:120:120) (139:139:139))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3452:3452:3452))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (3291:3291:3291))
        (PORT d[1] (1582:1582:1582) (1858:1858:1858))
        (PORT d[2] (1961:1961:1961) (2295:2295:2295))
        (PORT d[3] (2031:2031:2031) (2372:2372:2372))
        (PORT d[4] (2035:2035:2035) (2389:2389:2389))
        (PORT d[5] (4062:4062:4062) (4704:4704:4704))
        (PORT d[6] (4083:4083:4083) (4735:4735:4735))
        (PORT d[7] (2057:2057:2057) (2439:2439:2439))
        (PORT d[8] (3657:3657:3657) (4205:4205:4205))
        (PORT d[9] (3267:3267:3267) (3780:3780:3780))
        (PORT d[10] (1486:1486:1486) (1761:1761:1761))
        (PORT d[11] (2117:2117:2117) (2488:2488:2488))
        (PORT d[12] (2956:2956:2956) (3439:3439:3439))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1907:1907:1907))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3521:3521:3521))
        (PORT d[1] (2243:2243:2243) (2600:2600:2600))
        (PORT d[2] (1698:1698:1698) (1998:1998:1998))
        (PORT d[3] (1512:1512:1512) (1786:1786:1786))
        (PORT d[4] (1846:1846:1846) (2141:2141:2141))
        (PORT d[5] (1779:1779:1779) (2070:2070:2070))
        (PORT d[6] (2007:2007:2007) (2353:2353:2353))
        (PORT d[7] (2437:2437:2437) (2875:2875:2875))
        (PORT d[8] (2728:2728:2728) (3139:3139:3139))
        (PORT d[9] (1822:1822:1822) (2126:2126:2126))
        (PORT d[10] (2636:2636:2636) (3021:3021:3021))
        (PORT d[11] (3752:3752:3752) (4293:4293:4293))
        (PORT d[12] (1888:1888:1888) (2206:2206:2206))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT stall (1833:1833:1833) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (4176:4176:4176))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4710:4710:4710))
        (PORT d[1] (928:928:928) (1095:1095:1095))
        (PORT d[2] (1150:1150:1150) (1354:1354:1354))
        (PORT d[3] (1359:1359:1359) (1572:1572:1572))
        (PORT d[4] (2117:2117:2117) (2464:2464:2464))
        (PORT d[5] (2019:2019:2019) (2316:2316:2316))
        (PORT d[6] (494:494:494) (581:581:581))
        (PORT d[7] (1754:1754:1754) (2062:2062:2062))
        (PORT d[8] (1028:1028:1028) (1186:1186:1186))
        (PORT d[9] (1534:1534:1534) (1775:1775:1775))
        (PORT d[10] (1013:1013:1013) (1175:1175:1175))
        (PORT d[11] (1676:1676:1676) (1963:1963:1963))
        (PORT d[12] (512:512:512) (602:602:602))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (963:963:963))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2655:2655:2655))
        (PORT d[1] (913:913:913) (1051:1051:1051))
        (PORT d[2] (1276:1276:1276) (1467:1467:1467))
        (PORT d[3] (701:701:701) (824:824:824))
        (PORT d[4] (922:922:922) (1061:1061:1061))
        (PORT d[5] (1242:1242:1242) (1412:1412:1412))
        (PORT d[6] (715:715:715) (809:809:809))
        (PORT d[7] (730:730:730) (842:842:842))
        (PORT d[8] (1848:1848:1848) (2161:2161:2161))
        (PORT d[9] (1388:1388:1388) (1608:1608:1608))
        (PORT d[10] (1643:1643:1643) (1952:1952:1952))
        (PORT d[11] (1008:1008:1008) (1166:1166:1166))
        (PORT d[12] (1184:1184:1184) (1373:1373:1373))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT stall (1364:1364:1364) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1654:1654:1654))
        (PORT datab (175:175:175) (231:231:231))
        (PORT datac (547:547:547) (613:613:613))
        (PORT datad (151:151:151) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (4235:4235:4235))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (4473:4473:4473))
        (PORT d[1] (2485:2485:2485) (2939:2939:2939))
        (PORT d[2] (2256:2256:2256) (2638:2638:2638))
        (PORT d[3] (2431:2431:2431) (2833:2833:2833))
        (PORT d[4] (2633:2633:2633) (3072:3072:3072))
        (PORT d[5] (3395:3395:3395) (3914:3914:3914))
        (PORT d[6] (3272:3272:3272) (3788:3788:3788))
        (PORT d[7] (1985:1985:1985) (2335:2335:2335))
        (PORT d[8] (4074:4074:4074) (4686:4686:4686))
        (PORT d[9] (5362:5362:5362) (6041:6041:6041))
        (PORT d[10] (3341:3341:3341) (3863:3863:3863))
        (PORT d[11] (2312:2312:2312) (2704:2704:2704))
        (PORT d[12] (3181:3181:3181) (3699:3699:3699))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1759:1759:1759))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1871:1871:1871))
        (PORT d[1] (2378:2378:2378) (2768:2768:2768))
        (PORT d[2] (3842:3842:3842) (4351:4351:4351))
        (PORT d[3] (1396:1396:1396) (1658:1658:1658))
        (PORT d[4] (2074:2074:2074) (2413:2413:2413))
        (PORT d[5] (2732:2732:2732) (3124:3124:3124))
        (PORT d[6] (2855:2855:2855) (3265:3265:3265))
        (PORT d[7] (1953:1953:1953) (2285:2285:2285))
        (PORT d[8] (1809:1809:1809) (2120:2120:2120))
        (PORT d[9] (2594:2594:2594) (2991:2991:2991))
        (PORT d[10] (1978:1978:1978) (2337:2337:2337))
        (PORT d[11] (1995:1995:1995) (2321:2321:2321))
        (PORT d[12] (1939:1939:1939) (2266:2266:2266))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT stall (2249:2249:2249) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3933:3933:3933))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3342:3342:3342))
        (PORT d[1] (3123:3123:3123) (3652:3652:3652))
        (PORT d[2] (4026:4026:4026) (4621:4621:4621))
        (PORT d[3] (1668:1668:1668) (1921:1921:1921))
        (PORT d[4] (2903:2903:2903) (3395:3395:3395))
        (PORT d[5] (1676:1676:1676) (1933:1933:1933))
        (PORT d[6] (5263:5263:5263) (6108:6108:6108))
        (PORT d[7] (1987:1987:1987) (2361:2361:2361))
        (PORT d[8] (3209:3209:3209) (3670:3670:3670))
        (PORT d[9] (985:985:985) (1130:1130:1130))
        (PORT d[10] (1946:1946:1946) (2276:2276:2276))
        (PORT d[11] (1024:1024:1024) (1178:1178:1178))
        (PORT d[12] (2038:2038:2038) (2329:2329:2329))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1204:1204:1204))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2259:2259:2259))
        (PORT d[1] (1119:1119:1119) (1282:1282:1282))
        (PORT d[2] (2346:2346:2346) (2716:2716:2716))
        (PORT d[3] (1492:1492:1492) (1753:1753:1753))
        (PORT d[4] (2123:2123:2123) (2482:2482:2482))
        (PORT d[5] (1363:1363:1363) (1543:1543:1543))
        (PORT d[6] (1435:1435:1435) (1708:1708:1708))
        (PORT d[7] (1981:1981:1981) (2335:2335:2335))
        (PORT d[8] (1904:1904:1904) (2194:2194:2194))
        (PORT d[9] (1566:1566:1566) (1815:1815:1815))
        (PORT d[10] (1472:1472:1472) (1762:1762:1762))
        (PORT d[11] (1289:1289:1289) (1475:1475:1475))
        (PORT d[12] (1906:1906:1906) (2220:2220:2220))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT stall (1625:1625:1625) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1748:1748:1748))
        (PORT datab (1017:1017:1017) (1138:1138:1138))
        (PORT datac (160:160:160) (210:210:210))
        (PORT datad (144:144:144) (187:187:187))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (372:372:372))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3762:3762:3762))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (3241:3241:3241))
        (PORT d[1] (2127:2127:2127) (2519:2519:2519))
        (PORT d[2] (2321:2321:2321) (2729:2729:2729))
        (PORT d[3] (1693:1693:1693) (1993:1993:1993))
        (PORT d[4] (2105:2105:2105) (2465:2465:2465))
        (PORT d[5] (2493:2493:2493) (2845:2845:2845))
        (PORT d[6] (2678:2678:2678) (3046:3046:3046))
        (PORT d[7] (1856:1856:1856) (2194:2194:2194))
        (PORT d[8] (4060:4060:4060) (4677:4677:4677))
        (PORT d[9] (3978:3978:3978) (4498:4498:4498))
        (PORT d[10] (2611:2611:2611) (2986:2986:2986))
        (PORT d[11] (1760:1760:1760) (2068:2068:2068))
        (PORT d[12] (2962:2962:2962) (3457:3457:3457))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1648:1648:1648))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1914:1914:1914))
        (PORT d[1] (1920:1920:1920) (2223:2223:2223))
        (PORT d[2] (2619:2619:2619) (2982:2982:2982))
        (PORT d[3] (1111:1111:1111) (1309:1309:1309))
        (PORT d[4] (2248:2248:2248) (2617:2617:2617))
        (PORT d[5] (1785:1785:1785) (2087:2087:2087))
        (PORT d[6] (1902:1902:1902) (2153:2153:2153))
        (PORT d[7] (1745:1745:1745) (2022:2022:2022))
        (PORT d[8] (2095:2095:2095) (2439:2439:2439))
        (PORT d[9] (1911:1911:1911) (2158:2158:2158))
        (PORT d[10] (2168:2168:2168) (2558:2558:2558))
        (PORT d[11] (1952:1952:1952) (2223:2223:2223))
        (PORT d[12] (1593:1593:1593) (1858:1858:1858))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT stall (1530:1530:1530) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3776:3776:3776))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1719:1719:1719))
        (PORT d[1] (1810:1810:1810) (2147:2147:2147))
        (PORT d[2] (2091:2091:2091) (2423:2423:2423))
        (PORT d[3] (1586:1586:1586) (1841:1841:1841))
        (PORT d[4] (1732:1732:1732) (2023:2023:2023))
        (PORT d[5] (2532:2532:2532) (2881:2881:2881))
        (PORT d[6] (1035:1035:1035) (1192:1192:1192))
        (PORT d[7] (1473:1473:1473) (1711:1711:1711))
        (PORT d[8] (2098:2098:2098) (2389:2389:2389))
        (PORT d[9] (4990:4990:4990) (5661:5661:5661))
        (PORT d[10] (1259:1259:1259) (1452:1452:1452))
        (PORT d[11] (910:910:910) (1050:1050:1050))
        (PORT d[12] (1086:1086:1086) (1259:1259:1259))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1011:1011:1011))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (978:978:978))
        (PORT d[1] (3256:3256:3256) (3766:3766:3766))
        (PORT d[2] (1441:1441:1441) (1643:1643:1643))
        (PORT d[3] (1379:1379:1379) (1633:1633:1633))
        (PORT d[4] (920:920:920) (1065:1065:1065))
        (PORT d[5] (2116:2116:2116) (2462:2462:2462))
        (PORT d[6] (1385:1385:1385) (1625:1625:1625))
        (PORT d[7] (1612:1612:1612) (1887:1887:1887))
        (PORT d[8] (1130:1130:1130) (1321:1321:1321))
        (PORT d[9] (1019:1019:1019) (1167:1167:1167))
        (PORT d[10] (1491:1491:1491) (1744:1744:1744))
        (PORT d[11] (1111:1111:1111) (1258:1258:1258))
        (PORT d[12] (1039:1039:1039) (1193:1193:1193))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT stall (2170:2170:2170) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (862:862:862))
        (PORT datab (1485:1485:1485) (1720:1720:1720))
        (PORT datac (702:702:702) (829:829:829))
        (PORT datad (615:615:615) (702:702:702))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (483:483:483) (552:552:552))
        (PORT datad (592:592:592) (674:674:674))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (4430:4430:4430))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (5313:5313:5313))
        (PORT d[1] (3233:3233:3233) (3801:3801:3801))
        (PORT d[2] (2024:2024:2024) (2363:2363:2363))
        (PORT d[3] (2946:2946:2946) (3420:3420:3420))
        (PORT d[4] (1939:1939:1939) (2272:2272:2272))
        (PORT d[5] (3916:3916:3916) (4502:4502:4502))
        (PORT d[6] (3636:3636:3636) (4205:4205:4205))
        (PORT d[7] (1836:1836:1836) (2168:2168:2168))
        (PORT d[8] (4431:4431:4431) (5098:5098:5098))
        (PORT d[9] (6095:6095:6095) (6872:6872:6872))
        (PORT d[10] (3849:3849:3849) (4438:4438:4438))
        (PORT d[11] (2859:2859:2859) (3326:3326:3326))
        (PORT d[12] (3893:3893:3893) (4502:4502:4502))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1655:1655:1655))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2676:2676:2676))
        (PORT d[1] (3081:3081:3081) (3557:3557:3557))
        (PORT d[2] (4547:4547:4547) (5145:5145:5145))
        (PORT d[3] (1349:1349:1349) (1593:1593:1593))
        (PORT d[4] (1677:1677:1677) (1954:1954:1954))
        (PORT d[5] (1843:1843:1843) (2143:2143:2143))
        (PORT d[6] (3062:3062:3062) (3513:3513:3513))
        (PORT d[7] (1945:1945:1945) (2281:2281:2281))
        (PORT d[8] (1653:1653:1653) (1946:1946:1946))
        (PORT d[9] (1853:1853:1853) (2163:2163:2163))
        (PORT d[10] (2701:2701:2701) (3163:3163:3163))
        (PORT d[11] (1784:1784:1784) (2073:2073:2073))
        (PORT d[12] (1734:1734:1734) (2031:2031:2031))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT stall (1899:1899:1899) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (587:587:587))
        (PORT datab (1685:1685:1685) (1928:1928:1928))
        (PORT datac (686:686:686) (811:811:811))
        (PORT datad (678:678:678) (811:811:811))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (700:700:700))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (322:322:322) (372:372:372))
        (PORT datad (572:572:572) (650:650:650))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (443:443:443))
        (PORT datab (568:568:568) (679:679:679))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3156:3156:3156) (3647:3647:3647))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (194:194:194))
        (PORT datab (478:478:478) (552:552:552))
        (PORT datad (431:431:431) (509:509:509))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (585:585:585))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (612:612:612) (713:713:713))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~1feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2773:2773:2773) (3179:3179:3179))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3809:3809:3809))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3785:3785:3785))
        (PORT d[1] (3962:3962:3962) (4628:4628:4628))
        (PORT d[2] (1530:1530:1530) (1789:1789:1789))
        (PORT d[3] (3425:3425:3425) (3953:3953:3953))
        (PORT d[4] (2627:2627:2627) (3043:3043:3043))
        (PORT d[5] (4636:4636:4636) (5325:5325:5325))
        (PORT d[6] (3849:3849:3849) (4455:4455:4455))
        (PORT d[7] (2359:2359:2359) (2754:2754:2754))
        (PORT d[8] (2203:2203:2203) (2563:2563:2563))
        (PORT d[9] (4777:4777:4777) (5496:5496:5496))
        (PORT d[10] (2950:2950:2950) (3443:3443:3443))
        (PORT d[11] (3223:3223:3223) (3759:3759:3759))
        (PORT d[12] (4154:4154:4154) (4806:4806:4806))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1518:1518:1518))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1444:1444:1444))
        (PORT d[1] (2337:2337:2337) (2718:2718:2718))
        (PORT d[2] (3194:3194:3194) (3726:3726:3726))
        (PORT d[3] (972:972:972) (1154:1154:1154))
        (PORT d[4] (1454:1454:1454) (1675:1675:1675))
        (PORT d[5] (2040:2040:2040) (2355:2355:2355))
        (PORT d[6] (3385:3385:3385) (3943:3943:3943))
        (PORT d[7] (2338:2338:2338) (2740:2740:2740))
        (PORT d[8] (1845:1845:1845) (2179:2179:2179))
        (PORT d[9] (1438:1438:1438) (1677:1677:1677))
        (PORT d[10] (2432:2432:2432) (2859:2859:2859))
        (PORT d[11] (1759:1759:1759) (2057:2057:2057))
        (PORT d[12] (1880:1880:1880) (2192:2192:2192))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT stall (1363:1363:1363) (1205:1205:1205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (3091:3091:3091))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (4235:4235:4235))
        (PORT d[1] (2635:2635:2635) (3075:3075:3075))
        (PORT d[2] (2054:2054:2054) (2397:2397:2397))
        (PORT d[3] (1824:1824:1824) (2141:2141:2141))
        (PORT d[4] (2190:2190:2190) (2554:2554:2554))
        (PORT d[5] (3500:3500:3500) (4019:4019:4019))
        (PORT d[6] (2969:2969:2969) (3401:3401:3401))
        (PORT d[7] (2441:2441:2441) (2879:2879:2879))
        (PORT d[8] (3212:3212:3212) (3633:3633:3633))
        (PORT d[9] (2600:2600:2600) (2946:2946:2946))
        (PORT d[10] (2680:2680:2680) (3082:3082:3082))
        (PORT d[11] (1517:1517:1517) (1783:1783:1783))
        (PORT d[12] (2981:2981:2981) (3470:3470:3470))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1778:1778:1778))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1781:1781:1781))
        (PORT d[1] (2553:2553:2553) (2980:2980:2980))
        (PORT d[2] (2947:2947:2947) (3373:3373:3373))
        (PORT d[3] (2802:2802:2802) (3300:3300:3300))
        (PORT d[4] (2835:2835:2835) (3222:3222:3222))
        (PORT d[5] (2452:2452:2452) (2847:2847:2847))
        (PORT d[6] (1766:1766:1766) (2086:2086:2086))
        (PORT d[7] (1493:1493:1493) (1746:1746:1746))
        (PORT d[8] (1775:1775:1775) (2075:2075:2075))
        (PORT d[9] (1893:1893:1893) (2196:2196:2196))
        (PORT d[10] (1150:1150:1150) (1363:1363:1363))
        (PORT d[11] (3306:3306:3306) (3733:3733:3733))
        (PORT d[12] (1853:1853:1853) (2166:2166:2166))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT stall (2326:2326:2326) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1566:1566:1566))
        (PORT datab (727:727:727) (859:859:859))
        (PORT datac (1622:1622:1622) (1890:1890:1890))
        (PORT datad (875:875:875) (1027:1027:1027))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3680:3680:3680))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3866:3866:3866))
        (PORT d[1] (1800:1800:1800) (2132:2132:2132))
        (PORT d[2] (1652:1652:1652) (1951:1951:1951))
        (PORT d[3] (1443:1443:1443) (1684:1684:1684))
        (PORT d[4] (1364:1364:1364) (1616:1616:1616))
        (PORT d[5] (1645:1645:1645) (1882:1882:1882))
        (PORT d[6] (3212:3212:3212) (3665:3665:3665))
        (PORT d[7] (2593:2593:2593) (3039:3039:3039))
        (PORT d[8] (4047:4047:4047) (4665:4665:4665))
        (PORT d[9] (4747:4747:4747) (5371:5371:5371))
        (PORT d[10] (3096:3096:3096) (3551:3551:3551))
        (PORT d[11] (2294:2294:2294) (2670:2670:2670))
        (PORT d[12] (3836:3836:3836) (4458:4458:4458))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1283:1283:1283))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2542:2542:2542))
        (PORT d[1] (1883:1883:1883) (2175:2175:2175))
        (PORT d[2] (1954:1954:1954) (2226:2226:2226))
        (PORT d[3] (1069:1069:1069) (1256:1256:1256))
        (PORT d[4] (2758:2758:2758) (3186:3186:3186))
        (PORT d[5] (1591:1591:1591) (1858:1858:1858))
        (PORT d[6] (2256:2256:2256) (2669:2669:2669))
        (PORT d[7] (1142:1142:1142) (1322:1322:1322))
        (PORT d[8] (1837:1837:1837) (2132:2132:2132))
        (PORT d[9] (1581:1581:1581) (1795:1795:1795))
        (PORT d[10] (1803:1803:1803) (2132:2132:2132))
        (PORT d[11] (1775:1775:1775) (2024:2024:2024))
        (PORT d[12] (1765:1765:1765) (2067:2067:2067))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT stall (1482:1482:1482) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3567:3567:3567))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5156:5156:5156) (5832:5832:5832))
        (PORT d[1] (3600:3600:3600) (4222:4222:4222))
        (PORT d[2] (1833:1833:1833) (2147:2147:2147))
        (PORT d[3] (2973:2973:2973) (3449:3449:3449))
        (PORT d[4] (2299:2299:2299) (2682:2682:2682))
        (PORT d[5] (4267:4267:4267) (4906:4906:4906))
        (PORT d[6] (4005:4005:4005) (4622:4622:4622))
        (PORT d[7] (1999:1999:1999) (2348:2348:2348))
        (PORT d[8] (4795:4795:4795) (5514:5514:5514))
        (PORT d[9] (3501:3501:3501) (4060:4060:4060))
        (PORT d[10] (3512:3512:3512) (4095:4095:4095))
        (PORT d[11] (3344:3344:3344) (3870:3870:3870))
        (PORT d[12] (4262:4262:4262) (4929:4929:4929))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1490:1490:1490))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (3091:3091:3091))
        (PORT d[1] (3427:3427:3427) (3948:3948:3948))
        (PORT d[2] (4891:4891:4891) (5533:5533:5533))
        (PORT d[3] (1729:1729:1729) (2030:2030:2030))
        (PORT d[4] (1870:1870:1870) (2174:2174:2174))
        (PORT d[5] (2185:2185:2185) (2533:2533:2533))
        (PORT d[6] (3095:3095:3095) (3613:3613:3613))
        (PORT d[7] (1939:1939:1939) (2274:2274:2274))
        (PORT d[8] (1639:1639:1639) (1934:1934:1934))
        (PORT d[9] (1813:1813:1813) (2127:2127:2127))
        (PORT d[10] (2055:2055:2055) (2424:2424:2424))
        (PORT d[11] (1597:1597:1597) (1863:1863:1863))
        (PORT d[12] (1678:1678:1678) (1959:1959:1959))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT stall (1896:1896:1896) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (1003:1003:1003))
        (PORT datab (913:913:913) (1029:1029:1029))
        (PORT datac (1143:1143:1143) (1311:1311:1311))
        (PORT datad (699:699:699) (824:824:824))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3116:3116:3116))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1908:1908:1908))
        (PORT d[1] (1988:1988:1988) (2348:2348:2348))
        (PORT d[2] (2095:2095:2095) (2432:2432:2432))
        (PORT d[3] (1219:1219:1219) (1413:1413:1413))
        (PORT d[4] (1725:1725:1725) (2019:2019:2019))
        (PORT d[5] (1066:1066:1066) (1231:1231:1231))
        (PORT d[6] (1023:1023:1023) (1180:1180:1180))
        (PORT d[7] (1038:1038:1038) (1193:1193:1193))
        (PORT d[8] (1093:1093:1093) (1260:1260:1260))
        (PORT d[9] (992:992:992) (1138:1138:1138))
        (PORT d[10] (918:918:918) (1065:1065:1065))
        (PORT d[11] (913:913:913) (1056:1056:1056))
        (PORT d[12] (942:942:942) (1101:1101:1101))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (1015:1015:1015))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (871:871:871) (1016:1016:1016))
        (PORT d[1] (745:745:745) (865:865:865))
        (PORT d[2] (1578:1578:1578) (1800:1800:1800))
        (PORT d[3] (1555:1555:1555) (1831:1831:1831))
        (PORT d[4] (739:739:739) (852:852:852))
        (PORT d[5] (2075:2075:2075) (2417:2417:2417))
        (PORT d[6] (774:774:774) (897:897:897))
        (PORT d[7] (1767:1767:1767) (2061:2061:2061))
        (PORT d[8] (1314:1314:1314) (1533:1533:1533))
        (PORT d[9] (847:847:847) (971:971:971))
        (PORT d[10] (1490:1490:1490) (1744:1744:1744))
        (PORT d[11] (1598:1598:1598) (1807:1807:1807))
        (PORT d[12] (839:839:839) (962:962:962))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT stall (1149:1149:1149) (1064:1064:1064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3418:3418:3418))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4797:4797:4797))
        (PORT d[1] (1392:1392:1392) (1663:1663:1663))
        (PORT d[2] (2102:2102:2102) (2457:2457:2457))
        (PORT d[3] (3107:3107:3107) (3604:3604:3604))
        (PORT d[4] (1909:1909:1909) (2232:2232:2232))
        (PORT d[5] (3922:3922:3922) (4519:4519:4519))
        (PORT d[6] (4031:4031:4031) (4665:4665:4665))
        (PORT d[7] (1387:1387:1387) (1634:1634:1634))
        (PORT d[8] (5605:5605:5605) (6450:6450:6450))
        (PORT d[9] (5749:5749:5749) (6487:6487:6487))
        (PORT d[10] (3840:3840:3840) (4418:4418:4418))
        (PORT d[11] (1389:1389:1389) (1627:1627:1627))
        (PORT d[12] (4449:4449:4449) (5157:5157:5157))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1399:1399:1399))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1290:1290:1290))
        (PORT d[1] (2292:2292:2292) (2645:2645:2645))
        (PORT d[2] (4180:4180:4180) (4780:4780:4780))
        (PORT d[3] (1623:1623:1623) (1895:1895:1895))
        (PORT d[4] (1448:1448:1448) (1681:1681:1681))
        (PORT d[5] (2084:2084:2084) (2416:2416:2416))
        (PORT d[6] (2103:2103:2103) (2488:2488:2488))
        (PORT d[7] (1720:1720:1720) (2020:2020:2020))
        (PORT d[8] (1422:1422:1422) (1678:1678:1678))
        (PORT d[9] (1965:1965:1965) (2290:2290:2290))
        (PORT d[10] (2348:2348:2348) (2776:2776:2776))
        (PORT d[11] (1386:1386:1386) (1621:1621:1621))
        (PORT d[12] (2165:2165:2165) (2535:2535:2535))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT stall (1516:1516:1516) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (539:539:539))
        (PORT datab (991:991:991) (1144:1144:1144))
        (PORT datac (711:711:711) (838:838:838))
        (PORT datad (870:870:870) (1021:1021:1021))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (3312:3312:3312))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (5239:5239:5239))
        (PORT d[1] (2424:2424:2424) (2849:2849:2849))
        (PORT d[2] (2083:2083:2083) (2440:2440:2440))
        (PORT d[3] (2712:2712:2712) (3155:3155:3155))
        (PORT d[4] (2053:2053:2053) (2405:2405:2405))
        (PORT d[5] (3530:3530:3530) (4067:4067:4067))
        (PORT d[6] (3570:3570:3570) (4080:4080:4080))
        (PORT d[7] (2771:2771:2771) (3239:3239:3239))
        (PORT d[8] (4514:4514:4514) (5192:5192:5192))
        (PORT d[9] (3977:3977:3977) (4467:4467:4467))
        (PORT d[10] (2603:2603:2603) (3057:3057:3057))
        (PORT d[11] (1881:1881:1881) (2205:2205:2205))
        (PORT d[12] (3463:3463:3463) (4014:4014:4014))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1663:1663:1663))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2095:2095:2095))
        (PORT d[1] (3056:3056:3056) (3532:3532:3532))
        (PORT d[2] (3732:3732:3732) (4270:4270:4270))
        (PORT d[3] (1968:1968:1968) (2328:2328:2328))
        (PORT d[4] (4011:4011:4011) (4563:4563:4563))
        (PORT d[5] (3500:3500:3500) (4018:4018:4018))
        (PORT d[6] (1640:1640:1640) (1910:1910:1910))
        (PORT d[7] (1521:1521:1521) (1780:1780:1780))
        (PORT d[8] (1408:1408:1408) (1655:1655:1655))
        (PORT d[9] (3284:3284:3284) (3718:3718:3718))
        (PORT d[10] (1629:1629:1629) (1928:1928:1928))
        (PORT d[11] (3785:3785:3785) (4289:4289:4289))
        (PORT d[12] (2554:2554:2554) (2962:2962:2962))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT stall (2398:2398:2398) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3496:3496:3496))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3718:3718:3718))
        (PORT d[1] (3047:3047:3047) (3582:3582:3582))
        (PORT d[2] (3056:3056:3056) (3581:3581:3581))
        (PORT d[3] (2509:2509:2509) (2932:2932:2932))
        (PORT d[4] (1938:1938:1938) (2262:2262:2262))
        (PORT d[5] (4957:4957:4957) (5703:5703:5703))
        (PORT d[6] (5893:5893:5893) (6834:6834:6834))
        (PORT d[7] (2577:2577:2577) (3046:3046:3046))
        (PORT d[8] (3166:3166:3166) (3618:3618:3618))
        (PORT d[9] (3772:3772:3772) (4308:4308:4308))
        (PORT d[10] (1968:1968:1968) (2294:2294:2294))
        (PORT d[11] (2723:2723:2723) (3194:3194:3194))
        (PORT d[12] (2918:2918:2918) (3359:3359:3359))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1862:1862:1862))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2496:2496:2496))
        (PORT d[1] (3450:3450:3450) (3988:3988:3988))
        (PORT d[2] (2228:2228:2228) (2589:2589:2589))
        (PORT d[3] (2935:2935:2935) (3449:3449:3449))
        (PORT d[4] (2779:2779:2779) (3263:3263:3263))
        (PORT d[5] (3151:3151:3151) (3629:3629:3629))
        (PORT d[6] (1529:1529:1529) (1797:1797:1797))
        (PORT d[7] (2126:2126:2126) (2505:2505:2505))
        (PORT d[8] (2372:2372:2372) (2775:2775:2775))
        (PORT d[9] (3045:3045:3045) (3546:3546:3546))
        (PORT d[10] (1332:1332:1332) (1565:1565:1565))
        (PORT d[11] (2954:2954:2954) (3349:3349:3349))
        (PORT d[12] (2838:2838:2838) (3302:3302:3302))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT stall (1847:1847:1847) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1265:1265:1265))
        (PORT datab (894:894:894) (1053:1053:1053))
        (PORT datac (710:710:710) (836:836:836))
        (PORT datad (1443:1443:1443) (1668:1668:1668))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (831:831:831))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (697:697:697) (806:806:806))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3657:3657:3657))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1554:1554:1554))
        (PORT d[1] (1626:1626:1626) (1937:1937:1937))
        (PORT d[2] (1918:1918:1918) (2231:2231:2231))
        (PORT d[3] (1382:1382:1382) (1610:1610:1610))
        (PORT d[4] (1548:1548:1548) (1813:1813:1813))
        (PORT d[5] (1078:1078:1078) (1234:1234:1234))
        (PORT d[6] (2299:2299:2299) (2622:2622:2622))
        (PORT d[7] (1281:1281:1281) (1489:1489:1489))
        (PORT d[8] (1906:1906:1906) (2168:2168:2168))
        (PORT d[9] (4826:4826:4826) (5473:5473:5473))
        (PORT d[10] (1121:1121:1121) (1301:1301:1301))
        (PORT d[11] (1103:1103:1103) (1283:1283:1283))
        (PORT d[12] (1093:1093:1093) (1260:1260:1260))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1043:1043:1043))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1040:1040:1040))
        (PORT d[1] (3075:3075:3075) (3561:3561:3561))
        (PORT d[2] (1303:1303:1303) (1480:1480:1480))
        (PORT d[3] (1477:1477:1477) (1736:1736:1736))
        (PORT d[4] (1100:1100:1100) (1270:1270:1270))
        (PORT d[5] (1928:1928:1928) (2247:2247:2247))
        (PORT d[6] (1590:1590:1590) (1790:1790:1790))
        (PORT d[7] (1435:1435:1435) (1689:1689:1689))
        (PORT d[8] (1427:1427:1427) (1660:1660:1660))
        (PORT d[9] (1429:1429:1429) (1620:1620:1620))
        (PORT d[10] (1476:1476:1476) (1728:1728:1728))
        (PORT d[11] (1408:1408:1408) (1593:1593:1593))
        (PORT d[12] (2043:2043:2043) (2384:2384:2384))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT stall (1971:1971:1971) (1734:1734:1734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (3291:3291:3291))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (4085:4085:4085))
        (PORT d[1] (2817:2817:2817) (3278:3278:3278))
        (PORT d[2] (1872:1872:1872) (2198:2198:2198))
        (PORT d[3] (1832:1832:1832) (2150:2150:2150))
        (PORT d[4] (2175:2175:2175) (2531:2531:2531))
        (PORT d[5] (3180:3180:3180) (3655:3655:3655))
        (PORT d[6] (3120:3120:3120) (3578:3578:3578))
        (PORT d[7] (2442:2442:2442) (2880:2880:2880))
        (PORT d[8] (3375:3375:3375) (3816:3816:3816))
        (PORT d[9] (2593:2593:2593) (2938:2938:2938))
        (PORT d[10] (2691:2691:2691) (3097:3097:3097))
        (PORT d[11] (1694:1694:1694) (1985:1985:1985))
        (PORT d[12] (3176:3176:3176) (3698:3698:3698))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1577:1577:1577))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1634:1634:1634))
        (PORT d[1] (2521:2521:2521) (2937:2937:2937))
        (PORT d[2] (2815:2815:2815) (3223:3223:3223))
        (PORT d[3] (2983:2983:2983) (3511:3511:3511))
        (PORT d[4] (2847:2847:2847) (3239:3239:3239))
        (PORT d[5] (2460:2460:2460) (2854:2854:2854))
        (PORT d[6] (1616:1616:1616) (1919:1919:1919))
        (PORT d[7] (1347:1347:1347) (1589:1589:1589))
        (PORT d[8] (1773:1773:1773) (2071:2071:2071))
        (PORT d[9] (1708:1708:1708) (1980:1980:1980))
        (PORT d[10] (1293:1293:1293) (1517:1517:1517))
        (PORT d[11] (3112:3112:3112) (3525:3525:3525))
        (PORT d[12] (1844:1844:1844) (2148:2148:2148))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT stall (2332:2332:2332) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (926:926:926))
        (PORT datab (892:892:892) (1051:1051:1051))
        (PORT datac (711:711:711) (837:837:837))
        (PORT datad (907:907:907) (1049:1049:1049))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3651:3651:3651))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (4365:4365:4365))
        (PORT d[1] (3150:3150:3150) (3682:3682:3682))
        (PORT d[2] (1727:1727:1727) (2019:2019:2019))
        (PORT d[3] (2753:2753:2753) (3200:3200:3200))
        (PORT d[4] (1725:1725:1725) (2022:2022:2022))
        (PORT d[5] (3556:3556:3556) (4095:4095:4095))
        (PORT d[6] (3720:3720:3720) (4284:4284:4284))
        (PORT d[7] (1563:1563:1563) (1839:1839:1839))
        (PORT d[8] (5223:5223:5223) (6009:6009:6009))
        (PORT d[9] (5344:5344:5344) (6026:6026:6026))
        (PORT d[10] (3483:3483:3483) (4017:4017:4017))
        (PORT d[11] (2959:2959:2959) (3423:3423:3423))
        (PORT d[12] (3924:3924:3924) (4555:4555:4555))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1615:1615:1615))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2731:2731:2731))
        (PORT d[1] (2889:2889:2889) (3337:3337:3337))
        (PORT d[2] (3772:3772:3772) (4306:4306:4306))
        (PORT d[3] (2185:2185:2185) (2555:2555:2555))
        (PORT d[4] (2111:2111:2111) (2469:2469:2469))
        (PORT d[5] (2314:2314:2314) (2696:2696:2696))
        (PORT d[6] (3396:3396:3396) (3871:3871:3871))
        (PORT d[7] (1550:1550:1550) (1831:1831:1831))
        (PORT d[8] (1573:1573:1573) (1839:1839:1839))
        (PORT d[9] (1683:1683:1683) (1969:1969:1969))
        (PORT d[10] (2800:2800:2800) (3281:3281:3281))
        (PORT d[11] (1536:1536:1536) (1788:1788:1788))
        (PORT d[12] (1758:1758:1758) (2064:2064:2064))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT stall (1307:1307:1307) (1159:1159:1159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3392:3392:3392))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2632:2632:2632))
        (PORT d[1] (1928:1928:1928) (2288:2288:2288))
        (PORT d[2] (2202:2202:2202) (2573:2573:2573))
        (PORT d[3] (2036:2036:2036) (2396:2396:2396))
        (PORT d[4] (1715:1715:1715) (2023:2023:2023))
        (PORT d[5] (1906:1906:1906) (2171:2171:2171))
        (PORT d[6] (2492:2492:2492) (2829:2829:2829))
        (PORT d[7] (1677:1677:1677) (1987:1987:1987))
        (PORT d[8] (3027:3027:3027) (3431:3431:3431))
        (PORT d[9] (3748:3748:3748) (4234:4234:4234))
        (PORT d[10] (2392:2392:2392) (2728:2728:2728))
        (PORT d[11] (1368:1368:1368) (1603:1603:1603))
        (PORT d[12] (2304:2304:2304) (2679:2679:2679))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1176:1176:1176))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1239:1239:1239))
        (PORT d[1] (2423:2423:2423) (2801:2801:2801))
        (PORT d[2] (2251:2251:2251) (2549:2549:2549))
        (PORT d[3] (1415:1415:1415) (1682:1682:1682))
        (PORT d[4] (2140:2140:2140) (2449:2449:2449))
        (PORT d[5] (2389:2389:2389) (2805:2805:2805))
        (PORT d[6] (1676:1676:1676) (1982:1982:1982))
        (PORT d[7] (1703:1703:1703) (1962:1962:1962))
        (PORT d[8] (1279:1279:1279) (1491:1491:1491))
        (PORT d[9] (2411:2411:2411) (2720:2720:2720))
        (PORT d[10] (1715:1715:1715) (2006:2006:2006))
        (PORT d[11] (2508:2508:2508) (2837:2837:2837))
        (PORT d[12] (2101:2101:2101) (2438:2438:2438))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT stall (2337:2337:2337) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1287:1287:1287))
        (PORT datab (897:897:897) (1056:1056:1056))
        (PORT datac (709:709:709) (835:835:835))
        (PORT datad (1330:1330:1330) (1525:1525:1525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (831:831:831))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (831:831:831))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (444:444:444) (509:509:509))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (3518:3518:3518))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4553:4553:4553))
        (PORT d[1] (3319:3319:3319) (3873:3873:3873))
        (PORT d[2] (1720:1720:1720) (2020:2020:2020))
        (PORT d[3] (2757:2757:2757) (3209:3209:3209))
        (PORT d[4] (1738:1738:1738) (2034:2034:2034))
        (PORT d[5] (3557:3557:3557) (4096:4096:4096))
        (PORT d[6] (3719:3719:3719) (4282:4282:4282))
        (PORT d[7] (1588:1588:1588) (1870:1870:1870))
        (PORT d[8] (5384:5384:5384) (6191:6191:6191))
        (PORT d[9] (5379:5379:5379) (6068:6068:6068))
        (PORT d[10] (3739:3739:3739) (4307:4307:4307))
        (PORT d[11] (3128:3128:3128) (3618:3618:3618))
        (PORT d[12] (3898:3898:3898) (4522:4522:4522))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1515:1515:1515))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2752:2752:2752))
        (PORT d[1] (1933:1933:1933) (2243:2243:2243))
        (PORT d[2] (3786:3786:3786) (4325:4325:4325))
        (PORT d[3] (1140:1140:1140) (1351:1351:1351))
        (PORT d[4] (2101:2101:2101) (2454:2454:2454))
        (PORT d[5] (2333:2333:2333) (2722:2722:2722))
        (PORT d[6] (3407:3407:3407) (3883:3883:3883))
        (PORT d[7] (1551:1551:1551) (1832:1832:1832))
        (PORT d[8] (1572:1572:1572) (1840:1840:1840))
        (PORT d[9] (1677:1677:1677) (1961:1961:1961))
        (PORT d[10] (2814:2814:2814) (3302:3302:3302))
        (PORT d[11] (1528:1528:1528) (1779:1779:1779))
        (PORT d[12] (1773:1773:1773) (2081:2081:2081))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT stall (1914:1914:1914) (1687:1687:1687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3647:3647:3647))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3257:3257:3257))
        (PORT d[1] (2287:2287:2287) (2708:2708:2708))
        (PORT d[2] (1756:1756:1756) (2062:2062:2062))
        (PORT d[3] (2213:2213:2213) (2577:2577:2577))
        (PORT d[4] (2094:2094:2094) (2456:2456:2456))
        (PORT d[5] (3121:3121:3121) (3550:3550:3550))
        (PORT d[6] (3717:3717:3717) (4270:4270:4270))
        (PORT d[7] (1639:1639:1639) (1938:1938:1938))
        (PORT d[8] (4285:4285:4285) (4931:4931:4931))
        (PORT d[9] (4165:4165:4165) (4703:4703:4703))
        (PORT d[10] (2567:2567:2567) (2937:2937:2937))
        (PORT d[11] (2019:2019:2019) (2350:2350:2350))
        (PORT d[12] (2858:2858:2858) (3331:3331:3331))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1741:1741:1741))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1743:1743:1743))
        (PORT d[1] (2168:2168:2168) (2525:2525:2525))
        (PORT d[2] (2647:2647:2647) (3007:3007:3007))
        (PORT d[3] (1808:1808:1808) (2127:2127:2127))
        (PORT d[4] (2047:2047:2047) (2383:2383:2383))
        (PORT d[5] (3120:3120:3120) (3548:3548:3548))
        (PORT d[6] (2348:2348:2348) (2686:2686:2686))
        (PORT d[7] (1681:1681:1681) (1961:1961:1961))
        (PORT d[8] (1450:1450:1450) (1710:1710:1710))
        (PORT d[9] (2384:2384:2384) (2738:2738:2738))
        (PORT d[10] (1827:1827:1827) (2163:2163:2163))
        (PORT d[11] (2494:2494:2494) (2896:2896:2896))
        (PORT d[12] (1936:1936:1936) (2255:2255:2255))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT stall (1737:1737:1737) (1539:1539:1539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (853:853:853))
        (PORT datab (1077:1077:1077) (1247:1247:1247))
        (PORT datac (1568:1568:1568) (1798:1798:1798))
        (PORT datad (1042:1042:1042) (1216:1216:1216))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (3219:3219:3219))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1058:1058:1058))
        (PORT d[1] (1871:1871:1871) (2222:2222:2222))
        (PORT d[2] (724:724:724) (850:850:850))
        (PORT d[3] (853:853:853) (991:991:991))
        (PORT d[4] (800:800:800) (933:933:933))
        (PORT d[5] (1548:1548:1548) (1767:1767:1767))
        (PORT d[6] (1020:1020:1020) (1173:1173:1173))
        (PORT d[7] (1052:1052:1052) (1206:1206:1206))
        (PORT d[8] (1436:1436:1436) (1634:1634:1634))
        (PORT d[9] (1566:1566:1566) (1794:1794:1794))
        (PORT d[10] (2112:2112:2112) (2448:2448:2448))
        (PORT d[11] (897:897:897) (1031:1031:1031))
        (PORT d[12] (1893:1893:1893) (2159:2159:2159))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1217:1217:1217))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2400:2400:2400))
        (PORT d[1] (2389:2389:2389) (2756:2756:2756))
        (PORT d[2] (1654:1654:1654) (1909:1909:1909))
        (PORT d[3] (861:861:861) (983:983:983))
        (PORT d[4] (2488:2488:2488) (2897:2897:2897))
        (PORT d[5] (1483:1483:1483) (1700:1700:1700))
        (PORT d[6] (758:758:758) (881:881:881))
        (PORT d[7] (749:749:749) (860:860:860))
        (PORT d[8] (1259:1259:1259) (1443:1443:1443))
        (PORT d[9] (1708:1708:1708) (1979:1979:1979))
        (PORT d[10] (1389:1389:1389) (1640:1640:1640))
        (PORT d[11] (716:716:716) (824:824:824))
        (PORT d[12] (718:718:718) (826:826:826))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT stall (1216:1216:1216) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (3123:3123:3123))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5516:5516:5516) (6206:6206:6206))
        (PORT d[1] (2472:2472:2472) (2919:2919:2919))
        (PORT d[2] (2645:2645:2645) (3082:3082:3082))
        (PORT d[3] (3455:3455:3455) (4003:4003:4003))
        (PORT d[4] (2454:2454:2454) (2869:2869:2869))
        (PORT d[5] (3757:3757:3757) (4336:4336:4336))
        (PORT d[6] (4268:4268:4268) (4869:4869:4869))
        (PORT d[7] (3501:3501:3501) (4069:4069:4069))
        (PORT d[8] (5257:5257:5257) (6045:6045:6045))
        (PORT d[9] (4974:4974:4974) (5596:5596:5596))
        (PORT d[10] (2279:2279:2279) (2687:2687:2687))
        (PORT d[11] (2586:2586:2586) (3003:3003:3003))
        (PORT d[12] (4006:4006:4006) (4634:4634:4634))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1587:1587:1587))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2722:2722:2722))
        (PORT d[1] (3601:3601:3601) (4152:4152:4152))
        (PORT d[2] (4263:4263:4263) (4875:4875:4875))
        (PORT d[3] (1924:1924:1924) (2255:2255:2255))
        (PORT d[4] (3813:3813:3813) (4335:4335:4335))
        (PORT d[5] (4206:4206:4206) (4818:4818:4818))
        (PORT d[6] (1616:1616:1616) (1900:1900:1900))
        (PORT d[7] (1538:1538:1538) (1817:1817:1817))
        (PORT d[8] (1920:1920:1920) (2228:2228:2228))
        (PORT d[9] (2318:2318:2318) (2678:2678:2678))
        (PORT d[10] (1811:1811:1811) (2138:2138:2138))
        (PORT d[11] (4313:4313:4313) (4886:4886:4886))
        (PORT d[12] (2729:2729:2729) (3172:3172:3172))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT stall (2456:2456:2456) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (934:934:934))
        (PORT datab (1056:1056:1056) (1237:1237:1237))
        (PORT datac (2083:2083:2083) (2426:2426:2426))
        (PORT datad (690:690:690) (826:826:826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (397:397:397))
        (PORT datab (601:601:601) (695:695:695))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2736:2736:2736))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2309:2309:2309))
        (PORT d[1] (2225:2225:2225) (2631:2631:2631))
        (PORT d[2] (2703:2703:2703) (3134:3134:3134))
        (PORT d[3] (1432:1432:1432) (1675:1675:1675))
        (PORT d[4] (2132:2132:2132) (2500:2500:2500))
        (PORT d[5] (2538:2538:2538) (2904:2904:2904))
        (PORT d[6] (4522:4522:4522) (5273:5273:5273))
        (PORT d[7] (2316:2316:2316) (2725:2725:2725))
        (PORT d[8] (1478:1478:1478) (1730:1730:1730))
        (PORT d[9] (2341:2341:2341) (2669:2669:2669))
        (PORT d[10] (1423:1423:1423) (1678:1678:1678))
        (PORT d[11] (1974:1974:1974) (2321:2321:2321))
        (PORT d[12] (2192:2192:2192) (2509:2509:2509))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1572:1572:1572))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2462:2462:2462))
        (PORT d[1] (2492:2492:2492) (2892:2892:2892))
        (PORT d[2] (1469:1469:1469) (1726:1726:1726))
        (PORT d[3] (2060:2060:2060) (2417:2417:2417))
        (PORT d[4] (2113:2113:2113) (2470:2470:2470))
        (PORT d[5] (1700:1700:1700) (1920:1920:1920))
        (PORT d[6] (1752:1752:1752) (2050:2050:2050))
        (PORT d[7] (2168:2168:2168) (2564:2564:2564))
        (PORT d[8] (2039:2039:2039) (2334:2334:2334))
        (PORT d[9] (2308:2308:2308) (2689:2689:2689))
        (PORT d[10] (2337:2337:2337) (2651:2651:2651))
        (PORT d[11] (1945:1945:1945) (2214:2214:2214))
        (PORT d[12] (2134:2134:2134) (2505:2505:2505))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT stall (1743:1743:1743) (1535:1535:1535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3440:3440:3440))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2824:2824:2824))
        (PORT d[1] (1882:1882:1882) (2239:2239:2239))
        (PORT d[2] (2762:2762:2762) (3219:3219:3219))
        (PORT d[3] (2427:2427:2427) (2835:2835:2835))
        (PORT d[4] (2263:2263:2263) (2646:2646:2646))
        (PORT d[5] (1837:1837:1837) (2093:2093:2093))
        (PORT d[6] (2783:2783:2783) (3194:3194:3194))
        (PORT d[7] (2057:2057:2057) (2425:2425:2425))
        (PORT d[8] (3459:3459:3459) (3935:3935:3935))
        (PORT d[9] (4433:4433:4433) (5029:5029:5029))
        (PORT d[10] (1631:1631:1631) (1871:1871:1871))
        (PORT d[11] (1340:1340:1340) (1567:1567:1567))
        (PORT d[12] (1850:1850:1850) (2141:2141:2141))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2116:2116:2116))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1087:1087:1087))
        (PORT d[1] (2477:2477:2477) (2869:2869:2869))
        (PORT d[2] (1785:1785:1785) (2017:2017:2017))
        (PORT d[3] (1592:1592:1592) (1882:1882:1882))
        (PORT d[4] (1625:1625:1625) (1864:1864:1864))
        (PORT d[5] (2374:2374:2374) (2786:2786:2786))
        (PORT d[6] (2227:2227:2227) (2623:2623:2623))
        (PORT d[7] (1466:1466:1466) (1732:1732:1732))
        (PORT d[8] (1524:1524:1524) (1771:1771:1771))
        (PORT d[9] (2258:2258:2258) (2558:2558:2558))
        (PORT d[10] (1572:1572:1572) (1851:1851:1851))
        (PORT d[11] (1937:1937:1937) (2189:2189:2189))
        (PORT d[12] (1961:1961:1961) (2281:2281:2281))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (PORT stall (2354:2354:2354) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1590:1590:1590))
        (PORT datab (997:997:997) (1193:1193:1193))
        (PORT datac (830:830:830) (986:986:986))
        (PORT datad (1297:1297:1297) (1500:1500:1500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (4052:4052:4052))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (4215:4215:4215))
        (PORT d[1] (1612:1612:1612) (1868:1868:1868))
        (PORT d[2] (1561:1561:1561) (1833:1833:1833))
        (PORT d[3] (2418:2418:2418) (2827:2827:2827))
        (PORT d[4] (2811:2811:2811) (3293:3293:3293))
        (PORT d[5] (4542:4542:4542) (5247:5247:5247))
        (PORT d[6] (4726:4726:4726) (5461:5461:5461))
        (PORT d[7] (1611:1611:1611) (1902:1902:1902))
        (PORT d[8] (1531:1531:1531) (1806:1806:1806))
        (PORT d[9] (3268:3268:3268) (3778:3778:3778))
        (PORT d[10] (2586:2586:2586) (2988:2988:2988))
        (PORT d[11] (1803:1803:1803) (2126:2126:2126))
        (PORT d[12] (4154:4154:4154) (4781:4781:4781))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1506:1506:1506))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1274:1274:1274))
        (PORT d[1] (2256:2256:2256) (2604:2604:2604))
        (PORT d[2] (2522:2522:2522) (2920:2920:2920))
        (PORT d[3] (1532:1532:1532) (1805:1805:1805))
        (PORT d[4] (1444:1444:1444) (1670:1670:1670))
        (PORT d[5] (1845:1845:1845) (2113:2113:2113))
        (PORT d[6] (1786:1786:1786) (2090:2090:2090))
        (PORT d[7] (1780:1780:1780) (2101:2101:2101))
        (PORT d[8] (1761:1761:1761) (2023:2023:2023))
        (PORT d[9] (1083:1083:1083) (1263:1263:1263))
        (PORT d[10] (1454:1454:1454) (1742:1742:1742))
        (PORT d[11] (2249:2249:2249) (2544:2544:2544))
        (PORT d[12] (2100:2100:2100) (2415:2415:2415))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT stall (1527:1527:1527) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2697:2697:2697))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1435:1435:1435))
        (PORT d[1] (1869:1869:1869) (2213:2213:2213))
        (PORT d[2] (2993:2993:2993) (3520:3520:3520))
        (PORT d[3] (2461:2461:2461) (2872:2872:2872))
        (PORT d[4] (2285:2285:2285) (2661:2661:2661))
        (PORT d[5] (1375:1375:1375) (1577:1577:1577))
        (PORT d[6] (1242:1242:1242) (1437:1437:1437))
        (PORT d[7] (3277:3277:3277) (3831:3831:3831))
        (PORT d[8] (1597:1597:1597) (1811:1811:1811))
        (PORT d[9] (1262:1262:1262) (1463:1463:1463))
        (PORT d[10] (1765:1765:1765) (2061:2061:2061))
        (PORT d[11] (2208:2208:2208) (2597:2597:2597))
        (PORT d[12] (1549:1549:1549) (1771:1771:1771))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1474:1474:1474))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1487:1487:1487))
        (PORT d[1] (2068:2068:2068) (2393:2393:2393))
        (PORT d[2] (984:984:984) (1146:1146:1146))
        (PORT d[3] (1223:1223:1223) (1397:1397:1397))
        (PORT d[4] (2089:2089:2089) (2439:2439:2439))
        (PORT d[5] (1795:1795:1795) (2035:2035:2035))
        (PORT d[6] (1498:1498:1498) (1760:1760:1760))
        (PORT d[7] (1121:1121:1121) (1285:1285:1285))
        (PORT d[8] (1029:1029:1029) (1172:1172:1172))
        (PORT d[9] (1731:1731:1731) (2011:2011:2011))
        (PORT d[10] (1430:1430:1430) (1624:1624:1624))
        (PORT d[11] (1559:1559:1559) (1772:1772:1772))
        (PORT d[12] (2061:2061:2061) (2407:2407:2407))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT stall (1602:1602:1602) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (1017:1017:1017))
        (PORT datab (994:994:994) (1190:1190:1190))
        (PORT datac (830:830:830) (941:941:941))
        (PORT datad (809:809:809) (921:921:921))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3807:3807:3807))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3884:3884:3884))
        (PORT d[1] (2702:2702:2702) (3151:3151:3151))
        (PORT d[2] (2024:2024:2024) (2370:2370:2370))
        (PORT d[3] (2900:2900:2900) (3356:3356:3356))
        (PORT d[4] (2783:2783:2783) (3250:3250:3250))
        (PORT d[5] (4738:4738:4738) (5461:5461:5461))
        (PORT d[6] (4246:4246:4246) (4923:4923:4923))
        (PORT d[7] (2167:2167:2167) (2571:2571:2571))
        (PORT d[8] (1662:1662:1662) (1956:1956:1956))
        (PORT d[9] (4575:4575:4575) (5264:5264:5264))
        (PORT d[10] (2580:2580:2580) (3019:3019:3019))
        (PORT d[11] (2840:2840:2840) (3320:3320:3320))
        (PORT d[12] (3955:3955:3955) (4581:4581:4581))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1551:1551:1551))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (4269:4269:4269))
        (PORT d[1] (2314:2314:2314) (2684:2684:2684))
        (PORT d[2] (2803:2803:2803) (3273:3273:3273))
        (PORT d[3] (1278:1278:1278) (1511:1511:1511))
        (PORT d[4] (1994:1994:1994) (2305:2305:2305))
        (PORT d[5] (2235:2235:2235) (2587:2587:2587))
        (PORT d[6] (3074:3074:3074) (3591:3591:3591))
        (PORT d[7] (2174:2174:2174) (2553:2553:2553))
        (PORT d[8] (1848:1848:1848) (2180:2180:2180))
        (PORT d[9] (1580:1580:1580) (1827:1827:1827))
        (PORT d[10] (3660:3660:3660) (4178:4178:4178))
        (PORT d[11] (3617:3617:3617) (4144:4144:4144))
        (PORT d[12] (1856:1856:1856) (2158:2158:2158))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (1534:1534:1534) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (3181:3181:3181))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (4124:4124:4124))
        (PORT d[1] (3279:3279:3279) (3849:3849:3849))
        (PORT d[2] (2099:2099:2099) (2472:2472:2472))
        (PORT d[3] (2434:2434:2434) (2843:2843:2843))
        (PORT d[4] (1564:1564:1564) (1804:1804:1804))
        (PORT d[5] (3782:3782:3782) (4280:4280:4280))
        (PORT d[6] (2151:2151:2151) (2485:2485:2485))
        (PORT d[7] (2606:2606:2606) (3067:3067:3067))
        (PORT d[8] (3703:3703:3703) (4221:4221:4221))
        (PORT d[9] (1549:1549:1549) (1758:1758:1758))
        (PORT d[10] (2608:2608:2608) (3029:3029:3029))
        (PORT d[11] (2298:2298:2298) (2696:2696:2696))
        (PORT d[12] (3257:3257:3257) (3752:3752:3752))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1694:1694:1694))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2270:2270:2270))
        (PORT d[1] (2861:2861:2861) (3315:3315:3315))
        (PORT d[2] (2687:2687:2687) (3111:3111:3111))
        (PORT d[3] (2267:2267:2267) (2683:2683:2683))
        (PORT d[4] (2479:2479:2479) (2888:2888:2888))
        (PORT d[5] (3206:3206:3206) (3677:3677:3677))
        (PORT d[6] (1312:1312:1312) (1527:1527:1527))
        (PORT d[7] (2074:2074:2074) (2428:2428:2428))
        (PORT d[8] (2518:2518:2518) (2940:2940:2940))
        (PORT d[9] (1200:1200:1200) (1349:1349:1349))
        (PORT d[10] (1643:1643:1643) (1927:1927:1927))
        (PORT d[11] (2913:2913:2913) (3320:3320:3320))
        (PORT d[12] (1274:1274:1274) (1428:1428:1428))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT stall (1793:1793:1793) (1577:1577:1577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (1005:1005:1005))
        (PORT datab (1002:1002:1002) (1199:1199:1199))
        (PORT datac (1080:1080:1080) (1275:1275:1275))
        (PORT datad (896:896:896) (1034:1034:1034))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3974:3974:3974))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3899:3899:3899))
        (PORT d[1] (2681:2681:2681) (3121:3121:3121))
        (PORT d[2] (2841:2841:2841) (3291:3291:3291))
        (PORT d[3] (3055:3055:3055) (3524:3524:3524))
        (PORT d[4] (2952:2952:2952) (3443:3443:3443))
        (PORT d[5] (4900:4900:4900) (5645:5645:5645))
        (PORT d[6] (4411:4411:4411) (5106:5106:5106))
        (PORT d[7] (2187:2187:2187) (2595:2595:2595))
        (PORT d[8] (4731:4731:4731) (5432:5432:5432))
        (PORT d[9] (4771:4771:4771) (5494:5494:5494))
        (PORT d[10] (2760:2760:2760) (3226:3226:3226))
        (PORT d[11] (2846:2846:2846) (3324:3324:3324))
        (PORT d[12] (3972:3972:3972) (4598:4598:4598))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1811:1811:1811))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4486:4486:4486))
        (PORT d[1] (2330:2330:2330) (2705:2705:2705))
        (PORT d[2] (2829:2829:2829) (3297:3297:3297))
        (PORT d[3] (1293:1293:1293) (1504:1504:1504))
        (PORT d[4] (2023:2023:2023) (2339:2339:2339))
        (PORT d[5] (2256:2256:2256) (2614:2614:2614))
        (PORT d[6] (2890:2890:2890) (3373:3373:3373))
        (PORT d[7] (2554:2554:2554) (3000:3000:3000))
        (PORT d[8] (1862:1862:1862) (2197:2197:2197))
        (PORT d[9] (1466:1466:1466) (1705:1705:1705))
        (PORT d[10] (3666:3666:3666) (4181:4181:4181))
        (PORT d[11] (4357:4357:4357) (5000:5000:5000))
        (PORT d[12] (1853:1853:1853) (2152:2152:2152))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT stall (1536:1536:1536) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2598:2598:2598))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2897:2897:2897))
        (PORT d[1] (2292:2292:2292) (2712:2712:2712))
        (PORT d[2] (2188:2188:2188) (2589:2589:2589))
        (PORT d[3] (2091:2091:2091) (2453:2453:2453))
        (PORT d[4] (2041:2041:2041) (2383:2383:2383))
        (PORT d[5] (2886:2886:2886) (3262:3262:3262))
        (PORT d[6] (5085:5085:5085) (5939:5939:5939))
        (PORT d[7] (2439:2439:2439) (2885:2885:2885))
        (PORT d[8] (2866:2866:2866) (3227:3227:3227))
        (PORT d[9] (2251:2251:2251) (2587:2587:2587))
        (PORT d[10] (1380:1380:1380) (1631:1631:1631))
        (PORT d[11] (2808:2808:2808) (3287:3287:3287))
        (PORT d[12] (2306:2306:2306) (2675:2675:2675))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1802:1802:1802))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2517:2517:2517))
        (PORT d[1] (2477:2477:2477) (2879:2879:2879))
        (PORT d[2] (1589:1589:1589) (1842:1842:1842))
        (PORT d[3] (2455:2455:2455) (2914:2914:2914))
        (PORT d[4] (2356:2356:2356) (2756:2756:2756))
        (PORT d[5] (2917:2917:2917) (3284:3284:3284))
        (PORT d[6] (1602:1602:1602) (1861:1861:1861))
        (PORT d[7] (2258:2258:2258) (2651:2651:2651))
        (PORT d[8] (2582:2582:2582) (2936:2936:2936))
        (PORT d[9] (2298:2298:2298) (2683:2683:2683))
        (PORT d[10] (2439:2439:2439) (2791:2791:2791))
        (PORT d[11] (2784:2784:2784) (3121:3121:3121))
        (PORT d[12] (2170:2170:2170) (2546:2546:2546))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT stall (1844:1844:1844) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1012:1012:1012))
        (PORT datab (998:998:998) (1194:1194:1194))
        (PORT datac (1003:1003:1003) (1175:1175:1175))
        (PORT datad (1238:1238:1238) (1437:1437:1437))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (927:927:927))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1023:1023:1023) (1204:1204:1204))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (552:552:552) (639:639:639))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (3171:3171:3171))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3904:3904:3904))
        (PORT d[1] (3232:3232:3232) (3788:3788:3788))
        (PORT d[2] (2086:2086:2086) (2448:2448:2448))
        (PORT d[3] (2427:2427:2427) (2837:2837:2837))
        (PORT d[4] (1555:1555:1555) (1796:1796:1796))
        (PORT d[5] (3785:3785:3785) (4286:4286:4286))
        (PORT d[6] (2285:2285:2285) (2635:2635:2635))
        (PORT d[7] (2049:2049:2049) (2427:2427:2427))
        (PORT d[8] (3683:3683:3683) (4202:4202:4202))
        (PORT d[9] (1445:1445:1445) (1640:1640:1640))
        (PORT d[10] (2352:2352:2352) (2745:2745:2745))
        (PORT d[11] (2112:2112:2112) (2484:2484:2484))
        (PORT d[12] (3163:3163:3163) (3626:3626:3626))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1325:1325:1325))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2245:2245:2245))
        (PORT d[1] (2687:2687:2687) (3104:3104:3104))
        (PORT d[2] (2516:2516:2516) (2917:2917:2917))
        (PORT d[3] (2265:2265:2265) (2672:2672:2672))
        (PORT d[4] (2475:2475:2475) (2884:2884:2884))
        (PORT d[5] (2897:2897:2897) (3330:3330:3330))
        (PORT d[6] (1288:1288:1288) (1499:1499:1499))
        (PORT d[7] (2060:2060:2060) (2411:2411:2411))
        (PORT d[8] (2357:2357:2357) (2759:2759:2759))
        (PORT d[9] (1918:1918:1918) (2236:2236:2236))
        (PORT d[10] (1461:1461:1461) (1721:1721:1721))
        (PORT d[11] (2737:2737:2737) (3118:3118:3118))
        (PORT d[12] (1292:1292:1292) (1450:1450:1450))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT stall (1816:1816:1816) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3523:3523:3523))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3919:3919:3919))
        (PORT d[1] (3069:3069:3069) (3610:3610:3610))
        (PORT d[2] (2997:2997:2997) (3502:3502:3502))
        (PORT d[3] (2520:2520:2520) (2946:2946:2946))
        (PORT d[4] (2076:2076:2076) (2408:2408:2408))
        (PORT d[5] (4957:4957:4957) (5704:5704:5704))
        (PORT d[6] (5820:5820:5820) (6765:6765:6765))
        (PORT d[7] (2614:2614:2614) (3096:3096:3096))
        (PORT d[8] (3484:3484:3484) (3971:3971:3971))
        (PORT d[9] (3778:3778:3778) (4315:4315:4315))
        (PORT d[10] (2034:2034:2034) (2394:2394:2394))
        (PORT d[11] (2716:2716:2716) (3178:3178:3178))
        (PORT d[12] (2918:2918:2918) (3360:3360:3360))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1821:1821:1821))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2731:2731:2731))
        (PORT d[1] (3467:3467:3467) (4010:4010:4010))
        (PORT d[2] (2229:2229:2229) (2590:2590:2590))
        (PORT d[3] (2925:2925:2925) (3436:3436:3436))
        (PORT d[4] (2766:2766:2766) (3249:3249:3249))
        (PORT d[5] (3114:3114:3114) (3581:3581:3581))
        (PORT d[6] (1531:1531:1531) (1794:1794:1794))
        (PORT d[7] (2243:2243:2243) (2626:2626:2626))
        (PORT d[8] (1991:1991:1991) (2340:2340:2340))
        (PORT d[9] (3064:3064:3064) (3569:3569:3569))
        (PORT d[10] (1509:1509:1509) (1774:1774:1774))
        (PORT d[11] (3271:3271:3271) (3717:3717:3717))
        (PORT d[12] (2702:2702:2702) (3153:3153:3153))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT stall (1821:1821:1821) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1017:1017:1017))
        (PORT datab (994:994:994) (1190:1190:1190))
        (PORT datac (978:978:978) (1138:1138:1138))
        (PORT datad (1133:1133:1133) (1327:1327:1327))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2937:2937:2937))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3913:3913:3913))
        (PORT d[1] (3065:3065:3065) (3601:3601:3601))
        (PORT d[2] (2112:2112:2112) (2482:2482:2482))
        (PORT d[3] (2298:2298:2298) (2691:2691:2691))
        (PORT d[4] (1413:1413:1413) (1634:1634:1634))
        (PORT d[5] (3606:3606:3606) (4079:4079:4079))
        (PORT d[6] (1951:1951:1951) (2257:2257:2257))
        (PORT d[7] (2222:2222:2222) (2624:2624:2624))
        (PORT d[8] (3537:3537:3537) (4033:4033:4033))
        (PORT d[9] (1464:1464:1464) (1661:1661:1661))
        (PORT d[10] (2154:2154:2154) (2516:2516:2516))
        (PORT d[11] (2294:2294:2294) (2689:2689:2689))
        (PORT d[12] (2978:2978:2978) (3417:3417:3417))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1637:1637:1637))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2049:2049:2049))
        (PORT d[1] (2490:2490:2490) (2889:2889:2889))
        (PORT d[2] (2491:2491:2491) (2881:2881:2881))
        (PORT d[3] (2098:2098:2098) (2495:2495:2495))
        (PORT d[4] (2329:2329:2329) (2712:2712:2712))
        (PORT d[5] (3196:3196:3196) (3661:3661:3661))
        (PORT d[6] (1159:1159:1159) (1353:1353:1353))
        (PORT d[7] (1872:1872:1872) (2201:2201:2201))
        (PORT d[8] (2157:2157:2157) (2528:2528:2528))
        (PORT d[9] (2072:2072:2072) (2407:2407:2407))
        (PORT d[10] (1413:1413:1413) (1654:1654:1654))
        (PORT d[11] (2553:2553:2553) (2910:2910:2910))
        (PORT d[12] (1781:1781:1781) (2058:2058:2058))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT stall (1623:1623:1623) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2625:2625:2625))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1969:1969:1969))
        (PORT d[1] (2448:2448:2448) (2881:2881:2881))
        (PORT d[2] (2607:2607:2607) (3073:3073:3073))
        (PORT d[3] (2107:2107:2107) (2468:2468:2468))
        (PORT d[4] (1928:1928:1928) (2242:2242:2242))
        (PORT d[5] (2264:2264:2264) (2587:2587:2587))
        (PORT d[6] (1424:1424:1424) (1651:1651:1651))
        (PORT d[7] (2937:2937:2937) (3446:3446:3446))
        (PORT d[8] (2092:2092:2092) (2369:2369:2369))
        (PORT d[9] (1535:1535:1535) (1751:1751:1751))
        (PORT d[10] (1545:1545:1545) (1799:1799:1799))
        (PORT d[11] (1987:1987:1987) (2329:2329:2329))
        (PORT d[12] (1859:1859:1859) (2119:2119:2119))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1147:1147:1147))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2346:2346:2346))
        (PORT d[1] (2077:2077:2077) (2404:2404:2404))
        (PORT d[2] (1021:1021:1021) (1185:1185:1185))
        (PORT d[3] (2371:2371:2371) (2783:2783:2783))
        (PORT d[4] (2339:2339:2339) (2737:2737:2737))
        (PORT d[5] (1414:1414:1414) (1597:1597:1597))
        (PORT d[6] (1417:1417:1417) (1668:1668:1668))
        (PORT d[7] (2217:2217:2217) (2595:2595:2595))
        (PORT d[8] (1663:1663:1663) (1890:1890:1890))
        (PORT d[9] (1926:1926:1926) (2240:2240:2240))
        (PORT d[10] (1446:1446:1446) (1708:1708:1708))
        (PORT d[11] (1389:1389:1389) (1578:1578:1578))
        (PORT d[12] (2688:2688:2688) (3144:3144:3144))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT stall (1666:1666:1666) (1503:1503:1503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (1006:1006:1006))
        (PORT datab (1001:1001:1001) (1198:1198:1198))
        (PORT datac (1296:1296:1296) (1475:1475:1475))
        (PORT datad (1207:1207:1207) (1389:1389:1389))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (759:759:759) (899:899:899))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3714:3714:3714))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3914:3914:3914))
        (PORT d[1] (2991:2991:2991) (3496:3496:3496))
        (PORT d[2] (2074:2074:2074) (2420:2420:2420))
        (PORT d[3] (2388:2388:2388) (2779:2779:2779))
        (PORT d[4] (2622:2622:2622) (3053:3053:3053))
        (PORT d[5] (3184:3184:3184) (3670:3670:3670))
        (PORT d[6] (3182:3182:3182) (3668:3668:3668))
        (PORT d[7] (2175:2175:2175) (2541:2541:2541))
        (PORT d[8] (4675:4675:4675) (5376:5376:5376))
        (PORT d[9] (4854:4854:4854) (5481:5481:5481))
        (PORT d[10] (3123:3123:3123) (3608:3608:3608))
        (PORT d[11] (2581:2581:2581) (2989:2989:2989))
        (PORT d[12] (3547:3547:3547) (4119:4119:4119))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1965:1965:1965))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2343:2343:2343))
        (PORT d[1] (2527:2527:2527) (2931:2931:2931))
        (PORT d[2] (3408:3408:3408) (3890:3890:3890))
        (PORT d[3] (1824:1824:1824) (2148:2148:2148))
        (PORT d[4] (1905:1905:1905) (2233:2233:2233))
        (PORT d[5] (1947:1947:1947) (2282:2282:2282))
        (PORT d[6] (2888:2888:2888) (3303:3303:3303))
        (PORT d[7] (1505:1505:1505) (1771:1771:1771))
        (PORT d[8] (1220:1220:1220) (1450:1450:1450))
        (PORT d[9] (2143:2143:2143) (2479:2479:2479))
        (PORT d[10] (2424:2424:2424) (2851:2851:2851))
        (PORT d[11] (1547:1547:1547) (1806:1806:1806))
        (PORT d[12] (1961:1961:1961) (2291:2291:2291))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT stall (1792:1792:1792) (1574:1574:1574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (3164:3164:3164))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4729:4729:4729))
        (PORT d[1] (3057:3057:3057) (3587:3587:3587))
        (PORT d[2] (3336:3336:3336) (3866:3866:3866))
        (PORT d[3] (3059:3059:3059) (3566:3566:3566))
        (PORT d[4] (2801:2801:2801) (3231:3231:3231))
        (PORT d[5] (3923:3923:3923) (4536:4536:4536))
        (PORT d[6] (3757:3757:3757) (4325:4325:4325))
        (PORT d[7] (2066:2066:2066) (2448:2448:2448))
        (PORT d[8] (4508:4508:4508) (5135:5135:5135))
        (PORT d[9] (3491:3491:3491) (3994:3994:3994))
        (PORT d[10] (2241:2241:2241) (2637:2637:2637))
        (PORT d[11] (3121:3121:3121) (3609:3609:3609))
        (PORT d[12] (4039:4039:4039) (4629:4629:4629))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1612:1612:1612))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3514:3514:3514))
        (PORT d[1] (2880:2880:2880) (3340:3340:3340))
        (PORT d[2] (3119:3119:3119) (3602:3602:3602))
        (PORT d[3] (1842:1842:1842) (2186:2186:2186))
        (PORT d[4] (2745:2745:2745) (3206:3206:3206))
        (PORT d[5] (3660:3660:3660) (4206:4206:4206))
        (PORT d[6] (1520:1520:1520) (1761:1761:1761))
        (PORT d[7] (2283:2283:2283) (2659:2659:2659))
        (PORT d[8] (2022:2022:2022) (2366:2366:2366))
        (PORT d[9] (2278:2278:2278) (2651:2651:2651))
        (PORT d[10] (1172:1172:1172) (1390:1390:1390))
        (PORT d[11] (3682:3682:3682) (4180:4180:4180))
        (PORT d[12] (2084:2084:2084) (2404:2404:2404))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT stall (2047:2047:2047) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (855:855:855))
        (PORT datab (1259:1259:1259) (1488:1488:1488))
        (PORT datac (1325:1325:1325) (1534:1534:1534))
        (PORT datad (1039:1039:1039) (1213:1213:1213))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (3188:3188:3188))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1932:1932:1932))
        (PORT d[1] (2390:2390:2390) (2814:2814:2814))
        (PORT d[2] (2285:2285:2285) (2673:2673:2673))
        (PORT d[3] (2919:2919:2919) (3390:3390:3390))
        (PORT d[4] (1610:1610:1610) (1870:1870:1870))
        (PORT d[5] (4544:4544:4544) (5209:5209:5209))
        (PORT d[6] (3396:3396:3396) (3907:3907:3907))
        (PORT d[7] (2096:2096:2096) (2489:2489:2489))
        (PORT d[8] (1887:1887:1887) (2135:2135:2135))
        (PORT d[9] (1218:1218:1218) (1378:1378:1378))
        (PORT d[10] (2859:2859:2859) (3317:3317:3317))
        (PORT d[11] (2331:2331:2331) (2743:2743:2743))
        (PORT d[12] (1418:1418:1418) (1602:1602:1602))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1534:1534:1534))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2889:2889:2889))
        (PORT d[1] (2267:2267:2267) (2621:2621:2621))
        (PORT d[2] (3064:3064:3064) (3536:3536:3536))
        (PORT d[3] (2237:2237:2237) (2647:2647:2647))
        (PORT d[4] (1902:1902:1902) (2154:2154:2154))
        (PORT d[5] (2632:2632:2632) (3044:3044:3044))
        (PORT d[6] (943:943:943) (1103:1103:1103))
        (PORT d[7] (1897:1897:1897) (2213:2213:2213))
        (PORT d[8] (1410:1410:1410) (1650:1650:1650))
        (PORT d[9] (1576:1576:1576) (1781:1781:1781))
        (PORT d[10] (898:898:898) (1053:1053:1053))
        (PORT d[11] (1984:1984:1984) (2239:2239:2239))
        (PORT d[12] (1086:1086:1086) (1219:1219:1219))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT stall (2337:2337:2337) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3113:3113:3113))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4918:4918:4918))
        (PORT d[1] (2679:2679:2679) (3143:3143:3143))
        (PORT d[2] (3039:3039:3039) (3539:3539:3539))
        (PORT d[3] (3792:3792:3792) (4387:4387:4387))
        (PORT d[4] (2833:2833:2833) (3299:3299:3299))
        (PORT d[5] (3764:3764:3764) (4350:4350:4350))
        (PORT d[6] (4631:4631:4631) (5284:5284:5284))
        (PORT d[7] (3861:3861:3861) (4474:4474:4474))
        (PORT d[8] (4691:4691:4691) (5344:5344:5344))
        (PORT d[9] (3702:3702:3702) (4237:4237:4237))
        (PORT d[10] (2261:2261:2261) (2664:2664:2664))
        (PORT d[11] (3115:3115:3115) (3610:3610:3610))
        (PORT d[12] (4384:4384:4384) (5066:5066:5066))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1204:1204:1204))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3334:3334:3334))
        (PORT d[1] (3964:3964:3964) (4563:4563:4563))
        (PORT d[2] (4614:4614:4614) (5270:5270:5270))
        (PORT d[3] (1838:1838:1838) (2181:2181:2181))
        (PORT d[4] (4097:4097:4097) (4664:4664:4664))
        (PORT d[5] (3331:3331:3331) (3829:3829:3829))
        (PORT d[6] (1332:1332:1332) (1548:1548:1548))
        (PORT d[7] (2118:2118:2118) (2476:2476:2476))
        (PORT d[8] (1814:1814:1814) (2133:2133:2133))
        (PORT d[9] (2311:2311:2311) (2689:2689:2689))
        (PORT d[10] (1167:1167:1167) (1380:1380:1380))
        (PORT d[11] (3702:3702:3702) (4212:4212:4212))
        (PORT d[12] (3087:3087:3087) (3575:3575:3575))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT stall (2106:2106:2106) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (852:852:852))
        (PORT datab (971:971:971) (1148:1148:1148))
        (PORT datac (1147:1147:1147) (1327:1327:1327))
        (PORT datad (1042:1042:1042) (1217:1217:1217))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (587:587:587) (716:716:716))
        (PORT datac (582:582:582) (674:674:674))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (3076:3076:3076))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2725:2725:2725))
        (PORT d[1] (1789:1789:1789) (2099:2099:2099))
        (PORT d[2] (2148:2148:2148) (2520:2520:2520))
        (PORT d[3] (2164:2164:2164) (2521:2521:2521))
        (PORT d[4] (1832:1832:1832) (2157:2157:2157))
        (PORT d[5] (3944:3944:3944) (4550:4550:4550))
        (PORT d[6] (4725:4725:4725) (5466:5466:5466))
        (PORT d[7] (2008:2008:2008) (2371:2371:2371))
        (PORT d[8] (3613:3613:3613) (4141:4141:4141))
        (PORT d[9] (3050:3050:3050) (3532:3532:3532))
        (PORT d[10] (1431:1431:1431) (1689:1689:1689))
        (PORT d[11] (2213:2213:2213) (2605:2605:2605))
        (PORT d[12] (2967:2967:2967) (3445:3445:3445))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1770:1770:1770))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2944:2944:2944))
        (PORT d[1] (2346:2346:2346) (2729:2729:2729))
        (PORT d[2] (1455:1455:1455) (1701:1701:1701))
        (PORT d[3] (1874:1874:1874) (2190:2190:2190))
        (PORT d[4] (2096:2096:2096) (2441:2441:2441))
        (PORT d[5] (2208:2208:2208) (2557:2557:2557))
        (PORT d[6] (1802:1802:1802) (2121:2121:2121))
        (PORT d[7] (2683:2683:2683) (3167:3167:3167))
        (PORT d[8] (2044:2044:2044) (2338:2338:2338))
        (PORT d[9] (2090:2090:2090) (2437:2437:2437))
        (PORT d[10] (2590:2590:2590) (2962:2962:2962))
        (PORT d[11] (3670:3670:3670) (4181:4181:4181))
        (PORT d[12] (1956:1956:1956) (2264:2264:2264))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT stall (2279:2279:2279) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3509:3509:3509))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (4349:4349:4349))
        (PORT d[1] (3138:3138:3138) (3666:3666:3666))
        (PORT d[2] (1554:1554:1554) (1832:1832:1832))
        (PORT d[3] (2752:2752:2752) (3199:3199:3199))
        (PORT d[4] (1734:1734:1734) (2037:2037:2037))
        (PORT d[5] (3561:3561:3561) (4106:4106:4106))
        (PORT d[6] (3701:3701:3701) (4253:4253:4253))
        (PORT d[7] (1249:1249:1249) (1481:1481:1481))
        (PORT d[8] (5039:5039:5039) (5791:5791:5791))
        (PORT d[9] (5193:5193:5193) (5858:5858:5858))
        (PORT d[10] (3478:3478:3478) (4009:4009:4009))
        (PORT d[11] (2958:2958:2958) (3422:3422:3422))
        (PORT d[12] (3923:3923:3923) (4554:4554:4554))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1373:1373:1373))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2748:2748:2748))
        (PORT d[1] (2877:2877:2877) (3321:3321:3321))
        (PORT d[2] (3597:3597:3597) (4108:4108:4108))
        (PORT d[3] (2192:2192:2192) (2568:2568:2568))
        (PORT d[4] (2103:2103:2103) (2459:2459:2459))
        (PORT d[5] (2302:2302:2302) (2684:2684:2684))
        (PORT d[6] (3253:3253:3253) (3715:3715:3715))
        (PORT d[7] (1547:1547:1547) (1823:1823:1823))
        (PORT d[8] (1549:1549:1549) (1810:1810:1810))
        (PORT d[9] (1860:1860:1860) (2172:2172:2172))
        (PORT d[10] (2157:2157:2157) (2554:2554:2554))
        (PORT d[11] (1565:1565:1565) (1826:1826:1826))
        (PORT d[12] (1714:1714:1714) (2018:2018:2018))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT stall (1907:1907:1907) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1296:1296:1296))
        (PORT datab (1064:1064:1064) (1237:1237:1237))
        (PORT datac (685:685:685) (810:810:810))
        (PORT datad (678:678:678) (813:813:813))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3468:3468:3468))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3681:3681:3681))
        (PORT d[1] (2664:2664:2664) (3118:3118:3118))
        (PORT d[2] (2899:2899:2899) (3395:3395:3395))
        (PORT d[3] (2032:2032:2032) (2374:2374:2374))
        (PORT d[4] (1399:1399:1399) (1651:1651:1651))
        (PORT d[5] (1670:1670:1670) (1913:1913:1913))
        (PORT d[6] (3191:3191:3191) (3641:3641:3641))
        (PORT d[7] (2407:2407:2407) (2826:2826:2826))
        (PORT d[8] (3865:3865:3865) (4458:4458:4458))
        (PORT d[9] (4748:4748:4748) (5375:5375:5375))
        (PORT d[10] (3076:3076:3076) (3527:3527:3527))
        (PORT d[11] (2121:2121:2121) (2477:2477:2477))
        (PORT d[12] (3667:3667:3667) (4268:4268:4268))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1619:1619:1619))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2335:2335:2335))
        (PORT d[1] (2073:2073:2073) (2396:2396:2396))
        (PORT d[2] (1950:1950:1950) (2214:2214:2214))
        (PORT d[3] (1237:1237:1237) (1452:1452:1452))
        (PORT d[4] (2067:2067:2067) (2408:2408:2408))
        (PORT d[5] (1422:1422:1422) (1623:1623:1623))
        (PORT d[6] (1526:1526:1526) (1726:1726:1726))
        (PORT d[7] (1684:1684:1684) (1976:1976:1976))
        (PORT d[8] (1658:1658:1658) (1926:1926:1926))
        (PORT d[9] (1432:1432:1432) (1628:1628:1628))
        (PORT d[10] (1641:1641:1641) (1948:1948:1948))
        (PORT d[11] (1767:1767:1767) (2014:2014:2014))
        (PORT d[12] (1927:1927:1927) (2250:2250:2250))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT stall (1928:1928:1928) (1705:1705:1705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3976:3976:3976))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3933:3933:3933))
        (PORT d[1] (2891:2891:2891) (3358:3358:3358))
        (PORT d[2] (2341:2341:2341) (2717:2717:2717))
        (PORT d[3] (3081:3081:3081) (3565:3565:3565))
        (PORT d[4] (2947:2947:2947) (3433:3433:3433))
        (PORT d[5] (5074:5074:5074) (5840:5840:5840))
        (PORT d[6] (3670:3670:3670) (4250:4250:4250))
        (PORT d[7] (2345:2345:2345) (2769:2769:2769))
        (PORT d[8] (1697:1697:1697) (1988:1988:1988))
        (PORT d[9] (4599:4599:4599) (5296:5296:5296))
        (PORT d[10] (2770:2770:2770) (3237:3237:3237))
        (PORT d[11] (3035:3035:3035) (3547:3547:3547))
        (PORT d[12] (3973:3973:3973) (4601:4601:4601))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1609:1609:1609))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (4460:4460:4460))
        (PORT d[1] (2335:2335:2335) (2713:2713:2713))
        (PORT d[2] (2992:2992:2992) (3493:3493:3493))
        (PORT d[3] (1476:1476:1476) (1722:1722:1722))
        (PORT d[4] (2174:2174:2174) (2505:2505:2505))
        (PORT d[5] (2410:2410:2410) (2782:2782:2782))
        (PORT d[6] (2896:2896:2896) (3379:3379:3379))
        (PORT d[7] (2575:2575:2575) (3027:3027:3027))
        (PORT d[8] (1894:1894:1894) (2236:2236:2236))
        (PORT d[9] (1290:1290:1290) (1510:1510:1510))
        (PORT d[10] (3839:3839:3839) (4377:4377:4377))
        (PORT d[11] (3784:3784:3784) (4331:4331:4331))
        (PORT d[12] (2030:2030:2030) (2351:2351:2351))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT stall (1481:1481:1481) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1352:1352:1352))
        (PORT datab (1007:1007:1007) (1184:1184:1184))
        (PORT datac (684:684:684) (808:808:808))
        (PORT datad (682:682:682) (816:816:816))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (638:638:638) (750:750:750))
        (PORT datad (640:640:640) (759:759:759))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3890:3890:3890))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3889:3889:3889))
        (PORT d[1] (1618:1618:1618) (1922:1922:1922))
        (PORT d[2] (1683:1683:1683) (1988:1988:1988))
        (PORT d[3] (1423:1423:1423) (1671:1671:1671))
        (PORT d[4] (1404:1404:1404) (1659:1659:1659))
        (PORT d[5] (3191:3191:3191) (3638:3638:3638))
        (PORT d[6] (3359:3359:3359) (3831:3831:3831))
        (PORT d[7] (2770:2770:2770) (3239:3239:3239))
        (PORT d[8] (4068:4068:4068) (4692:4692:4692))
        (PORT d[9] (4934:4934:4934) (5587:5587:5587))
        (PORT d[10] (1634:1634:1634) (1878:1878:1878))
        (PORT d[11] (1439:1439:1439) (1682:1682:1682))
        (PORT d[12] (3857:3857:3857) (4482:4482:4482))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1418:1418:1418))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2744:2744:2744))
        (PORT d[1] (1864:1864:1864) (2153:2153:2153))
        (PORT d[2] (2133:2133:2133) (2433:2433:2433))
        (PORT d[3] (1065:1065:1065) (1252:1252:1252))
        (PORT d[4] (2240:2240:2240) (2602:2602:2602))
        (PORT d[5] (1254:1254:1254) (1435:1435:1435))
        (PORT d[6] (2097:2097:2097) (2486:2486:2486))
        (PORT d[7] (1320:1320:1320) (1530:1530:1530))
        (PORT d[8] (1374:1374:1374) (1622:1622:1622))
        (PORT d[9] (1600:1600:1600) (1818:1818:1818))
        (PORT d[10] (1826:1826:1826) (2159:2159:2159))
        (PORT d[11] (1959:1959:1959) (2236:2236:2236))
        (PORT d[12] (1768:1768:1768) (2073:2073:2073))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT stall (1493:1493:1493) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2755:2755:2755))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (3127:3127:3127))
        (PORT d[1] (2231:2231:2231) (2601:2601:2601))
        (PORT d[2] (2490:2490:2490) (2906:2906:2906))
        (PORT d[3] (2359:2359:2359) (2747:2747:2747))
        (PORT d[4] (2016:2016:2016) (2362:2362:2362))
        (PORT d[5] (3977:3977:3977) (4596:4596:4596))
        (PORT d[6] (4292:4292:4292) (4998:4998:4998))
        (PORT d[7] (1830:1830:1830) (2167:2167:2167))
        (PORT d[8] (1849:1849:1849) (2153:2153:2153))
        (PORT d[9] (3414:3414:3414) (3953:3953:3953))
        (PORT d[10] (1712:1712:1712) (2003:2003:2003))
        (PORT d[11] (2070:2070:2070) (2443:2443:2443))
        (PORT d[12] (3304:3304:3304) (3830:3830:3830))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1793:1793:1793))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (3364:3364:3364))
        (PORT d[1] (2537:2537:2537) (2944:2944:2944))
        (PORT d[2] (1771:1771:1771) (2065:2065:2065))
        (PORT d[3] (2265:2265:2265) (2646:2646:2646))
        (PORT d[4] (2290:2290:2290) (2666:2666:2666))
        (PORT d[5] (2082:2082:2082) (2410:2410:2410))
        (PORT d[6] (2109:2109:2109) (2463:2463:2463))
        (PORT d[7] (2652:2652:2652) (3133:3133:3133))
        (PORT d[8] (2262:2262:2262) (2593:2593:2593))
        (PORT d[9] (1737:1737:1737) (2034:2034:2034))
        (PORT d[10] (2788:2788:2788) (3183:3183:3183))
        (PORT d[11] (3218:3218:3218) (3683:3683:3683))
        (PORT d[12] (2316:2316:2316) (2676:2676:2676))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT stall (2090:2090:2090) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (833:833:833))
        (PORT datab (897:897:897) (1018:1018:1018))
        (PORT datac (1229:1229:1229) (1426:1426:1426))
        (PORT datad (684:684:684) (820:820:820))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2942:2942:2942))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2329:2329:2329))
        (PORT d[1] (2193:2193:2193) (2571:2571:2571))
        (PORT d[2] (2266:2266:2266) (2643:2643:2643))
        (PORT d[3] (1603:1603:1603) (1863:1863:1863))
        (PORT d[4] (2013:2013:2013) (2340:2340:2340))
        (PORT d[5] (2183:2183:2183) (2489:2489:2489))
        (PORT d[6] (4689:4689:4689) (5457:5457:5457))
        (PORT d[7] (2162:2162:2162) (2547:2547:2547))
        (PORT d[8] (3644:3644:3644) (4190:4190:4190))
        (PORT d[9] (2164:2164:2164) (2470:2470:2470))
        (PORT d[10] (1671:1671:1671) (1950:1950:1950))
        (PORT d[11] (2612:2612:2612) (3073:3073:3073))
        (PORT d[12] (2058:2058:2058) (2356:2356:2356))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1682:1682:1682))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2705:2705:2705))
        (PORT d[1] (2382:2382:2382) (2771:2771:2771))
        (PORT d[2] (1578:1578:1578) (1828:1828:1828))
        (PORT d[3] (1719:1719:1719) (2025:2025:2025))
        (PORT d[4] (2133:2133:2133) (2491:2491:2491))
        (PORT d[5] (2323:2323:2323) (2659:2659:2659))
        (PORT d[6] (1451:1451:1451) (1712:1712:1712))
        (PORT d[7] (1995:1995:1995) (2354:2354:2354))
        (PORT d[8] (1974:1974:1974) (2250:2250:2250))
        (PORT d[9] (2495:2495:2495) (2896:2896:2896))
        (PORT d[10] (2174:2174:2174) (2467:2467:2467))
        (PORT d[11] (2103:2103:2103) (2380:2380:2380))
        (PORT d[12] (1893:1893:1893) (2222:2222:2222))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT stall (1635:1635:1635) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2742:2742:2742))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2740:2740:2740))
        (PORT d[1] (2380:2380:2380) (2799:2799:2799))
        (PORT d[2] (3040:3040:3040) (3515:3515:3515))
        (PORT d[3] (1569:1569:1569) (1820:1820:1820))
        (PORT d[4] (2139:2139:2139) (2511:2511:2511))
        (PORT d[5] (2729:2729:2729) (3119:3119:3119))
        (PORT d[6] (4527:4527:4527) (5277:5277:5277))
        (PORT d[7] (2701:2701:2701) (3161:3161:3161))
        (PORT d[8] (1293:1293:1293) (1522:1522:1522))
        (PORT d[9] (1635:1635:1635) (1857:1857:1857))
        (PORT d[10] (1361:1361:1361) (1600:1600:1600))
        (PORT d[11] (2482:2482:2482) (2924:2924:2924))
        (PORT d[12] (2912:2912:2912) (3379:3379:3379))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1365:1365:1365))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2251:2251:2251))
        (PORT d[1] (2706:2706:2706) (3134:3134:3134))
        (PORT d[2] (1804:1804:1804) (2105:2105:2105))
        (PORT d[3] (2231:2231:2231) (2609:2609:2609))
        (PORT d[4] (2321:2321:2321) (2711:2711:2711))
        (PORT d[5] (2048:2048:2048) (2331:2331:2331))
        (PORT d[6] (1411:1411:1411) (1659:1659:1659))
        (PORT d[7] (1932:1932:1932) (2296:2296:2296))
        (PORT d[8] (2404:2404:2404) (2754:2754:2754))
        (PORT d[9] (2144:2144:2144) (2510:2510:2510))
        (PORT d[10] (1952:1952:1952) (2218:2218:2218))
        (PORT d[11] (2243:2243:2243) (2551:2551:2551))
        (PORT d[12] (2311:2311:2311) (2704:2704:2704))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT stall (1685:1685:1685) (1486:1486:1486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1059:1059:1059))
        (PORT datab (1042:1042:1042) (1206:1206:1206))
        (PORT datac (936:936:936) (1087:1087:1087))
        (PORT datad (852:852:852) (1014:1014:1014))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (658:658:658) (776:776:776))
        (PORT datac (422:422:422) (476:476:476))
        (PORT datad (636:636:636) (755:755:755))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3809:3809:3809))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3796:3796:3796))
        (PORT d[1] (2890:2890:2890) (3358:3358:3358))
        (PORT d[2] (2199:2199:2199) (2570:2570:2570))
        (PORT d[3] (3210:3210:3210) (3702:3702:3702))
        (PORT d[4] (2953:2953:2953) (3443:3443:3443))
        (PORT d[5] (5067:5067:5067) (5830:5830:5830))
        (PORT d[6] (4424:4424:4424) (5123:5123:5123))
        (PORT d[7] (2351:2351:2351) (2781:2781:2781))
        (PORT d[8] (4745:4745:4745) (5449:5449:5449))
        (PORT d[9] (4606:4606:4606) (5302:5302:5302))
        (PORT d[10] (2935:2935:2935) (3426:3426:3426))
        (PORT d[11] (2997:2997:2997) (3497:3497:3497))
        (PORT d[12] (3988:3988:3988) (4622:4622:4622))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1605:1605:1605))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4494:4494:4494))
        (PORT d[1] (2304:2304:2304) (2676:2676:2676))
        (PORT d[2] (3003:3003:3003) (3505:3505:3505))
        (PORT d[3] (1275:1275:1275) (1483:1483:1483))
        (PORT d[4] (2179:2179:2179) (2513:2513:2513))
        (PORT d[5] (2400:2400:2400) (2769:2769:2769))
        (PORT d[6] (2897:2897:2897) (3384:3384:3384))
        (PORT d[7] (2561:2561:2561) (3007:3007:3007))
        (PORT d[8] (1887:1887:1887) (2229:2229:2229))
        (PORT d[9] (1426:1426:1426) (1650:1650:1650))
        (PORT d[10] (3667:3667:3667) (4182:4182:4182))
        (PORT d[11] (3787:3787:3787) (4331:4331:4331))
        (PORT d[12] (2032:2032:2032) (2358:2358:2358))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT stall (1548:1548:1548) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3122:3122:3122))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3675:3675:3675))
        (PORT d[1] (2879:2879:2879) (3387:3387:3387))
        (PORT d[2] (2301:2301:2301) (2696:2696:2696))
        (PORT d[3] (2269:2269:2269) (2658:2658:2658))
        (PORT d[4] (2610:2610:2610) (3030:3030:3030))
        (PORT d[5] (3428:3428:3428) (3879:3879:3879))
        (PORT d[6] (3402:3402:3402) (3910:3910:3910))
        (PORT d[7] (2076:2076:2076) (2464:2464:2464))
        (PORT d[8] (3339:3339:3339) (3808:3808:3808))
        (PORT d[9] (1820:1820:1820) (2066:2066:2066))
        (PORT d[10] (2115:2115:2115) (2470:2470:2470))
        (PORT d[11] (2728:2728:2728) (3197:3197:3197))
        (PORT d[12] (2896:2896:2896) (3340:3340:3340))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1553:1553:1553))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (3103:3103:3103))
        (PORT d[1] (2307:2307:2307) (2681:2681:2681))
        (PORT d[2] (2137:2137:2137) (2476:2476:2476))
        (PORT d[3] (2782:2782:2782) (3277:3277:3277))
        (PORT d[4] (2916:2916:2916) (3394:3394:3394))
        (PORT d[5] (3323:3323:3323) (3736:3736:3736))
        (PORT d[6] (2154:2154:2154) (2485:2485:2485))
        (PORT d[7] (2507:2507:2507) (2943:2943:2943))
        (PORT d[8] (2174:2174:2174) (2490:2490:2490))
        (PORT d[9] (2417:2417:2417) (2802:2802:2802))
        (PORT d[10] (1240:1240:1240) (1456:1456:1456))
        (PORT d[11] (2373:2373:2373) (2708:2708:2708))
        (PORT d[12] (2144:2144:2144) (2513:2513:2513))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT stall (1508:1508:1508) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (845:845:845))
        (PORT datab (1195:1195:1195) (1395:1395:1395))
        (PORT datac (685:685:685) (810:810:810))
        (PORT datad (1014:1014:1014) (1181:1181:1181))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3392:3392:3392))
        (PORT clk (1393:1393:1393) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (803:803:803))
        (PORT d[1] (802:802:802) (929:929:929))
        (PORT d[2] (550:550:550) (651:651:651))
        (PORT d[3] (640:640:640) (741:741:741))
        (PORT d[4] (858:858:858) (972:972:972))
        (PORT d[5] (1396:1396:1396) (1597:1597:1597))
        (PORT d[6] (1068:1068:1068) (1240:1240:1240))
        (PORT d[7] (609:609:609) (714:714:714))
        (PORT d[8] (731:731:731) (844:844:844))
        (PORT d[9] (1745:1745:1745) (2000:2000:2000))
        (PORT d[10] (953:953:953) (1118:1118:1118))
        (PORT d[11] (690:690:690) (798:798:798))
        (PORT d[12] (706:706:706) (812:812:812))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (715:715:715))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (411:411:411) (479:479:479))
        (PORT d[1] (535:535:535) (616:616:616))
        (PORT d[2] (892:892:892) (1009:1009:1009))
        (PORT d[3] (696:696:696) (796:796:796))
        (PORT d[4] (703:703:703) (807:807:807))
        (PORT d[5] (1786:1786:1786) (2040:2040:2040))
        (PORT d[6] (575:575:575) (670:670:670))
        (PORT d[7] (555:555:555) (637:637:637))
        (PORT d[8] (1075:1075:1075) (1236:1236:1236))
        (PORT d[9] (807:807:807) (921:921:921))
        (PORT d[10] (636:636:636) (718:718:718))
        (PORT d[11] (552:552:552) (639:639:639))
        (PORT d[12] (913:913:913) (1047:1047:1047))
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT stall (994:994:994) (920:920:920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3240:3240:3240))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1778:1778:1778))
        (PORT d[1] (1856:1856:1856) (2195:2195:2195))
        (PORT d[2] (2197:2197:2197) (2592:2592:2592))
        (PORT d[3] (1042:1042:1042) (1211:1211:1211))
        (PORT d[4] (957:957:957) (1109:1109:1109))
        (PORT d[5] (1405:1405:1405) (1616:1616:1616))
        (PORT d[6] (1046:1046:1046) (1211:1211:1211))
        (PORT d[7] (3455:3455:3455) (4027:4027:4027))
        (PORT d[8] (1977:1977:1977) (2247:2247:2247))
        (PORT d[9] (1388:1388:1388) (1593:1593:1593))
        (PORT d[10] (2144:2144:2144) (2499:2499:2499))
        (PORT d[11] (2402:2402:2402) (2818:2818:2818))
        (PORT d[12] (1726:1726:1726) (1973:1973:1973))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (820:820:820) (872:872:872))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (1082:1082:1082))
        (PORT d[1] (2232:2232:2232) (2576:2576:2576))
        (PORT d[2] (1471:1471:1471) (1699:1699:1699))
        (PORT d[3] (1312:1312:1312) (1484:1484:1484))
        (PORT d[4] (2304:2304:2304) (2689:2689:2689))
        (PORT d[5] (1292:1292:1292) (1480:1480:1480))
        (PORT d[6] (934:934:934) (1076:1076:1076))
        (PORT d[7] (921:921:921) (1056:1056:1056))
        (PORT d[8] (1074:1074:1074) (1235:1235:1235))
        (PORT d[9] (1712:1712:1712) (1982:1982:1982))
        (PORT d[10] (1572:1572:1572) (1857:1857:1857))
        (PORT d[11] (877:877:877) (1003:1003:1003))
        (PORT d[12] (886:886:886) (1014:1014:1014))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT stall (1172:1172:1172) (1083:1083:1083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (838:838:838))
        (PORT datab (619:619:619) (713:713:713))
        (PORT datac (950:950:950) (1083:1083:1083))
        (PORT datad (675:675:675) (808:808:808))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (586:586:586))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2895:2895:2895))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3150:3150:3150))
        (PORT d[1] (2226:2226:2226) (2591:2591:2591))
        (PORT d[2] (2330:2330:2330) (2731:2731:2731))
        (PORT d[3] (2531:2531:2531) (2941:2941:2941))
        (PORT d[4] (2050:2050:2050) (2413:2413:2413))
        (PORT d[5] (3801:3801:3801) (4394:4394:4394))
        (PORT d[6] (4486:4486:4486) (5219:5219:5219))
        (PORT d[7] (1673:1673:1673) (1984:1984:1984))
        (PORT d[8] (1686:1686:1686) (1971:1971:1971))
        (PORT d[9] (3440:3440:3440) (3982:3982:3982))
        (PORT d[10] (1702:1702:1702) (1991:1991:1991))
        (PORT d[11] (2244:2244:2244) (2638:2638:2638))
        (PORT d[12] (2560:2560:2560) (2990:2990:2990))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1658:1658:1658))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3348:3348:3348))
        (PORT d[1] (2086:2086:2086) (2410:2410:2410))
        (PORT d[2] (1792:1792:1792) (2088:2088:2088))
        (PORT d[3] (2448:2448:2448) (2855:2855:2855))
        (PORT d[4] (2456:2456:2456) (2849:2849:2849))
        (PORT d[5] (2554:2554:2554) (2948:2948:2948))
        (PORT d[6] (2154:2154:2154) (2521:2521:2521))
        (PORT d[7] (2817:2817:2817) (3317:3317:3317))
        (PORT d[8] (2445:2445:2445) (2804:2804:2804))
        (PORT d[9] (1702:1702:1702) (1990:1990:1990))
        (PORT d[10] (2951:2951:2951) (3372:3372:3372))
        (PORT d[11] (3351:3351:3351) (3829:3829:3829))
        (PORT d[12] (1939:1939:1939) (2244:2244:2244))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT stall (2061:2061:2061) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3527:3527:3527))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3652:3652:3652))
        (PORT d[1] (2474:2474:2474) (2916:2916:2916))
        (PORT d[2] (1747:1747:1747) (2047:2047:2047))
        (PORT d[3] (1832:1832:1832) (2145:2145:2145))
        (PORT d[4] (2266:2266:2266) (2648:2648:2648))
        (PORT d[5] (3021:3021:3021) (3441:3441:3441))
        (PORT d[6] (3288:3288:3288) (3787:3787:3787))
        (PORT d[7] (1919:1919:1919) (2245:2245:2245))
        (PORT d[8] (3243:3243:3243) (3692:3692:3692))
        (PORT d[9] (4698:4698:4698) (5317:5317:5317))
        (PORT d[10] (2745:2745:2745) (3137:3137:3137))
        (PORT d[11] (2225:2225:2225) (2588:2588:2588))
        (PORT d[12] (2969:2969:2969) (3452:3452:3452))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1616:1616:1616))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1754:1754:1754))
        (PORT d[1] (2103:2103:2103) (2445:2445:2445))
        (PORT d[2] (3006:3006:3006) (3413:3413:3413))
        (PORT d[3] (1633:1633:1633) (1929:1929:1929))
        (PORT d[4] (2231:2231:2231) (2593:2593:2593))
        (PORT d[5] (3244:3244:3244) (3689:3689:3689))
        (PORT d[6] (2663:2663:2663) (3045:3045:3045))
        (PORT d[7] (1825:1825:1825) (2122:2122:2122))
        (PORT d[8] (1400:1400:1400) (1645:1645:1645))
        (PORT d[9] (2379:2379:2379) (2736:2736:2736))
        (PORT d[10] (2019:2019:2019) (2381:2381:2381))
        (PORT d[11] (2691:2691:2691) (3122:3122:3122))
        (PORT d[12] (1662:1662:1662) (1937:1937:1937))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT stall (1711:1711:1711) (1514:1514:1514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (834:834:834))
        (PORT datab (1333:1333:1333) (1550:1550:1550))
        (PORT datac (1272:1272:1272) (1478:1478:1478))
        (PORT datad (682:682:682) (817:817:817))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3624:3624:3624))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1515:1515:1515))
        (PORT d[1] (1474:1474:1474) (1709:1709:1709))
        (PORT d[2] (1339:1339:1339) (1575:1575:1575))
        (PORT d[3] (1860:1860:1860) (2146:2146:2146))
        (PORT d[4] (2126:2126:2126) (2474:2474:2474))
        (PORT d[5] (1999:1999:1999) (2301:2301:2301))
        (PORT d[6] (857:857:857) (1008:1008:1008))
        (PORT d[7] (1963:1963:1963) (2310:2310:2310))
        (PORT d[8] (1050:1050:1050) (1213:1213:1213))
        (PORT d[9] (1350:1350:1350) (1555:1555:1555))
        (PORT d[10] (1206:1206:1206) (1402:1402:1402))
        (PORT d[11] (1674:1674:1674) (1958:1958:1958))
        (PORT d[12] (2370:2370:2370) (2699:2699:2699))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (982:982:982))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2648:2648:2648))
        (PORT d[1] (912:912:912) (1048:1048:1048))
        (PORT d[2] (1249:1249:1249) (1437:1437:1437))
        (PORT d[3] (711:711:711) (839:839:839))
        (PORT d[4] (908:908:908) (1041:1041:1041))
        (PORT d[5] (1235:1235:1235) (1405:1405:1405))
        (PORT d[6] (1461:1461:1461) (1729:1729:1729))
        (PORT d[7] (739:739:739) (847:847:847))
        (PORT d[8] (2043:2043:2043) (2387:2387:2387))
        (PORT d[9] (1212:1212:1212) (1403:1403:1403))
        (PORT d[10] (1650:1650:1650) (1961:1961:1961))
        (PORT d[11] (785:785:785) (907:907:907))
        (PORT d[12] (1139:1139:1139) (1322:1322:1322))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT stall (1398:1398:1398) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3972:3972:3972))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3972:3972:3972))
        (PORT d[1] (3063:3063:3063) (3561:3561:3561))
        (PORT d[2] (2373:2373:2373) (2764:2764:2764))
        (PORT d[3] (3263:3263:3263) (3774:3774:3774))
        (PORT d[4] (3125:3125:3125) (3634:3634:3634))
        (PORT d[5] (4801:4801:4801) (5513:5513:5513))
        (PORT d[6] (3817:3817:3817) (4411:4411:4411))
        (PORT d[7] (2502:2502:2502) (2948:2948:2948))
        (PORT d[8] (4905:4905:4905) (5627:5627:5627))
        (PORT d[9] (4784:4784:4784) (5507:5507:5507))
        (PORT d[10] (2949:2949:2949) (3442:3442:3442))
        (PORT d[11] (3212:3212:3212) (3744:3744:3744))
        (PORT d[12] (4161:4161:4161) (4813:4813:4813))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1372:1372:1372))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4701:4701:4701))
        (PORT d[1] (2329:2329:2329) (2700:2700:2700))
        (PORT d[2] (3197:3197:3197) (3731:3731:3731))
        (PORT d[3] (1104:1104:1104) (1293:1293:1293))
        (PORT d[4] (1442:1442:1442) (1665:1665:1665))
        (PORT d[5] (2047:2047:2047) (2362:2362:2362))
        (PORT d[6] (3071:3071:3071) (3589:3589:3589))
        (PORT d[7] (2516:2516:2516) (2944:2944:2944))
        (PORT d[8] (1864:1864:1864) (2212:2212:2212))
        (PORT d[9] (1424:1424:1424) (1660:1660:1660))
        (PORT d[10] (3844:3844:3844) (4379:4379:4379))
        (PORT d[11] (1709:1709:1709) (1986:1986:1986))
        (PORT d[12] (1900:1900:1900) (2218:2218:2218))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT stall (1322:1322:1322) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (834:834:834))
        (PORT datab (299:299:299) (344:344:344))
        (PORT datac (1308:1308:1308) (1512:1512:1512))
        (PORT datad (683:683:683) (818:818:818))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (637:637:637) (755:755:755))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (568:568:568))
        (PORT datab (588:588:588) (717:717:717))
        (PORT datac (498:498:498) (592:592:592))
        (PORT datad (461:461:461) (524:524:524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1250:1250:1250))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (497:497:497) (591:591:591))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3470:3470:3470))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3658:3658:3658))
        (PORT d[1] (2500:2500:2500) (2938:2938:2938))
        (PORT d[2] (2891:2891:2891) (3388:3388:3388))
        (PORT d[3] (2034:2034:2034) (2373:2373:2373))
        (PORT d[4] (1557:1557:1557) (1829:1829:1829))
        (PORT d[5] (2870:2870:2870) (3280:3280:3280))
        (PORT d[6] (3043:3043:3043) (3460:3460:3460))
        (PORT d[7] (2400:2400:2400) (2817:2817:2817))
        (PORT d[8] (3831:3831:3831) (4413:4413:4413))
        (PORT d[9] (4592:4592:4592) (5196:5196:5196))
        (PORT d[10] (2911:2911:2911) (3341:3341:3341))
        (PORT d[11] (2121:2121:2121) (2475:2475:2475))
        (PORT d[12] (3488:3488:3488) (4061:4061:4061))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1497:1497:1497))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2314:2314:2314))
        (PORT d[1] (2048:2048:2048) (2363:2363:2363))
        (PORT d[2] (1760:1760:1760) (2005:2005:2005))
        (PORT d[3] (1240:1240:1240) (1455:1455:1455))
        (PORT d[4] (2591:2591:2591) (3002:3002:3002))
        (PORT d[5] (1597:1597:1597) (1821:1821:1821))
        (PORT d[6] (1862:1862:1862) (2199:2199:2199))
        (PORT d[7] (1662:1662:1662) (1950:1950:1950))
        (PORT d[8] (1343:1343:1343) (1572:1572:1572))
        (PORT d[9] (1901:1901:1901) (2150:2150:2150))
        (PORT d[10] (1611:1611:1611) (1911:1911:1911))
        (PORT d[11] (1590:1590:1590) (1813:1813:1813))
        (PORT d[12] (1757:1757:1757) (2041:2041:2041))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT stall (1799:1799:1799) (1572:1572:1572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (858:858:858))
        (PORT datab (1054:1054:1054) (1235:1235:1235))
        (PORT datac (1193:1193:1193) (1335:1335:1335))
        (PORT datad (517:517:517) (600:600:600))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (575:575:575) (698:698:698))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (441:441:441))
        (PORT datab (601:601:601) (693:693:693))
        (PORT datad (549:549:549) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2781:2781:2781) (3190:3190:3190))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector48\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (184:184:184))
        (PORT datab (475:475:475) (549:549:549))
        (PORT datad (422:422:422) (494:494:494))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3575:3575:3575))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2634:2634:2634))
        (PORT d[1] (2072:2072:2072) (2443:2443:2443))
        (PORT d[2] (2072:2072:2072) (2429:2429:2429))
        (PORT d[3] (2327:2327:2327) (2712:2712:2712))
        (PORT d[4] (1695:1695:1695) (1999:1999:1999))
        (PORT d[5] (2779:2779:2779) (3183:3183:3183))
        (PORT d[6] (2284:2284:2284) (2593:2593:2593))
        (PORT d[7] (1647:1647:1647) (1948:1948:1948))
        (PORT d[8] (3278:3278:3278) (3726:3726:3726))
        (PORT d[9] (3439:3439:3439) (3889:3889:3889))
        (PORT d[10] (2275:2275:2275) (2596:2596:2596))
        (PORT d[11] (1485:1485:1485) (1728:1728:1728))
        (PORT d[12] (2416:2416:2416) (2801:2801:2801))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1513:1513:1513))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1262:1262:1262))
        (PORT d[1] (2418:2418:2418) (2790:2790:2790))
        (PORT d[2] (2279:2279:2279) (2581:2581:2581))
        (PORT d[3] (1716:1716:1716) (2013:2013:2013))
        (PORT d[4] (2149:2149:2149) (2457:2457:2457))
        (PORT d[5] (2375:2375:2375) (2777:2777:2777))
        (PORT d[6] (1815:1815:1815) (2135:2135:2135))
        (PORT d[7] (1381:1381:1381) (1598:1598:1598))
        (PORT d[8] (1593:1593:1593) (1873:1873:1873))
        (PORT d[9] (2577:2577:2577) (2906:2906:2906))
        (PORT d[10] (1697:1697:1697) (1986:1986:1986))
        (PORT d[11] (2525:2525:2525) (2856:2856:2856))
        (PORT d[12] (2093:2093:2093) (2432:2432:2432))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT stall (2021:2021:2021) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (904:904:904))
        (PORT datab (829:829:829) (952:952:952))
        (PORT datac (562:562:562) (663:663:663))
        (PORT datad (1581:1581:1581) (1779:1779:1779))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3278:3278:3278))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4844:4844:4844))
        (PORT d[1] (1783:1783:1783) (2097:2097:2097))
        (PORT d[2] (1871:1871:1871) (2192:2192:2192))
        (PORT d[3] (2387:2387:2387) (2789:2789:2789))
        (PORT d[4] (1134:1134:1134) (1324:1324:1324))
        (PORT d[5] (3984:3984:3984) (4565:4565:4565))
        (PORT d[6] (2971:2971:2971) (3404:3404:3404))
        (PORT d[7] (2976:2976:2976) (3482:3482:3482))
        (PORT d[8] (1795:1795:1795) (2054:2054:2054))
        (PORT d[9] (1651:1651:1651) (1884:1884:1884))
        (PORT d[10] (3439:3439:3439) (3960:3960:3960))
        (PORT d[11] (1915:1915:1915) (2250:2250:2250))
        (PORT d[12] (3742:3742:3742) (4352:4352:4352))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1265:1265:1265))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2413:2413:2413))
        (PORT d[1] (3082:3082:3082) (3576:3576:3576))
        (PORT d[2] (3359:3359:3359) (3849:3849:3849))
        (PORT d[3] (1397:1397:1397) (1662:1662:1662))
        (PORT d[4] (3394:3394:3394) (3857:3857:3857))
        (PORT d[5] (2730:2730:2730) (3174:3174:3174))
        (PORT d[6] (1793:1793:1793) (2122:2122:2122))
        (PORT d[7] (1149:1149:1149) (1355:1355:1355))
        (PORT d[8] (1400:1400:1400) (1650:1650:1650))
        (PORT d[9] (1716:1716:1716) (1975:1975:1975))
        (PORT d[10] (1271:1271:1271) (1483:1483:1483))
        (PORT d[11] (3461:3461:3461) (3919:3919:3919))
        (PORT d[12] (2400:2400:2400) (2785:2785:2785))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT stall (2376:2376:2376) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2493:2493:2493))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (4297:4297:4297))
        (PORT d[1] (3578:3578:3578) (4190:4190:4190))
        (PORT d[2] (3372:3372:3372) (3927:3927:3927))
        (PORT d[3] (2692:2692:2692) (3143:3143:3143))
        (PORT d[4] (2461:2461:2461) (2854:2854:2854))
        (PORT d[5] (3920:3920:3920) (4530:4530:4530))
        (PORT d[6] (3609:3609:3609) (4158:4158:4158))
        (PORT d[7] (2613:2613:2613) (3090:3090:3090))
        (PORT d[8] (3833:3833:3833) (4360:4360:4360))
        (PORT d[9] (3152:3152:3152) (3613:3613:3613))
        (PORT d[10] (2066:2066:2066) (2433:2433:2433))
        (PORT d[11] (3081:3081:3081) (3594:3594:3594))
        (PORT d[12] (3691:3691:3691) (4235:4235:4235))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1606:1606:1606))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3145:3145:3145))
        (PORT d[1] (2704:2704:2704) (3142:3142:3142))
        (PORT d[2] (2760:2760:2760) (3197:3197:3197))
        (PORT d[3] (2185:2185:2185) (2576:2576:2576))
        (PORT d[4] (3129:3129:3129) (3663:3663:3663))
        (PORT d[5] (3483:3483:3483) (4003:4003:4003))
        (PORT d[6] (1558:1558:1558) (1814:1814:1814))
        (PORT d[7] (1913:1913:1913) (2250:2250:2250))
        (PORT d[8] (2009:2009:2009) (2359:2359:2359))
        (PORT d[9] (2134:2134:2134) (2494:2494:2494))
        (PORT d[10] (1184:1184:1184) (1400:1400:1400))
        (PORT d[11] (3519:3519:3519) (3999:3999:3999))
        (PORT d[12] (1635:1635:1635) (1902:1902:1902))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT stall (2048:2048:2048) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (906:906:906))
        (PORT datab (582:582:582) (688:688:688))
        (PORT datac (1300:1300:1300) (1512:1512:1512))
        (PORT datad (1782:1782:1782) (2051:2051:2051))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3682:3682:3682))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3714:3714:3714))
        (PORT d[1] (2456:2456:2456) (2871:2871:2871))
        (PORT d[2] (1885:1885:1885) (2211:2211:2211))
        (PORT d[3] (2521:2521:2521) (2937:2937:2937))
        (PORT d[4] (2004:2004:2004) (2344:2344:2344))
        (PORT d[5] (3012:3012:3012) (3462:3462:3462))
        (PORT d[6] (3156:3156:3156) (3614:3614:3614))
        (PORT d[7] (2311:2311:2311) (2707:2707:2707))
        (PORT d[8] (3018:3018:3018) (3403:3403:3403))
        (PORT d[9] (2799:2799:2799) (3173:3173:3173))
        (PORT d[10] (2488:2488:2488) (2858:2858:2858))
        (PORT d[11] (2142:2142:2142) (2481:2481:2481))
        (PORT d[12] (2807:2807:2807) (3270:3270:3270))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1703:1703:1703))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1581:1581:1581))
        (PORT d[1] (2865:2865:2865) (3323:3323:3323))
        (PORT d[2] (3129:3129:3129) (3568:3568:3568))
        (PORT d[3] (2608:2608:2608) (3077:3077:3077))
        (PORT d[4] (2656:2656:2656) (3017:3017:3017))
        (PORT d[5] (3098:3098:3098) (3562:3562:3562))
        (PORT d[6] (1830:1830:1830) (2153:2153:2153))
        (PORT d[7] (1958:1958:1958) (2279:2279:2279))
        (PORT d[8] (1598:1598:1598) (1876:1876:1876))
        (PORT d[9] (1904:1904:1904) (2201:2201:2201))
        (PORT d[10] (1306:1306:1306) (1532:1532:1532))
        (PORT d[11] (2979:2979:2979) (3364:3364:3364))
        (PORT d[12] (1791:1791:1791) (2092:2092:2092))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT stall (2504:2504:2504) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3650:3650:3650))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (3308:3308:3308))
        (PORT d[1] (2105:2105:2105) (2473:2473:2473))
        (PORT d[2] (1884:1884:1884) (2207:2207:2207))
        (PORT d[3] (2167:2167:2167) (2531:2531:2531))
        (PORT d[4] (1850:1850:1850) (2164:2164:2164))
        (PORT d[5] (2991:2991:2991) (3431:3431:3431))
        (PORT d[6] (2782:2782:2782) (3192:3192:3192))
        (PORT d[7] (2030:2030:2030) (2396:2396:2396))
        (PORT d[8] (2652:2652:2652) (2988:2988:2988))
        (PORT d[9] (3059:3059:3059) (3463:3463:3463))
        (PORT d[10] (2460:2460:2460) (2821:2821:2821))
        (PORT d[11] (1814:1814:1814) (2114:2114:2114))
        (PORT d[12] (2769:2769:2769) (3220:3220:3220))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1676:1676:1676))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1520:1520:1520))
        (PORT d[1] (2501:2501:2501) (2909:2909:2909))
        (PORT d[2] (3095:3095:3095) (3529:3529:3529))
        (PORT d[3] (2226:2226:2226) (2640:2640:2640))
        (PORT d[4] (2716:2716:2716) (3062:3062:3062))
        (PORT d[5] (2947:2947:2947) (3383:3383:3383))
        (PORT d[6] (1844:1844:1844) (2166:2166:2166))
        (PORT d[7] (1624:1624:1624) (1899:1899:1899))
        (PORT d[8] (1530:1530:1530) (1784:1784:1784))
        (PORT d[9] (1933:1933:1933) (2239:2239:2239))
        (PORT d[10] (1288:1288:1288) (1512:1512:1512))
        (PORT d[11] (2944:2944:2944) (3316:3316:3316))
        (PORT d[12] (1829:1829:1829) (2130:2130:2130))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT stall (2223:2223:2223) (1945:1945:1945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (904:904:904))
        (PORT datab (579:579:579) (684:684:684))
        (PORT datac (1586:1586:1586) (1824:1824:1824))
        (PORT datad (2108:2108:2108) (2413:2413:2413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (3187:3187:3187))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4985:4985:4985))
        (PORT d[1] (1421:1421:1421) (1689:1689:1689))
        (PORT d[2] (2242:2242:2242) (2606:2606:2606))
        (PORT d[3] (3112:3112:3112) (3613:3613:3613))
        (PORT d[4] (1788:1788:1788) (2096:2096:2096))
        (PORT d[5] (3936:3936:3936) (4540:4540:4540))
        (PORT d[6] (4026:4026:4026) (4656:4656:4656))
        (PORT d[7] (1409:1409:1409) (1661:1661:1661))
        (PORT d[8] (3827:3827:3827) (4411:4411:4411))
        (PORT d[9] (3314:3314:3314) (3847:3847:3847))
        (PORT d[10] (3831:3831:3831) (4412:4412:4412))
        (PORT d[11] (1392:1392:1392) (1634:1634:1634))
        (PORT d[12] (4477:4477:4477) (5194:5194:5194))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1467:1467:1467))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1247:1247:1247))
        (PORT d[1] (2286:2286:2286) (2635:2635:2635))
        (PORT d[2] (4353:4353:4353) (4969:4969:4969))
        (PORT d[3] (1624:1624:1624) (1893:1893:1893))
        (PORT d[4] (1435:1435:1435) (1665:1665:1665))
        (PORT d[5] (2105:2105:2105) (2444:2444:2444))
        (PORT d[6] (2104:2104:2104) (2499:2499:2499))
        (PORT d[7] (1560:1560:1560) (1841:1841:1841))
        (PORT d[8] (1932:1932:1932) (2245:2245:2245))
        (PORT d[9] (1418:1418:1418) (1638:1638:1638))
        (PORT d[10] (2342:2342:2342) (2763:2763:2763))
        (PORT d[11] (1378:1378:1378) (1612:1612:1612))
        (PORT d[12] (2166:2166:2166) (2535:2535:2535))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT stall (1401:1401:1401) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3614:3614:3614))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3641:3641:3641))
        (PORT d[1] (2472:2472:2472) (2902:2902:2902))
        (PORT d[2] (2709:2709:2709) (3179:3179:3179))
        (PORT d[3] (2039:2039:2039) (2384:2384:2384))
        (PORT d[4] (2463:2463:2463) (2872:2872:2872))
        (PORT d[5] (2856:2856:2856) (3260:3260:3260))
        (PORT d[6] (3190:3190:3190) (3628:3628:3628))
        (PORT d[7] (1473:1473:1473) (1729:1729:1729))
        (PORT d[8] (4353:4353:4353) (5007:5007:5007))
        (PORT d[9] (4727:4727:4727) (5350:5350:5350))
        (PORT d[10] (2905:2905:2905) (3335:3335:3335))
        (PORT d[11] (2117:2117:2117) (2475:2475:2475))
        (PORT d[12] (3336:3336:3336) (3888:3888:3888))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1435:1435:1435))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2330:2330:2330))
        (PORT d[1] (2292:2292:2292) (2654:2654:2654))
        (PORT d[2] (1923:1923:1923) (2188:2188:2188))
        (PORT d[3] (1088:1088:1088) (1284:1284:1284))
        (PORT d[4] (1893:1893:1893) (2207:2207:2207))
        (PORT d[5] (1766:1766:1766) (2065:2065:2065))
        (PORT d[6] (1701:1701:1701) (2029:2029:2029))
        (PORT d[7] (1488:1488:1488) (1751:1751:1751))
        (PORT d[8] (1520:1520:1520) (1774:1774:1774))
        (PORT d[9] (2255:2255:2255) (2546:2546:2546))
        (PORT d[10] (1610:1610:1610) (1921:1921:1921))
        (PORT d[11] (2091:2091:2091) (2371:2371:2371))
        (PORT d[12] (1579:1579:1579) (1834:1834:1834))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT stall (1719:1719:1719) (1519:1519:1519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (862:862:862))
        (PORT datab (913:913:913) (1010:1010:1010))
        (PORT datac (696:696:696) (821:821:821))
        (PORT datad (720:720:720) (809:809:809))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (4210:4210:4210))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (4504:4504:4504))
        (PORT d[1] (2984:2984:2984) (3465:3465:3465))
        (PORT d[2] (2257:2257:2257) (2643:2643:2643))
        (PORT d[3] (2190:2190:2190) (2562:2562:2562))
        (PORT d[4] (2519:2519:2519) (2918:2918:2918))
        (PORT d[5] (3541:3541:3541) (4070:4070:4070))
        (PORT d[6] (2979:2979:2979) (3424:3424:3424))
        (PORT d[7] (2788:2788:2788) (3273:3273:3273))
        (PORT d[8] (1953:1953:1953) (2228:2228:2228))
        (PORT d[9] (2104:2104:2104) (2385:2385:2385))
        (PORT d[10] (3033:3033:3033) (3481:3481:3481))
        (PORT d[11] (2644:2644:2644) (3040:3040:3040))
        (PORT d[12] (3557:3557:3557) (4142:4142:4142))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1581:1581:1581))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2201:2201:2201))
        (PORT d[1] (2910:2910:2910) (3384:3384:3384))
        (PORT d[2] (3161:3161:3161) (3618:3618:3618))
        (PORT d[3] (3183:3183:3183) (3735:3735:3735))
        (PORT d[4] (3218:3218:3218) (3659:3659:3659))
        (PORT d[5] (2556:2556:2556) (2975:2975:2975))
        (PORT d[6] (1607:1607:1607) (1906:1906:1906))
        (PORT d[7] (1134:1134:1134) (1339:1339:1339))
        (PORT d[8] (1198:1198:1198) (1412:1412:1412))
        (PORT d[9] (1870:1870:1870) (2168:2168:2168))
        (PORT d[10] (1095:1095:1095) (1284:1284:1284))
        (PORT d[11] (3284:3284:3284) (3721:3721:3721))
        (PORT d[12] (2211:2211:2211) (2569:2569:2569))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT stall (2148:2148:2148) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3397:3397:3397) (3931:3931:3931))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (4221:4221:4221))
        (PORT d[1] (2667:2667:2667) (3150:3150:3150))
        (PORT d[2] (2055:2055:2055) (2404:2404:2404))
        (PORT d[3] (2066:2066:2066) (2420:2420:2420))
        (PORT d[4] (2453:2453:2453) (2869:2869:2869))
        (PORT d[5] (3570:3570:3570) (4109:4109:4109))
        (PORT d[6] (3404:3404:3404) (3928:3928:3928))
        (PORT d[7] (1823:1823:1823) (2151:2151:2151))
        (PORT d[8] (4235:4235:4235) (4862:4862:4862))
        (PORT d[9] (5209:5209:5209) (5870:5870:5870))
        (PORT d[10] (3496:3496:3496) (4041:4041:4041))
        (PORT d[11] (2131:2131:2131) (2492:2492:2492))
        (PORT d[12] (3179:3179:3179) (3697:3697:3697))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1777:1777:1777))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1671:1671:1671))
        (PORT d[1] (2294:2294:2294) (2663:2663:2663))
        (PORT d[2] (3715:3715:3715) (4210:4210:4210))
        (PORT d[3] (1399:1399:1399) (1661:1661:1661))
        (PORT d[4] (1842:1842:1842) (2143:2143:2143))
        (PORT d[5] (2715:2715:2715) (3110:3110:3110))
        (PORT d[6] (2716:2716:2716) (3108:3108:3108))
        (PORT d[7] (1757:1757:1757) (2066:2066:2066))
        (PORT d[8] (1639:1639:1639) (1929:1929:1929))
        (PORT d[9] (2598:2598:2598) (2989:2989:2989))
        (PORT d[10] (1907:1907:1907) (2265:2265:2265))
        (PORT d[11] (1986:1986:1986) (2316:2316:2316))
        (PORT d[12] (1951:1951:1951) (2281:2281:2281))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (2072:2072:2072) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (862:862:862))
        (PORT datab (1485:1485:1485) (1737:1737:1737))
        (PORT datac (697:697:697) (823:823:823))
        (PORT datad (1331:1331:1331) (1548:1548:1548))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3904:3904:3904))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3696:3696:3696))
        (PORT d[1] (2522:2522:2522) (2940:2940:2940))
        (PORT d[2] (1694:1694:1694) (1988:1988:1988))
        (PORT d[3] (2727:2727:2727) (3162:3162:3162))
        (PORT d[4] (2597:2597:2597) (3038:3038:3038))
        (PORT d[5] (4582:4582:4582) (5290:5290:5290))
        (PORT d[6] (4995:4995:4995) (5776:5776:5776))
        (PORT d[7] (1869:1869:1869) (2229:2229:2229))
        (PORT d[8] (1645:1645:1645) (1940:1940:1940))
        (PORT d[9] (4221:4221:4221) (4858:4858:4858))
        (PORT d[10] (2391:2391:2391) (2804:2804:2804))
        (PORT d[11] (2669:2669:2669) (3123:3123:3123))
        (PORT d[12] (3623:3623:3623) (4206:4206:4206))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1483:1483:1483))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (4068:4068:4068))
        (PORT d[1] (2149:2149:2149) (2500:2500:2500))
        (PORT d[2] (2615:2615:2615) (3055:3055:3055))
        (PORT d[3] (2314:2314:2314) (2691:2691:2691))
        (PORT d[4] (1817:1817:1817) (2105:2105:2105))
        (PORT d[5] (1699:1699:1699) (1971:1971:1971))
        (PORT d[6] (2898:2898:2898) (3388:3388:3388))
        (PORT d[7] (2221:2221:2221) (2629:2629:2629))
        (PORT d[8] (1892:1892:1892) (2231:2231:2231))
        (PORT d[9] (2027:2027:2027) (2342:2342:2342))
        (PORT d[10] (3484:3484:3484) (3982:3982:3982))
        (PORT d[11] (4135:4135:4135) (4740:4740:4740))
        (PORT d[12] (1683:1683:1683) (1966:1966:1966))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT stall (1592:1592:1592) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (3144:3144:3144))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3240:3240:3240))
        (PORT d[1] (1459:1459:1459) (1750:1750:1750))
        (PORT d[2] (1717:1717:1717) (1998:1998:1998))
        (PORT d[3] (2808:2808:2808) (3272:3272:3272))
        (PORT d[4] (1334:1334:1334) (1576:1576:1576))
        (PORT d[5] (2221:2221:2221) (2532:2532:2532))
        (PORT d[6] (2128:2128:2128) (2431:2431:2431))
        (PORT d[7] (1084:1084:1084) (1265:1265:1265))
        (PORT d[8] (4028:4028:4028) (4590:4590:4590))
        (PORT d[9] (4650:4650:4650) (5275:5275:5275))
        (PORT d[10] (2959:2959:2959) (3370:3370:3370))
        (PORT d[11] (1119:1119:1119) (1299:1299:1299))
        (PORT d[12] (1500:1500:1500) (1742:1742:1742))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1398:1398:1398))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1671:1671:1671))
        (PORT d[1] (2892:2892:2892) (3351:3351:3351))
        (PORT d[2] (1450:1450:1450) (1655:1655:1655))
        (PORT d[3] (1350:1350:1350) (1590:1590:1590))
        (PORT d[4] (1617:1617:1617) (1856:1856:1856))
        (PORT d[5] (2417:2417:2417) (2837:2837:2837))
        (PORT d[6] (2217:2217:2217) (2609:2609:2609))
        (PORT d[7] (1231:1231:1231) (1456:1456:1456))
        (PORT d[8] (1103:1103:1103) (1278:1278:1278))
        (PORT d[9] (1450:1450:1450) (1644:1644:1644))
        (PORT d[10] (1765:1765:1765) (2080:2080:2080))
        (PORT d[11] (1593:1593:1593) (1802:1802:1802))
        (PORT d[12] (1840:1840:1840) (2149:2149:2149))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT stall (1820:1820:1820) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (861:861:861))
        (PORT datab (1295:1295:1295) (1508:1508:1508))
        (PORT datac (702:702:702) (828:828:828))
        (PORT datad (845:845:845) (961:961:961))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3703:3703:3703))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4890:4890:4890))
        (PORT d[1] (3050:3050:3050) (3593:3593:3593))
        (PORT d[2] (2628:2628:2628) (3061:3061:3061))
        (PORT d[3] (2617:2617:2617) (3048:3048:3048))
        (PORT d[4] (1933:1933:1933) (2267:2267:2267))
        (PORT d[5] (3722:3722:3722) (4281:4281:4281))
        (PORT d[6] (3633:3633:3633) (4203:4203:4203))
        (PORT d[7] (1649:1649:1649) (1952:1952:1952))
        (PORT d[8] (4249:4249:4249) (4886:4886:4886))
        (PORT d[9] (6015:6015:6015) (6778:6778:6778))
        (PORT d[10] (3510:3510:3510) (4054:4054:4054))
        (PORT d[11] (2670:2670:2670) (3107:3107:3107))
        (PORT d[12] (3873:3873:3873) (4479:4479:4479))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1867:1867:1867))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2508:2508:2508))
        (PORT d[1] (2910:2910:2910) (3373:3373:3373))
        (PORT d[2] (4373:4373:4373) (4952:4952:4952))
        (PORT d[3] (1355:1355:1355) (1597:1597:1597))
        (PORT d[4] (1704:1704:1704) (1984:1984:1984))
        (PORT d[5] (1884:1884:1884) (2200:2200:2200))
        (PORT d[6] (3064:3064:3064) (3508:3508:3508))
        (PORT d[7] (1756:1756:1756) (2070:2070:2070))
        (PORT d[8] (1613:1613:1613) (1903:1903:1903))
        (PORT d[9] (1868:1868:1868) (2183:2183:2183))
        (PORT d[10] (2523:2523:2523) (2960:2960:2960))
        (PORT d[11] (1781:1781:1781) (2077:2077:2077))
        (PORT d[12] (2107:2107:2107) (2455:2455:2455))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT stall (2042:2042:2042) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (3065:3065:3065))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5335:5335:5335) (5999:5999:5999))
        (PORT d[1] (2281:2281:2281) (2699:2699:2699))
        (PORT d[2] (2290:2290:2290) (2681:2681:2681))
        (PORT d[3] (3282:3282:3282) (3807:3807:3807))
        (PORT d[4] (2273:2273:2273) (2663:2663:2663))
        (PORT d[5] (3651:3651:3651) (4203:4203:4203))
        (PORT d[6] (4097:4097:4097) (4674:4674:4674))
        (PORT d[7] (3314:3314:3314) (3853:3853:3853))
        (PORT d[8] (5073:5073:5073) (5837:5837:5837))
        (PORT d[9] (5038:5038:5038) (5661:5661:5661))
        (PORT d[10] (2460:2460:2460) (2894:2894:2894))
        (PORT d[11] (2412:2412:2412) (2812:2812:2812))
        (PORT d[12] (3821:3821:3821) (4422:4422:4422))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1794:1794:1794))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2505:2505:2505))
        (PORT d[1] (3416:3416:3416) (3939:3939:3939))
        (PORT d[2] (4083:4083:4083) (4668:4668:4668))
        (PORT d[3] (1763:1763:1763) (2080:2080:2080))
        (PORT d[4] (3641:3641:3641) (4143:4143:4143))
        (PORT d[5] (3831:3831:3831) (4389:4389:4389))
        (PORT d[6] (2110:2110:2110) (2456:2456:2456))
        (PORT d[7] (1526:1526:1526) (1790:1790:1790))
        (PORT d[8] (1736:1736:1736) (2020:2020:2020))
        (PORT d[9] (1948:1948:1948) (2251:2251:2251))
        (PORT d[10] (1633:1633:1633) (1931:1931:1931))
        (PORT d[11] (4128:4128:4128) (4680:4680:4680))
        (PORT d[12] (2551:2551:2551) (2970:2970:2970))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT stall (2573:2573:2573) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1509:1509:1509))
        (PORT datab (1232:1232:1232) (1435:1435:1435))
        (PORT datac (701:701:701) (827:827:827))
        (PORT datad (712:712:712) (831:831:831))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3489:3489:3489))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (6012:6012:6012))
        (PORT d[1] (3773:3773:3773) (4414:4414:4414))
        (PORT d[2] (1460:1460:1460) (1702:1702:1702))
        (PORT d[3] (3149:3149:3149) (3644:3644:3644))
        (PORT d[4] (2474:2474:2474) (2876:2876:2876))
        (PORT d[5] (4458:4458:4458) (5123:5123:5123))
        (PORT d[6] (4471:4471:4471) (5155:5155:5155))
        (PORT d[7] (2175:2175:2175) (2548:2548:2548))
        (PORT d[8] (4970:4970:4970) (5711:5711:5711))
        (PORT d[9] (4965:4965:4965) (5707:5707:5707))
        (PORT d[10] (3147:3147:3147) (3668:3668:3668))
        (PORT d[11] (3569:3569:3569) (4154:4154:4154))
        (PORT d[12] (4311:4311:4311) (4975:4975:4975))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1448:1448:1448))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3295:3295:3295))
        (PORT d[1] (2549:2549:2549) (2964:2964:2964))
        (PORT d[2] (3374:3374:3374) (3932:3932:3932))
        (PORT d[3] (1156:1156:1156) (1370:1370:1370))
        (PORT d[4] (2045:2045:2045) (2370:2370:2370))
        (PORT d[5] (2349:2349:2349) (2720:2720:2720))
        (PORT d[6] (3110:3110:3110) (3636:3636:3636))
        (PORT d[7] (2142:2142:2142) (2512:2512:2512))
        (PORT d[8] (1818:1818:1818) (2136:2136:2136))
        (PORT d[9] (2011:2011:2011) (2356:2356:2356))
        (PORT d[10] (2259:2259:2259) (2663:2663:2663))
        (PORT d[11] (1408:1408:1408) (1644:1644:1644))
        (PORT d[12] (1696:1696:1696) (1982:1982:1982))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT stall (1589:1589:1589) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2836:2836:2836))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4533:4533:4533) (5137:5137:5137))
        (PORT d[1] (2014:2014:2014) (2383:2383:2383))
        (PORT d[2] (1732:1732:1732) (2045:2045:2045))
        (PORT d[3] (2733:2733:2733) (3179:3179:3179))
        (PORT d[4] (1308:1308:1308) (1526:1526:1526))
        (PORT d[5] (4350:4350:4350) (4986:4986:4986))
        (PORT d[6] (3202:3202:3202) (3683:3683:3683))
        (PORT d[7] (2100:2100:2100) (2494:2494:2494))
        (PORT d[8] (1692:1692:1692) (1910:1910:1910))
        (PORT d[9] (1273:1273:1273) (1450:1450:1450))
        (PORT d[10] (3802:3802:3802) (4377:4377:4377))
        (PORT d[11] (2091:2091:2091) (2456:2456:2456))
        (PORT d[12] (4104:4104:4104) (4763:4763:4763))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1354:1354:1354))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2652:2652:2652))
        (PORT d[1] (2408:2408:2408) (2781:2781:2781))
        (PORT d[2] (3919:3919:3919) (4482:4482:4482))
        (PORT d[3] (1798:1798:1798) (2123:2123:2123))
        (PORT d[4] (1727:1727:1727) (1958:1958:1958))
        (PORT d[5] (2280:2280:2280) (2644:2644:2644))
        (PORT d[6] (1214:1214:1214) (1439:1439:1439))
        (PORT d[7] (1083:1083:1083) (1264:1264:1264))
        (PORT d[8] (1905:1905:1905) (2218:2218:2218))
        (PORT d[9] (1698:1698:1698) (1949:1949:1949))
        (PORT d[10] (1505:1505:1505) (1765:1765:1765))
        (PORT d[11] (1781:1781:1781) (2000:2000:2000))
        (PORT d[12] (1282:1282:1282) (1446:1446:1446))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT stall (2121:2121:2121) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (862:862:862))
        (PORT datab (982:982:982) (1153:1153:1153))
        (PORT datac (696:696:696) (822:822:822))
        (PORT datad (818:818:818) (915:915:915))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2804:2804:2804))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1436:1436:1436))
        (PORT d[1] (2597:2597:2597) (3047:3047:3047))
        (PORT d[2] (2987:2987:2987) (3513:3513:3513))
        (PORT d[3] (1217:1217:1217) (1405:1405:1405))
        (PORT d[4] (2282:2282:2282) (2647:2647:2647))
        (PORT d[5] (1223:1223:1223) (1408:1408:1408))
        (PORT d[6] (1225:1225:1225) (1414:1414:1414))
        (PORT d[7] (3290:3290:3290) (3848:3848:3848))
        (PORT d[8] (1521:1521:1521) (1721:1721:1721))
        (PORT d[9] (1198:1198:1198) (1372:1372:1372))
        (PORT d[10] (787:787:787) (927:927:927))
        (PORT d[11] (2201:2201:2201) (2585:2585:2585))
        (PORT d[12] (1557:1557:1557) (1781:1781:1781))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1100:1100:1100))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2015:2015:2015))
        (PORT d[1] (2086:2086:2086) (2413:2413:2413))
        (PORT d[2] (1301:1301:1301) (1502:1502:1502))
        (PORT d[3] (1231:1231:1231) (1407:1407:1407))
        (PORT d[4] (2131:2131:2131) (2490:2490:2490))
        (PORT d[5] (1057:1057:1057) (1191:1191:1191))
        (PORT d[6] (1486:1486:1486) (1742:1742:1742))
        (PORT d[7] (1487:1487:1487) (1757:1757:1757))
        (PORT d[8] (1136:1136:1136) (1297:1297:1297))
        (PORT d[9] (1696:1696:1696) (1965:1965:1965))
        (PORT d[10] (1263:1263:1263) (1432:1432:1432))
        (PORT d[11] (1584:1584:1584) (1803:1803:1803))
        (PORT d[12] (2075:2075:2075) (2427:2427:2427))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT stall (1623:1623:1623) (1455:1455:1455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2362:2362:2362))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2959:2959:2959))
        (PORT d[1] (2492:2492:2492) (2947:2947:2947))
        (PORT d[2] (2375:2375:2375) (2797:2797:2797))
        (PORT d[3] (2128:2128:2128) (2500:2500:2500))
        (PORT d[4] (1690:1690:1690) (1959:1959:1959))
        (PORT d[5] (4401:4401:4401) (5073:5073:5073))
        (PORT d[6] (5278:5278:5278) (6145:6145:6145))
        (PORT d[7] (2622:2622:2622) (3097:3097:3097))
        (PORT d[8] (3409:3409:3409) (3882:3882:3882))
        (PORT d[9] (3062:3062:3062) (3499:3499:3499))
        (PORT d[10] (1466:1466:1466) (1732:1732:1732))
        (PORT d[11] (2269:2269:2269) (2678:2678:2678))
        (PORT d[12] (2512:2512:2512) (2897:2897:2897))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1914:1914:1914))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2348:2348:2348))
        (PORT d[1] (2887:2887:2887) (3348:3348:3348))
        (PORT d[2] (1658:1658:1658) (1937:1937:1937))
        (PORT d[3] (2179:2179:2179) (2579:2579:2579))
        (PORT d[4] (2576:2576:2576) (3020:3020:3020))
        (PORT d[5] (3155:3155:3155) (3631:3631:3631))
        (PORT d[6] (1775:1775:1775) (2075:2075:2075))
        (PORT d[7] (2126:2126:2126) (2501:2501:2501))
        (PORT d[8] (2884:2884:2884) (3270:3270:3270))
        (PORT d[9] (2481:2481:2481) (2894:2894:2894))
        (PORT d[10] (1373:1373:1373) (1629:1629:1629))
        (PORT d[11] (3294:3294:3294) (3738:3738:3738))
        (PORT d[12] (2641:2641:2641) (3079:3079:3079))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT stall (2076:2076:2076) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (862:862:862))
        (PORT datab (1202:1202:1202) (1370:1370:1370))
        (PORT datac (699:699:699) (824:824:824))
        (PORT datad (1671:1671:1671) (1954:1954:1954))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (812:812:812) (935:935:935))
        (PORT datad (1012:1012:1012) (1186:1186:1186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (696:696:696) (806:806:806))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1217:1217:1217))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (556:556:556))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (455:455:455) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3708:3708:3708))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (4404:4404:4404))
        (PORT d[1] (2507:2507:2507) (2923:2923:2923))
        (PORT d[2] (2677:2677:2677) (3110:3110:3110))
        (PORT d[3] (2880:2880:2880) (3327:3327:3327))
        (PORT d[4] (2775:2775:2775) (3242:3242:3242))
        (PORT d[5] (4747:4747:4747) (5475:5475:5475))
        (PORT d[6] (4227:4227:4227) (4897:4897:4897))
        (PORT d[7] (1992:1992:1992) (2369:2369:2369))
        (PORT d[8] (1808:1808:1808) (2129:2129:2129))
        (PORT d[9] (4565:4565:4565) (5252:5252:5252))
        (PORT d[10] (2572:2572:2572) (3010:3010:3010))
        (PORT d[11] (2677:2677:2677) (3131:3131:3131))
        (PORT d[12] (3806:3806:3806) (4411:4411:4411))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1963:1963:1963))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (4279:4279:4279))
        (PORT d[1] (2328:2328:2328) (2705:2705:2705))
        (PORT d[2] (2640:2640:2640) (3078:3078:3078))
        (PORT d[3] (2329:2329:2329) (2706:2706:2706))
        (PORT d[4] (1850:1850:1850) (2143:2143:2143))
        (PORT d[5] (2081:2081:2081) (2417:2417:2417))
        (PORT d[6] (2921:2921:2921) (3420:3420:3420))
        (PORT d[7] (2382:2382:2382) (2808:2808:2808))
        (PORT d[8] (1876:1876:1876) (2216:2216:2216))
        (PORT d[9] (1625:1625:1625) (1885:1885:1885))
        (PORT d[10] (3488:3488:3488) (3982:3982:3982))
        (PORT d[11] (4155:4155:4155) (4763:4763:4763))
        (PORT d[12] (1678:1678:1678) (1956:1956:1956))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT stall (1568:1568:1568) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2897:2897:2897))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4933:4933:4933))
        (PORT d[1] (1819:1819:1819) (2157:2157:2157))
        (PORT d[2] (1907:1907:1907) (2239:2239:2239))
        (PORT d[3] (2551:2551:2551) (2973:2973:2973))
        (PORT d[4] (1138:1138:1138) (1329:1329:1329))
        (PORT d[5] (4337:4337:4337) (4972:4972:4972))
        (PORT d[6] (3551:3551:3551) (4075:4075:4075))
        (PORT d[7] (2096:2096:2096) (2485:2485:2485))
        (PORT d[8] (1756:1756:1756) (1998:1998:1998))
        (PORT d[9] (1310:1310:1310) (1497:1497:1497))
        (PORT d[10] (3632:3632:3632) (4186:4186:4186))
        (PORT d[11] (1926:1926:1926) (2268:2268:2268))
        (PORT d[12] (3930:3930:3930) (4573:4573:4573))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1140:1140:1140))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2637:2637:2637))
        (PORT d[1] (2265:2265:2265) (2624:2624:2624))
        (PORT d[2] (3738:3738:3738) (4285:4285:4285))
        (PORT d[3] (1615:1615:1615) (1907:1907:1907))
        (PORT d[4] (1534:1534:1534) (1738:1738:1738))
        (PORT d[5] (2249:2249:2249) (2606:2606:2606))
        (PORT d[6] (2173:2173:2173) (2563:2563:2563))
        (PORT d[7] (1514:1514:1514) (1771:1771:1771))
        (PORT d[8] (1734:1734:1734) (2028:2028:2028))
        (PORT d[9] (1522:1522:1522) (1753:1753:1753))
        (PORT d[10] (1323:1323:1323) (1560:1560:1560))
        (PORT d[11] (1581:1581:1581) (1767:1767:1767))
        (PORT d[12] (1465:1465:1465) (1654:1654:1654))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT stall (1905:1905:1905) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (908:908:908))
        (PORT datab (584:584:584) (690:690:690))
        (PORT datac (1275:1275:1275) (1480:1480:1480))
        (PORT datad (895:895:895) (1005:1005:1005))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3857:3857:3857))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (4109:4109:4109))
        (PORT d[1] (2813:2813:2813) (3271:3271:3271))
        (PORT d[2] (1890:1890:1890) (2220:2220:2220))
        (PORT d[3] (1833:1833:1833) (2151:2151:2151))
        (PORT d[4] (2184:2184:2184) (2544:2544:2544))
        (PORT d[5] (3518:3518:3518) (4041:4041:4041))
        (PORT d[6] (3130:3130:3130) (3589:3589:3589))
        (PORT d[7] (2424:2424:2424) (2853:2853:2853))
        (PORT d[8] (3376:3376:3376) (3816:3816:3816))
        (PORT d[9] (2881:2881:2881) (3256:3256:3256))
        (PORT d[10] (2882:2882:2882) (3324:3324:3324))
        (PORT d[11] (1720:1720:1720) (2020:2020:2020))
        (PORT d[12] (3353:3353:3353) (3906:3906:3906))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1400:1400:1400))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1626:1626:1626))
        (PORT d[1] (2694:2694:2694) (3135:3135:3135))
        (PORT d[2] (2949:2949:2949) (3376:3376:3376))
        (PORT d[3] (2976:2976:2976) (3498:3498:3498))
        (PORT d[4] (3007:3007:3007) (3414:3414:3414))
        (PORT d[5] (2460:2460:2460) (2855:2855:2855))
        (PORT d[6] (1612:1612:1612) (1911:1911:1911))
        (PORT d[7] (1347:1347:1347) (1588:1588:1588))
        (PORT d[8] (1196:1196:1196) (1406:1406:1406))
        (PORT d[9] (1743:1743:1743) (2020:2020:2020))
        (PORT d[10] (1140:1140:1140) (1352:1352:1352))
        (PORT d[11] (3337:3337:3337) (3771:3771:3771))
        (PORT d[12] (1961:1961:1961) (2282:2282:2282))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT stall (2135:2135:2135) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (4020:4020:4020))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4398:4398:4398))
        (PORT d[1] (2815:2815:2815) (3279:3279:3279))
        (PORT d[2] (2076:2076:2076) (2438:2438:2438))
        (PORT d[3] (2005:2005:2005) (2348:2348:2348))
        (PORT d[4] (2349:2349:2349) (2730:2730:2730))
        (PORT d[5] (3685:3685:3685) (4230:4230:4230))
        (PORT d[6] (2826:2826:2826) (3251:3251:3251))
        (PORT d[7] (2622:2622:2622) (3086:3086:3086))
        (PORT d[8] (3383:3383:3383) (3823:3823:3823))
        (PORT d[9] (2271:2271:2271) (2573:2573:2573))
        (PORT d[10] (2878:2878:2878) (3315:3315:3315))
        (PORT d[11] (1728:1728:1728) (2028:2028:2028))
        (PORT d[12] (3337:3337:3337) (3884:3884:3884))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1414:1414:1414))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1998:1998:1998))
        (PORT d[1] (2722:2722:2722) (3170:3170:3170))
        (PORT d[2] (2971:2971:2971) (3401:3401:3401))
        (PORT d[3] (2995:2995:2995) (3522:3522:3522))
        (PORT d[4] (3036:3036:3036) (3451:3451:3451))
        (PORT d[5] (2343:2343:2343) (2722:2722:2722))
        (PORT d[6] (1577:1577:1577) (1869:1869:1869))
        (PORT d[7] (1345:1345:1345) (1585:1585:1585))
        (PORT d[8] (1200:1200:1200) (1412:1412:1412))
        (PORT d[9] (1748:1748:1748) (2021:2021:2021))
        (PORT d[10] (1281:1281:1281) (1504:1504:1504))
        (PORT d[11] (3469:3469:3469) (3916:3916:3916))
        (PORT d[12] (2027:2027:2027) (2361:2361:2361))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT stall (2126:2126:2126) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (908:908:908))
        (PORT datab (583:583:583) (689:689:689))
        (PORT datac (1451:1451:1451) (1704:1704:1704))
        (PORT datad (1225:1225:1225) (1409:1409:1409))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (461:461:461) (536:536:536))
        (PORT datad (505:505:505) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3106:3106:3106))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1513:1513:1513))
        (PORT d[1] (1452:1452:1452) (1680:1680:1680))
        (PORT d[2] (1347:1347:1347) (1584:1584:1584))
        (PORT d[3] (1848:1848:1848) (2130:2130:2130))
        (PORT d[4] (2288:2288:2288) (2659:2659:2659))
        (PORT d[5] (1846:1846:1846) (2122:2122:2122))
        (PORT d[6] (695:695:695) (822:822:822))
        (PORT d[7] (1950:1950:1950) (2291:2291:2291))
        (PORT d[8] (1199:1199:1199) (1377:1377:1377))
        (PORT d[9] (1359:1359:1359) (1568:1568:1568))
        (PORT d[10] (1213:1213:1213) (1409:1409:1409))
        (PORT d[11] (669:669:669) (777:777:777))
        (PORT d[12] (2376:2376:2376) (2707:2707:2707))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1470:1470:1470))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2459:2459:2459))
        (PORT d[1] (919:919:919) (1046:1046:1046))
        (PORT d[2] (1100:1100:1100) (1270:1270:1270))
        (PORT d[3] (722:722:722) (850:850:850))
        (PORT d[4] (923:923:923) (1059:1059:1059))
        (PORT d[5] (1223:1223:1223) (1388:1388:1388))
        (PORT d[6] (1447:1447:1447) (1710:1710:1710))
        (PORT d[7] (738:738:738) (842:842:842))
        (PORT d[8] (2034:2034:2034) (2374:2374:2374))
        (PORT d[9] (1214:1214:1214) (1408:1408:1408))
        (PORT d[10] (1475:1475:1475) (1762:1762:1762))
        (PORT d[11] (785:785:785) (902:902:902))
        (PORT d[12] (1151:1151:1151) (1334:1334:1334))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT stall (1386:1386:1386) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (3005:3005:3005))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (3225:3225:3225))
        (PORT d[1] (2744:2744:2744) (3220:3220:3220))
        (PORT d[2] (3512:3512:3512) (4046:4046:4046))
        (PORT d[3] (1383:1383:1383) (1607:1607:1607))
        (PORT d[4] (2516:2516:2516) (2946:2946:2946))
        (PORT d[5] (1348:1348:1348) (1547:1547:1547))
        (PORT d[6] (4878:4878:4878) (5673:5673:5673))
        (PORT d[7] (1997:1997:1997) (2362:2362:2362))
        (PORT d[8] (1229:1229:1229) (1442:1442:1442))
        (PORT d[9] (2883:2883:2883) (3286:3286:3286))
        (PORT d[10] (1579:1579:1579) (1857:1857:1857))
        (PORT d[11] (1786:1786:1786) (2118:2118:2118))
        (PORT d[12] (1505:1505:1505) (1738:1738:1738))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1364:1364:1364))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1831:1831:1831))
        (PORT d[1] (1931:1931:1931) (2217:2217:2217))
        (PORT d[2] (1998:1998:1998) (2326:2326:2326))
        (PORT d[3] (2567:2567:2567) (2982:2982:2982))
        (PORT d[4] (1921:1921:1921) (2251:2251:2251))
        (PORT d[5] (1360:1360:1360) (1539:1539:1539))
        (PORT d[6] (1607:1607:1607) (1896:1896:1896))
        (PORT d[7] (2169:2169:2169) (2562:2562:2562))
        (PORT d[8] (1546:1546:1546) (1779:1779:1779))
        (PORT d[9] (1611:1611:1611) (1867:1867:1867))
        (PORT d[10] (1888:1888:1888) (2149:2149:2149))
        (PORT d[11] (1254:1254:1254) (1423:1423:1423))
        (PORT d[12] (1698:1698:1698) (1986:1986:1986))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT stall (1293:1293:1293) (1148:1148:1148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (665:665:665))
        (PORT datab (1070:1070:1070) (1207:1207:1207))
        (PORT datac (375:375:375) (462:462:462))
        (PORT datad (425:425:425) (527:527:527))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2585:2585:2585))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3477:3477:3477))
        (PORT d[1] (2685:2685:2685) (3164:3164:3164))
        (PORT d[2] (2695:2695:2695) (3157:3157:3157))
        (PORT d[3] (2273:2273:2273) (2661:2661:2661))
        (PORT d[4] (2427:2427:2427) (2825:2825:2825))
        (PORT d[5] (3244:3244:3244) (3670:3670:3670))
        (PORT d[6] (5442:5442:5442) (6344:6344:6344))
        (PORT d[7] (2595:2595:2595) (3062:3062:3062))
        (PORT d[8] (3148:3148:3148) (3587:3587:3587))
        (PORT d[9] (1983:1983:1983) (2249:2249:2249))
        (PORT d[10] (1794:1794:1794) (2109:2109:2109))
        (PORT d[11] (2518:2518:2518) (2954:2954:2954))
        (PORT d[12] (2703:2703:2703) (3128:3128:3128))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1537:1537:1537))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2897:2897:2897))
        (PORT d[1] (2853:2853:2853) (3308:3308:3308))
        (PORT d[2] (1958:1958:1958) (2277:2277:2277))
        (PORT d[3] (2773:2773:2773) (3272:3272:3272))
        (PORT d[4] (2738:2738:2738) (3195:3195:3195))
        (PORT d[5] (3167:3167:3167) (3565:3565:3565))
        (PORT d[6] (1985:1985:1985) (2298:2298:2298))
        (PORT d[7] (2326:2326:2326) (2739:2739:2739))
        (PORT d[8] (2217:2217:2217) (2533:2533:2533))
        (PORT d[9] (2845:2845:2845) (3312:3312:3312))
        (PORT d[10] (1255:1255:1255) (1474:1474:1474))
        (PORT d[11] (2230:2230:2230) (2549:2549:2549))
        (PORT d[12] (1959:1959:1959) (2298:2298:2298))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT stall (1566:1566:1566) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3681:3681:3681))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (5232:5232:5232))
        (PORT d[1] (1641:1641:1641) (1947:1947:1947))
        (PORT d[2] (2479:2479:2479) (2885:2885:2885))
        (PORT d[3] (2615:2615:2615) (3051:3051:3051))
        (PORT d[4] (1782:1782:1782) (2088:2088:2088))
        (PORT d[5] (4285:4285:4285) (4941:4941:4941))
        (PORT d[6] (4206:4206:4206) (4855:4855:4855))
        (PORT d[7] (1434:1434:1434) (1699:1699:1699))
        (PORT d[8] (1564:1564:1564) (1847:1847:1847))
        (PORT d[9] (3625:3625:3625) (4184:4184:4184))
        (PORT d[10] (2954:2954:2954) (3412:3412:3412))
        (PORT d[11] (1497:1497:1497) (1750:1750:1750))
        (PORT d[12] (2950:2950:2950) (3426:3426:3426))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1323:1323:1323))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1031:1031:1031))
        (PORT d[1] (1277:1277:1277) (1447:1447:1447))
        (PORT d[2] (2897:2897:2897) (3349:3349:3349))
        (PORT d[3] (874:874:874) (1022:1022:1022))
        (PORT d[4] (1252:1252:1252) (1460:1460:1460))
        (PORT d[5] (1469:1469:1469) (1685:1685:1685))
        (PORT d[6] (2436:2436:2436) (2876:2876:2876))
        (PORT d[7] (1929:1929:1929) (2258:2258:2258))
        (PORT d[8] (1764:1764:1764) (2066:2066:2066))
        (PORT d[9] (1247:1247:1247) (1447:1447:1447))
        (PORT d[10] (1951:1951:1951) (2299:2299:2299))
        (PORT d[11] (1470:1470:1470) (1704:1704:1704))
        (PORT d[12] (1407:1407:1407) (1638:1638:1638))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT stall (1188:1188:1188) (1068:1068:1068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (558:558:558))
        (PORT datab (916:916:916) (1061:1061:1061))
        (PORT datac (375:375:375) (463:463:463))
        (PORT datad (755:755:755) (829:829:829))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3805:3805:3805))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (4353:4353:4353))
        (PORT d[1] (3120:3120:3120) (3644:3644:3644))
        (PORT d[2] (1543:1543:1543) (1819:1819:1819))
        (PORT d[3] (2751:2751:2751) (3191:3191:3191))
        (PORT d[4] (2815:2815:2815) (3270:3270:3270))
        (PORT d[5] (3548:3548:3548) (4090:4090:4090))
        (PORT d[6] (3553:3553:3553) (4094:4094:4094))
        (PORT d[7] (1271:1271:1271) (1514:1514:1514))
        (PORT d[8] (5048:5048:5048) (5803:5803:5803))
        (PORT d[9] (5187:5187:5187) (5851:5851:5851))
        (PORT d[10] (3466:3466:3466) (3999:3999:3999))
        (PORT d[11] (1450:1450:1450) (1691:1691:1691))
        (PORT d[12] (3906:3906:3906) (4533:4533:4533))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1365:1365:1365))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2555:2555:2555))
        (PORT d[1] (2881:2881:2881) (3329:3329:3329))
        (PORT d[2] (3606:3606:3606) (4116:4116:4116))
        (PORT d[3] (2200:2200:2200) (2579:2579:2579))
        (PORT d[4] (2089:2089:2089) (2442:2442:2442))
        (PORT d[5] (2141:2141:2141) (2504:2504:2504))
        (PORT d[6] (3240:3240:3240) (3695:3695:3695))
        (PORT d[7] (1677:1677:1677) (1967:1967:1967))
        (PORT d[8] (1395:1395:1395) (1636:1636:1636))
        (PORT d[9] (2338:2338:2338) (2698:2698:2698))
        (PORT d[10] (2768:2768:2768) (3242:3242:3242))
        (PORT d[11] (1388:1388:1388) (1626:1626:1626))
        (PORT d[12] (1756:1756:1756) (2060:2060:2060))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT stall (1877:1877:1877) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2814:2814:2814))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2588:2588:2588))
        (PORT d[1] (3460:3460:3460) (4054:4054:4054))
        (PORT d[2] (1936:1936:1936) (2284:2284:2284))
        (PORT d[3] (2718:2718:2718) (3159:3159:3159))
        (PORT d[4] (1763:1763:1763) (2032:2032:2032))
        (PORT d[5] (4723:4723:4723) (5413:5413:5413))
        (PORT d[6] (2811:2811:2811) (3230:3230:3230))
        (PORT d[7] (1842:1842:1842) (2199:2199:2199))
        (PORT d[8] (2069:2069:2069) (2343:2343:2343))
        (PORT d[9] (1099:1099:1099) (1243:1243:1243))
        (PORT d[10] (2676:2676:2676) (3107:3107:3107))
        (PORT d[11] (2303:2303:2303) (2697:2697:2697))
        (PORT d[12] (3428:3428:3428) (3945:3945:3945))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1208:1208:1208))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2489:2489:2489))
        (PORT d[1] (3042:3042:3042) (3516:3516:3516))
        (PORT d[2] (2887:2887:2887) (3329:3329:3329))
        (PORT d[3] (2061:2061:2061) (2448:2448:2448))
        (PORT d[4] (2648:2648:2648) (3075:3075:3075))
        (PORT d[5] (2656:2656:2656) (3072:3072:3072))
        (PORT d[6] (1510:1510:1510) (1758:1758:1758))
        (PORT d[7] (2074:2074:2074) (2413:2413:2413))
        (PORT d[8] (1589:1589:1589) (1853:1853:1853))
        (PORT d[9] (1398:1398:1398) (1580:1580:1580))
        (PORT d[10] (860:860:860) (1020:1020:1020))
        (PORT d[11] (2139:2139:2139) (2406:2406:2406))
        (PORT d[12] (1257:1257:1257) (1414:1414:1414))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT stall (2028:2028:2028) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (559:559:559))
        (PORT datab (955:955:955) (1115:1115:1115))
        (PORT datac (859:859:859) (1015:1015:1015))
        (PORT datad (472:472:472) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (465:465:465))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (339:339:339) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3313:3313:3313))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4841:4841:4841))
        (PORT d[1] (2066:2066:2066) (2439:2439:2439))
        (PORT d[2] (1930:1930:1930) (2266:2266:2266))
        (PORT d[3] (2175:2175:2175) (2545:2545:2545))
        (PORT d[4] (1868:1868:1868) (2183:2183:2183))
        (PORT d[5] (3410:3410:3410) (3908:3908:3908))
        (PORT d[6] (3201:3201:3201) (3665:3665:3665))
        (PORT d[7] (2394:2394:2394) (2811:2811:2811))
        (PORT d[8] (4187:4187:4187) (4819:4819:4819))
        (PORT d[9] (3636:3636:3636) (4081:4081:4081))
        (PORT d[10] (2755:2755:2755) (3157:3157:3157))
        (PORT d[11] (1871:1871:1871) (2193:2193:2193))
        (PORT d[12] (3107:3107:3107) (3613:3613:3613))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2135:2135:2135))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1682:1682:1682))
        (PORT d[1] (2709:2709:2709) (3141:3141:3141))
        (PORT d[2] (3337:3337:3337) (3819:3819:3819))
        (PORT d[3] (1783:1783:1783) (2100:2100:2100))
        (PORT d[4] (3637:3637:3637) (4143:4143:4143))
        (PORT d[5] (3304:3304:3304) (3804:3804:3804))
        (PORT d[6] (1566:1566:1566) (1830:1830:1830))
        (PORT d[7] (1532:1532:1532) (1800:1800:1800))
        (PORT d[8] (1750:1750:1750) (2045:2045:2045))
        (PORT d[9] (2938:2938:2938) (3331:3331:3331))
        (PORT d[10] (1392:1392:1392) (1643:1643:1643))
        (PORT d[11] (3766:3766:3766) (4269:4269:4269))
        (PORT d[12] (2210:2210:2210) (2573:2573:2573))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT stall (2604:2604:2604) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3807:3807:3807))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (3054:3054:3054))
        (PORT d[1] (1958:1958:1958) (2328:2328:2328))
        (PORT d[2] (1965:1965:1965) (2324:2324:2324))
        (PORT d[3] (1940:1940:1940) (2260:2260:2260))
        (PORT d[4] (1741:1741:1741) (2052:2052:2052))
        (PORT d[5] (2309:2309:2309) (2634:2634:2634))
        (PORT d[6] (3160:3160:3160) (3643:3643:3643))
        (PORT d[7] (1643:1643:1643) (1957:1957:1957))
        (PORT d[8] (2784:2784:2784) (3169:3169:3169))
        (PORT d[9] (4102:4102:4102) (4629:4629:4629))
        (PORT d[10] (2352:2352:2352) (2693:2693:2693))
        (PORT d[11] (1712:1712:1712) (2017:2017:2017))
        (PORT d[12] (2663:2663:2663) (3114:3114:3114))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1787:1787:1787))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1503:1503:1503))
        (PORT d[1] (2212:2212:2212) (2551:2551:2551))
        (PORT d[2] (2454:2454:2454) (2799:2799:2799))
        (PORT d[3] (2164:2164:2164) (2551:2551:2551))
        (PORT d[4] (2110:2110:2110) (2459:2459:2459))
        (PORT d[5] (2859:2859:2859) (3269:3269:3269))
        (PORT d[6] (2230:2230:2230) (2521:2521:2521))
        (PORT d[7] (1371:1371:1371) (1595:1595:1595))
        (PORT d[8] (1763:1763:1763) (2062:2062:2062))
        (PORT d[9] (2320:2320:2320) (2642:2642:2642))
        (PORT d[10] (1793:1793:1793) (2126:2126:2126))
        (PORT d[11] (2295:2295:2295) (2604:2604:2604))
        (PORT d[12] (1599:1599:1599) (1861:1861:1861))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT stall (2138:2138:2138) (1870:1870:1870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (557:557:557))
        (PORT datab (1454:1454:1454) (1713:1713:1713))
        (PORT datac (376:376:376) (463:463:463))
        (PORT datad (1003:1003:1003) (1141:1141:1141))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3635:3635:3635))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3450:3450:3450))
        (PORT d[1] (2302:2302:2302) (2713:2713:2713))
        (PORT d[2] (2708:2708:2708) (3183:3183:3183))
        (PORT d[3] (1876:1876:1876) (2203:2203:2203))
        (PORT d[4] (2297:2297:2297) (2684:2684:2684))
        (PORT d[5] (2685:2685:2685) (3068:3068:3068))
        (PORT d[6] (2859:2859:2859) (3253:3253:3253))
        (PORT d[7] (2203:2203:2203) (2593:2593:2593))
        (PORT d[8] (4246:4246:4246) (4888:4888:4888))
        (PORT d[9] (4160:4160:4160) (4704:4704:4704))
        (PORT d[10] (2732:2732:2732) (3136:3136:3136))
        (PORT d[11] (1944:1944:1944) (2280:2280:2280))
        (PORT d[12] (3157:3157:3157) (3681:3681:3681))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1491:1491:1491))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2163:2163:2163))
        (PORT d[1] (2273:2273:2273) (2632:2632:2632))
        (PORT d[2] (2808:2808:2808) (3202:3202:3202))
        (PORT d[3] (1106:1106:1106) (1303:1303:1303))
        (PORT d[4] (2420:2420:2420) (2809:2809:2809))
        (PORT d[5] (1807:1807:1807) (2111:2111:2111))
        (PORT d[6] (1729:1729:1729) (2051:2051:2051))
        (PORT d[7] (1460:1460:1460) (1716:1716:1716))
        (PORT d[8] (1374:1374:1374) (1622:1622:1622))
        (PORT d[9] (2086:2086:2086) (2357:2357:2357))
        (PORT d[10] (1622:1622:1622) (1921:1921:1921))
        (PORT d[11] (1961:1961:1961) (2228:2228:2228))
        (PORT d[12] (1712:1712:1712) (1982:1982:1982))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT stall (1920:1920:1920) (1697:1697:1697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (3288:3288:3288))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3402:3402:3402))
        (PORT d[1] (2242:2242:2242) (2643:2643:2643))
        (PORT d[2] (1726:1726:1726) (2000:2000:2000))
        (PORT d[3] (1228:1228:1228) (1434:1434:1434))
        (PORT d[4] (1362:1362:1362) (1608:1608:1608))
        (PORT d[5] (2361:2361:2361) (2690:2690:2690))
        (PORT d[6] (2280:2280:2280) (2598:2598:2598))
        (PORT d[7] (1275:1275:1275) (1485:1485:1485))
        (PORT d[8] (2425:2425:2425) (2753:2753:2753))
        (PORT d[9] (4794:4794:4794) (5434:5434:5434))
        (PORT d[10] (1234:1234:1234) (1415:1415:1415))
        (PORT d[11] (1100:1100:1100) (1279:1279:1279))
        (PORT d[12] (1335:1335:1335) (1557:1557:1557))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1114:1114:1114))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (849:849:849))
        (PORT d[1] (3056:3056:3056) (3538:3538:3538))
        (PORT d[2] (1443:1443:1443) (1647:1647:1647))
        (PORT d[3] (1190:1190:1190) (1417:1417:1417))
        (PORT d[4] (1247:1247:1247) (1435:1435:1435))
        (PORT d[5] (1781:1781:1781) (2082:2082:2082))
        (PORT d[6] (1569:1569:1569) (1768:1768:1768))
        (PORT d[7] (1011:1011:1011) (1174:1174:1174))
        (PORT d[8] (1111:1111:1111) (1296:1296:1296))
        (PORT d[9] (1431:1431:1431) (1622:1622:1622))
        (PORT d[10] (1771:1771:1771) (2087:2087:2087))
        (PORT d[11] (1608:1608:1608) (1814:1814:1814))
        (PORT d[12] (2023:2023:2023) (2356:2356:2356))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT stall (1573:1573:1573) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (555:555:555))
        (PORT datab (1138:1138:1138) (1310:1310:1310))
        (PORT datac (381:381:381) (468:468:468))
        (PORT datad (1122:1122:1122) (1291:1291:1291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (123:123:123) (142:142:142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (4334:4334:4334))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3770:3770:3770))
        (PORT d[1] (2152:2152:2152) (2509:2509:2509))
        (PORT d[2] (2330:2330:2330) (2717:2717:2717))
        (PORT d[3] (2356:2356:2356) (2736:2736:2736))
        (PORT d[4] (2230:2230:2230) (2616:2616:2616))
        (PORT d[5] (4364:4364:4364) (5060:5060:5060))
        (PORT d[6] (4661:4661:4661) (5397:5397:5397))
        (PORT d[7] (1983:1983:1983) (2353:2353:2353))
        (PORT d[8] (4037:4037:4037) (4638:4638:4638))
        (PORT d[9] (3780:3780:3780) (4366:4366:4366))
        (PORT d[10] (2011:2011:2011) (2362:2362:2362))
        (PORT d[11] (2395:2395:2395) (2802:2802:2802))
        (PORT d[12] (3253:3253:3253) (3772:3772:3772))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2277:2277:2277))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3612:3612:3612))
        (PORT d[1] (2941:2941:2941) (3405:3405:3405))
        (PORT d[2] (2242:2242:2242) (2621:2621:2621))
        (PORT d[3] (1961:1961:1961) (2288:2288:2288))
        (PORT d[4] (1694:1694:1694) (1973:1973:1973))
        (PORT d[5] (1724:1724:1724) (2002:2002:2002))
        (PORT d[6] (2692:2692:2692) (3139:3139:3139))
        (PORT d[7] (2387:2387:2387) (2815:2815:2815))
        (PORT d[8] (2054:2054:2054) (2422:2422:2422))
        (PORT d[9] (1826:1826:1826) (2112:2112:2112))
        (PORT d[10] (2231:2231:2231) (2626:2626:2626))
        (PORT d[11] (3788:3788:3788) (4346:4346:4346))
        (PORT d[12] (2230:2230:2230) (2584:2584:2584))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT stall (1599:1599:1599) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3892:3892:3892))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3711:3711:3711))
        (PORT d[1] (2512:2512:2512) (2926:2926:2926))
        (PORT d[2] (1983:1983:1983) (2314:2314:2314))
        (PORT d[3] (2704:2704:2704) (3126:3126:3126))
        (PORT d[4] (2761:2761:2761) (3224:3224:3224))
        (PORT d[5] (4727:4727:4727) (5448:5448:5448))
        (PORT d[6] (4067:4067:4067) (4718:4718:4718))
        (PORT d[7] (1968:1968:1968) (2337:2337:2337))
        (PORT d[8] (4385:4385:4385) (5038:5038:5038))
        (PORT d[9] (4234:4234:4234) (4878:4878:4878))
        (PORT d[10] (2415:2415:2415) (2838:2838:2838))
        (PORT d[11] (2663:2663:2663) (3112:3112:3112))
        (PORT d[12] (3613:3613:3613) (4187:4187:4187))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1660:1660:1660))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (4214:4214:4214))
        (PORT d[1] (2322:2322:2322) (2699:2699:2699))
        (PORT d[2] (2623:2623:2623) (3064:3064:3064))
        (PORT d[3] (2331:2331:2331) (2711:2711:2711))
        (PORT d[4] (1834:1834:1834) (2122:2122:2122))
        (PORT d[5] (2067:2067:2067) (2397:2397:2397))
        (PORT d[6] (2897:2897:2897) (3385:3385:3385))
        (PORT d[7] (2375:2375:2375) (2791:2791:2791))
        (PORT d[8] (1875:1875:1875) (2210:2210:2210))
        (PORT d[9] (1603:1603:1603) (1853:1853:1853))
        (PORT d[10] (1863:1863:1863) (2207:2207:2207))
        (PORT d[11] (4158:4158:4158) (4768:4768:4768))
        (PORT d[12] (1678:1678:1678) (1955:1955:1955))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT stall (1551:1551:1551) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (939:939:939))
        (PORT datab (659:659:659) (777:777:777))
        (PORT datac (1087:1087:1087) (1264:1264:1264))
        (PORT datad (1272:1272:1272) (1472:1472:1472))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (462:462:462) (534:534:534))
        (PORT datad (343:343:343) (418:418:418))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2876:2876:2876))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (5099:5099:5099))
        (PORT d[1] (2127:2127:2127) (2486:2486:2486))
        (PORT d[2] (2073:2073:2073) (2425:2425:2425))
        (PORT d[3] (2724:2724:2724) (3171:3171:3171))
        (PORT d[4] (1272:1272:1272) (1477:1477:1477))
        (PORT d[5] (4531:4531:4531) (5198:5198:5198))
        (PORT d[6] (3557:3557:3557) (4080:4080:4080))
        (PORT d[7] (2232:2232:2232) (2645:2645:2645))
        (PORT d[8] (1391:1391:1391) (1576:1576:1576))
        (PORT d[9] (1296:1296:1296) (1476:1476:1476))
        (PORT d[10] (3816:3816:3816) (4403:4403:4403))
        (PORT d[11] (1931:1931:1931) (2271:2271:2271))
        (PORT d[12] (1328:1328:1328) (1520:1520:1520))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1610:1610:1610))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2663:2663:2663))
        (PORT d[1] (2244:2244:2244) (2595:2595:2595))
        (PORT d[2] (3745:3745:3745) (4292:4292:4292))
        (PORT d[3] (1610:1610:1610) (1908:1908:1908))
        (PORT d[4] (1539:1539:1539) (1734:1734:1734))
        (PORT d[5] (2272:2272:2272) (2633:2633:2633))
        (PORT d[6] (2174:2174:2174) (2564:2564:2564))
        (PORT d[7] (1521:1521:1521) (1779:1779:1779))
        (PORT d[8] (1735:1735:1735) (2029:2029:2029))
        (PORT d[9] (1687:1687:1687) (1941:1941:1941))
        (PORT d[10] (1501:1501:1501) (1763:1763:1763))
        (PORT d[11] (1746:1746:1746) (1954:1954:1954))
        (PORT d[12] (1445:1445:1445) (1626:1626:1626))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT stall (2115:2115:2115) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3074:3074:3074))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (5051:5051:5051))
        (PORT d[1] (1963:1963:1963) (2303:2303:2303))
        (PORT d[2] (2045:2045:2045) (2388:2388:2388))
        (PORT d[3] (2555:2555:2555) (2977:2977:2977))
        (PORT d[4] (1323:1323:1323) (1541:1541:1541))
        (PORT d[5] (4166:4166:4166) (4773:4773:4773))
        (PORT d[6] (3374:3374:3374) (3874:3874:3874))
        (PORT d[7] (2079:2079:2079) (2467:2467:2467))
        (PORT d[8] (1588:1588:1588) (1806:1806:1806))
        (PORT d[9] (1482:1482:1482) (1695:1695:1695))
        (PORT d[10] (3637:3637:3637) (4189:4189:4189))
        (PORT d[11] (1767:1767:1767) (2084:2084:2084))
        (PORT d[12] (3913:3913:3913) (4543:4543:4543))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1630:1630:1630))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2469:2469:2469))
        (PORT d[1] (2393:2393:2393) (2765:2765:2765))
        (PORT d[2] (3552:3552:3552) (4069:4069:4069))
        (PORT d[3] (1587:1587:1587) (1881:1881:1881))
        (PORT d[4] (1531:1531:1531) (1731:1731:1731))
        (PORT d[5] (2897:2897:2897) (3358:3358:3358))
        (PORT d[6] (1983:1983:1983) (2339:2339:2339))
        (PORT d[7] (1336:1336:1336) (1571:1571:1571))
        (PORT d[8] (1582:1582:1582) (1859:1859:1859))
        (PORT d[9] (1666:1666:1666) (1923:1923:1923))
        (PORT d[10] (1301:1301:1301) (1530:1530:1530))
        (PORT d[11] (3640:3640:3640) (4122:4122:4122))
        (PORT d[12] (1610:1610:1610) (1814:1814:1814))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT stall (1896:1896:1896) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (861:861:861))
        (PORT datab (740:740:740) (872:872:872))
        (PORT datac (701:701:701) (827:827:827))
        (PORT datad (1123:1123:1123) (1302:1302:1302))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3152:3152:3152))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (4476:4476:4476))
        (PORT d[1] (1619:1619:1619) (1923:1923:1923))
        (PORT d[2] (2225:2225:2225) (2610:2610:2610))
        (PORT d[3] (1360:1360:1360) (1571:1571:1571))
        (PORT d[4] (1776:1776:1776) (2080:2080:2080))
        (PORT d[5] (1278:1278:1278) (1464:1464:1464))
        (PORT d[6] (3750:3750:3750) (4277:4277:4277))
        (PORT d[7] (1542:1542:1542) (1815:1815:1815))
        (PORT d[8] (3819:3819:3819) (4391:4391:4391))
        (PORT d[9] (1727:1727:1727) (1991:1991:1991))
        (PORT d[10] (3615:3615:3615) (4138:4138:4138))
        (PORT d[11] (1279:1279:1279) (1500:1500:1500))
        (PORT d[12] (1017:1017:1017) (1186:1186:1186))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1182:1182:1182))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (3141:3141:3141))
        (PORT d[1] (2082:2082:2082) (2403:2403:2403))
        (PORT d[2] (1076:1076:1076) (1231:1231:1231))
        (PORT d[3] (1331:1331:1331) (1544:1544:1544))
        (PORT d[4] (1120:1120:1120) (1286:1286:1286))
        (PORT d[5] (927:927:927) (1065:1065:1065))
        (PORT d[6] (1850:1850:1850) (2174:2174:2174))
        (PORT d[7] (1272:1272:1272) (1464:1464:1464))
        (PORT d[8] (1825:1825:1825) (2138:2138:2138))
        (PORT d[9] (1575:1575:1575) (1799:1799:1799))
        (PORT d[10] (1676:1676:1676) (1998:1998:1998))
        (PORT d[11] (2337:2337:2337) (2667:2667:2667))
        (PORT d[12] (2152:2152:2152) (2514:2514:2514))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT stall (1618:1618:1618) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3659:3659:3659))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3488:3488:3488))
        (PORT d[1] (2661:2661:2661) (3131:3131:3131))
        (PORT d[2] (1916:1916:1916) (2242:2242:2242))
        (PORT d[3] (2166:2166:2166) (2522:2522:2522))
        (PORT d[4] (2273:2273:2273) (2656:2656:2656))
        (PORT d[5] (3330:3330:3330) (3787:3787:3787))
        (PORT d[6] (3449:3449:3449) (3974:3974:3974))
        (PORT d[7] (1809:1809:1809) (2125:2125:2125))
        (PORT d[8] (4480:4480:4480) (5156:5156:5156))
        (PORT d[9] (4684:4684:4684) (5294:5294:5294))
        (PORT d[10] (3123:3123:3123) (3606:3606:3606))
        (PORT d[11] (2384:2384:2384) (2768:2768:2768))
        (PORT d[12] (3164:3164:3164) (3678:3678:3678))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1600:1600:1600))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1951:1951:1951))
        (PORT d[1] (2165:2165:2165) (2520:2520:2520))
        (PORT d[2] (2853:2853:2853) (3245:3245:3245))
        (PORT d[3] (1560:1560:1560) (1842:1842:1842))
        (PORT d[4] (2227:2227:2227) (2585:2585:2585))
        (PORT d[5] (2501:2501:2501) (2849:2849:2849))
        (PORT d[6] (2543:2543:2543) (2912:2912:2912))
        (PORT d[7] (1856:1856:1856) (2160:2160:2160))
        (PORT d[8] (1369:1369:1369) (1611:1611:1611))
        (PORT d[9] (2382:2382:2382) (2745:2745:2745))
        (PORT d[10] (2041:2041:2041) (2407:2407:2407))
        (PORT d[11] (2699:2699:2699) (3131:3131:3131))
        (PORT d[12] (2000:2000:2000) (2334:2334:2334))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT stall (1918:1918:1918) (1694:1694:1694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (522:522:522))
        (PORT datab (1182:1182:1182) (1374:1374:1374))
        (PORT datac (703:703:703) (829:829:829))
        (PORT datad (712:712:712) (830:830:830))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (814:814:814) (938:938:938))
        (PORT datad (1014:1014:1014) (1190:1190:1190))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2980:2980:2980))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1824:1824:1824))
        (PORT d[1] (2255:2255:2255) (2660:2660:2660))
        (PORT d[2] (2552:2552:2552) (3014:3014:3014))
        (PORT d[3] (1893:1893:1893) (2215:2215:2215))
        (PORT d[4] (1898:1898:1898) (2218:2218:2218))
        (PORT d[5] (2086:2086:2086) (2386:2386:2386))
        (PORT d[6] (5199:5199:5199) (6053:6053:6053))
        (PORT d[7] (2589:2589:2589) (3055:3055:3055))
        (PORT d[8] (2090:2090:2090) (2363:2363:2363))
        (PORT d[9] (2377:2377:2377) (2743:2743:2743))
        (PORT d[10] (1320:1320:1320) (1536:1536:1536))
        (PORT d[11] (2315:2315:2315) (2737:2737:2737))
        (PORT d[12] (2489:2489:2489) (2889:2889:2889))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1547:1547:1547))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2776:2776:2776))
        (PORT d[1] (2293:2293:2293) (2659:2659:2659))
        (PORT d[2] (1795:1795:1795) (2107:2107:2107))
        (PORT d[3] (2186:2186:2186) (2564:2564:2564))
        (PORT d[4] (2170:2170:2170) (2546:2546:2546))
        (PORT d[5] (1951:1951:1951) (2210:2210:2210))
        (PORT d[6] (1489:1489:1489) (1748:1748:1748))
        (PORT d[7] (1714:1714:1714) (2025:2025:2025))
        (PORT d[8] (1530:1530:1530) (1736:1736:1736))
        (PORT d[9] (2104:2104:2104) (2445:2445:2445))
        (PORT d[10] (2500:2500:2500) (2868:2868:2868))
        (PORT d[11] (1558:1558:1558) (1769:1769:1769))
        (PORT d[12] (2504:2504:2504) (2932:2932:2932))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT stall (1485:1485:1485) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (3111:3111:3111))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4726:4726:4726))
        (PORT d[1] (1649:1649:1649) (1966:1966:1966))
        (PORT d[2] (1729:1729:1729) (2036:2036:2036))
        (PORT d[3] (2373:2373:2373) (2773:2773:2773))
        (PORT d[4] (1305:1305:1305) (1521:1521:1521))
        (PORT d[5] (4156:4156:4156) (4763:4763:4763))
        (PORT d[6] (3189:3189:3189) (3663:3663:3663))
        (PORT d[7] (2107:2107:2107) (2504:2504:2504))
        (PORT d[8] (1781:1781:1781) (2035:2035:2035))
        (PORT d[9] (1674:1674:1674) (1917:1917:1917))
        (PORT d[10] (3449:3449:3449) (3972:3972:3972))
        (PORT d[11] (2375:2375:2375) (2751:2751:2751))
        (PORT d[12] (3737:3737:3737) (4346:4346:4346))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1364:1364:1364))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2437:2437:2437))
        (PORT d[1] (2402:2402:2402) (2773:2773:2773))
        (PORT d[2] (3544:3544:3544) (4061:4061:4061))
        (PORT d[3] (1426:1426:1426) (1688:1688:1688))
        (PORT d[4] (1560:1560:1560) (1767:1767:1767))
        (PORT d[5] (2063:2063:2063) (2391:2391:2391))
        (PORT d[6] (1974:1974:1974) (2329:2329:2329))
        (PORT d[7] (1328:1328:1328) (1562:1562:1562))
        (PORT d[8] (1544:1544:1544) (1807:1807:1807))
        (PORT d[9] (1537:1537:1537) (1768:1768:1768))
        (PORT d[10] (940:940:940) (1115:1115:1115))
        (PORT d[11] (3467:3467:3467) (3926:3926:3926))
        (PORT d[12] (2551:2551:2551) (2954:2954:2954))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT stall (1813:1813:1813) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (904:904:904))
        (PORT datab (1368:1368:1368) (1564:1564:1564))
        (PORT datac (562:562:562) (662:662:662))
        (PORT datad (1043:1043:1043) (1213:1213:1213))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (4123:4123:4123))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3550:3550:3550))
        (PORT d[1] (2337:2337:2337) (2725:2725:2725))
        (PORT d[2] (2505:2505:2505) (2915:2915:2915))
        (PORT d[3] (2535:2535:2535) (2938:2938:2938))
        (PORT d[4] (2588:2588:2588) (3025:3025:3025))
        (PORT d[5] (4538:4538:4538) (5257:5257:5257))
        (PORT d[6] (3888:3888:3888) (4513:4513:4513))
        (PORT d[7] (1898:1898:1898) (2260:2260:2260))
        (PORT d[8] (4219:4219:4219) (4848:4848:4848))
        (PORT d[9] (3950:3950:3950) (4557:4557:4557))
        (PORT d[10] (2203:2203:2203) (2585:2585:2585))
        (PORT d[11] (2637:2637:2637) (3087:3087:3087))
        (PORT d[12] (3442:3442:3442) (3996:3996:3996))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1974:1974:1974))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3995:3995:3995))
        (PORT d[1] (2122:2122:2122) (2459:2459:2459))
        (PORT d[2] (2420:2420:2420) (2828:2828:2828))
        (PORT d[3] (2155:2155:2155) (2516:2516:2516))
        (PORT d[4] (1652:1652:1652) (1919:1919:1919))
        (PORT d[5] (1689:1689:1689) (1955:1955:1955))
        (PORT d[6] (2857:2857:2857) (3334:3334:3334))
        (PORT d[7] (2214:2214:2214) (2612:2612:2612))
        (PORT d[8] (2458:2458:2458) (2824:2824:2824))
        (PORT d[9] (1775:1775:1775) (2048:2048:2048))
        (PORT d[10] (3310:3310:3310) (3781:3781:3781))
        (PORT d[11] (3974:3974:3974) (4557:4557:4557))
        (PORT d[12] (1660:1660:1660) (1936:1936:1936))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT stall (1591:1591:1591) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (3063:3063:3063))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1931:1931:1931))
        (PORT d[1] (852:852:852) (989:989:989))
        (PORT d[2] (534:534:534) (623:623:623))
        (PORT d[3] (1373:1373:1373) (1595:1595:1595))
        (PORT d[4] (619:619:619) (720:720:720))
        (PORT d[5] (1054:1054:1054) (1212:1212:1212))
        (PORT d[6] (693:693:693) (806:806:806))
        (PORT d[7] (1081:1081:1081) (1246:1246:1246))
        (PORT d[8] (938:938:938) (1065:1065:1065))
        (PORT d[9] (1166:1166:1166) (1337:1337:1337))
        (PORT d[10] (1086:1086:1086) (1256:1256:1256))
        (PORT d[11] (738:738:738) (855:855:855))
        (PORT d[12] (743:743:743) (864:864:864))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (822:822:822) (877:877:877))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (419:419:419) (491:491:491))
        (PORT d[1] (717:717:717) (830:830:830))
        (PORT d[2] (1617:1617:1617) (1848:1848:1848))
        (PORT d[3] (1551:1551:1551) (1824:1824:1824))
        (PORT d[4] (727:727:727) (840:840:840))
        (PORT d[5] (2160:2160:2160) (2517:2517:2517))
        (PORT d[6] (771:771:771) (897:897:897))
        (PORT d[7] (1016:1016:1016) (1160:1160:1160))
        (PORT d[8] (731:731:731) (838:838:838))
        (PORT d[9] (1243:1243:1243) (1409:1409:1409))
        (PORT d[10] (1667:1667:1667) (1941:1941:1941))
        (PORT d[11] (943:943:943) (1068:1068:1068))
        (PORT d[12] (856:856:856) (984:984:984))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT stall (1034:1034:1034) (949:949:949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (902:902:902))
        (PORT datab (1299:1299:1299) (1511:1511:1511))
        (PORT datac (446:446:446) (510:510:510))
        (PORT datad (658:658:658) (769:769:769))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3788:3788:3788))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (4148:4148:4148))
        (PORT d[1] (2988:2988:2988) (3486:3486:3486))
        (PORT d[2] (1715:1715:1715) (2011:2011:2011))
        (PORT d[3] (2572:2572:2572) (2992:2992:2992))
        (PORT d[4] (2829:2829:2829) (3291:3291:3291))
        (PORT d[5] (3396:3396:3396) (3919:3919:3919))
        (PORT d[6] (3544:3544:3544) (4080:4080:4080))
        (PORT d[7] (1440:1440:1440) (1706:1706:1706))
        (PORT d[8] (5028:5028:5028) (5782:5782:5782))
        (PORT d[9] (5028:5028:5028) (5677:5677:5677))
        (PORT d[10] (3307:3307:3307) (3818:3818:3818))
        (PORT d[11] (2781:2781:2781) (3222:3222:3222))
        (PORT d[12] (3720:3720:3720) (4315:4315:4315))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1744:1744:1744))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2544:2544:2544))
        (PORT d[1] (2684:2684:2684) (3099:3099:3099))
        (PORT d[2] (3588:3588:3588) (4094:4094:4094))
        (PORT d[3] (2013:2013:2013) (2363:2363:2363))
        (PORT d[4] (1920:1920:1920) (2248:2248:2248))
        (PORT d[5] (2133:2133:2133) (2495:2495:2495))
        (PORT d[6] (3220:3220:3220) (3672:3672:3672))
        (PORT d[7] (1513:1513:1513) (1787:1787:1787))
        (PORT d[8] (1375:1375:1375) (1612:1612:1612))
        (PORT d[9] (2321:2321:2321) (2680:2680:2680))
        (PORT d[10] (2613:2613:2613) (3067:3067:3067))
        (PORT d[11] (1515:1515:1515) (1769:1769:1769))
        (PORT d[12] (1778:1778:1778) (2085:2085:2085))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT stall (1508:1508:1508) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2572:2572:2572))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (4114:4114:4114))
        (PORT d[1] (3256:3256:3256) (3825:3825:3825))
        (PORT d[2] (3226:3226:3226) (3766:3766:3766))
        (PORT d[3] (2504:2504:2504) (2931:2931:2931))
        (PORT d[4] (2263:2263:2263) (2627:2627:2627))
        (PORT d[5] (3935:3935:3935) (4546:4546:4546))
        (PORT d[6] (6052:6052:6052) (7009:7009:7009))
        (PORT d[7] (2816:2816:2816) (3330:3330:3330))
        (PORT d[8] (3653:3653:3653) (4160:4160:4160))
        (PORT d[9] (2667:2667:2667) (3068:3068:3068))
        (PORT d[10] (2208:2208:2208) (2595:2595:2595))
        (PORT d[11] (2897:2897:2897) (3383:3383:3383))
        (PORT d[12] (3481:3481:3481) (3989:3989:3989))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1616:1616:1616))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2946:2946:2946))
        (PORT d[1] (2648:2648:2648) (3063:3063:3063))
        (PORT d[2] (2414:2414:2414) (2802:2802:2802))
        (PORT d[3] (2370:2370:2370) (2784:2784:2784))
        (PORT d[4] (2951:2951:2951) (3462:3462:3462))
        (PORT d[5] (3106:3106:3106) (3570:3570:3570))
        (PORT d[6] (1354:1354:1354) (1577:1577:1577))
        (PORT d[7] (2502:2502:2502) (2941:2941:2941))
        (PORT d[8] (2009:2009:2009) (2358:2358:2358))
        (PORT d[9] (3251:3251:3251) (3786:3786:3786))
        (PORT d[10] (1189:1189:1189) (1416:1416:1416))
        (PORT d[11] (3348:3348:3348) (3807:3807:3807))
        (PORT d[12] (2739:2739:2739) (3205:3205:3205))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT stall (1859:1859:1859) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1478:1478:1478))
        (PORT datab (583:583:583) (689:689:689))
        (PORT datac (1115:1115:1115) (1293:1293:1293))
        (PORT datad (733:733:733) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3495:3495:3495))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3771:3771:3771))
        (PORT d[1] (3948:3948:3948) (4614:4614:4614))
        (PORT d[2] (1515:1515:1515) (1774:1774:1774))
        (PORT d[3] (3326:3326:3326) (3846:3846:3846))
        (PORT d[4] (2485:2485:2485) (2892:2892:2892))
        (PORT d[5] (4449:4449:4449) (5111:5111:5111))
        (PORT d[6] (4465:4465:4465) (5146:5146:5146))
        (PORT d[7] (2702:2702:2702) (3175:3175:3175))
        (PORT d[8] (4958:4958:4958) (5693:5693:5693))
        (PORT d[9] (4951:4951:4951) (5687:5687:5687))
        (PORT d[10] (3146:3146:3146) (3667:3667:3667))
        (PORT d[11] (3415:3415:3415) (3978:3978:3978))
        (PORT d[12] (4429:4429:4429) (5118:5118:5118))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1419:1419:1419))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (3297:3297:3297))
        (PORT d[1] (2542:2542:2542) (2956:2956:2956))
        (PORT d[2] (3503:3503:3503) (4074:4074:4074))
        (PORT d[3] (1144:1144:1144) (1349:1349:1349))
        (PORT d[4] (2204:2204:2204) (2547:2547:2547))
        (PORT d[5] (1860:1860:1860) (2154:2154:2154))
        (PORT d[6] (3109:3109:3109) (3635:3635:3635))
        (PORT d[7] (2319:2319:2319) (2719:2719:2719))
        (PORT d[8] (1867:1867:1867) (2202:2202:2202))
        (PORT d[9] (2012:2012:2012) (2357:2357:2357))
        (PORT d[10] (2427:2427:2427) (2854:2854:2854))
        (PORT d[11] (1689:1689:1689) (1968:1968:1968))
        (PORT d[12] (1793:1793:1793) (2083:2083:2083))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT stall (1393:1393:1393) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (3011:3011:3011))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (6394:6394:6394))
        (PORT d[1] (2662:2662:2662) (3134:3134:3134))
        (PORT d[2] (2831:2831:2831) (3299:3299:3299))
        (PORT d[3] (3639:3639:3639) (4211:4211:4211))
        (PORT d[4] (2634:2634:2634) (3073:3073:3073))
        (PORT d[5] (3885:3885:3885) (4481:4481:4481))
        (PORT d[6] (4635:4635:4635) (5288:5288:5288))
        (PORT d[7] (3683:3683:3683) (4272:4272:4272))
        (PORT d[8] (5419:5419:5419) (6225:6225:6225))
        (PORT d[9] (5230:5230:5230) (5877:5877:5877))
        (PORT d[10] (2292:2292:2292) (2701:2701:2701))
        (PORT d[11] (2769:2769:2769) (3213:3213:3213))
        (PORT d[12] (4365:4365:4365) (5046:5046:5046))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1192:1192:1192))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2913:2913:2913))
        (PORT d[1] (3784:3784:3784) (4359:4359:4359))
        (PORT d[2] (4438:4438:4438) (5075:5075:5075))
        (PORT d[3] (2169:2169:2169) (2556:2556:2556))
        (PORT d[4] (3982:3982:3982) (4524:4524:4524))
        (PORT d[5] (4385:4385:4385) (5021:5021:5021))
        (PORT d[6] (2535:2535:2535) (2957:2957:2957))
        (PORT d[7] (1919:1919:1919) (2243:2243:2243))
        (PORT d[8] (2096:2096:2096) (2426:2426:2426))
        (PORT d[9] (2498:2498:2498) (2882:2882:2882))
        (PORT d[10] (1988:1988:1988) (2338:2338:2338))
        (PORT d[11] (4031:4031:4031) (4582:4582:4582))
        (PORT d[12] (2902:2902:2902) (3366:3366:3366))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT stall (2439:2439:2439) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (851:851:851))
        (PORT datab (1004:1004:1004) (1175:1175:1175))
        (PORT datac (994:994:994) (1164:1164:1164))
        (PORT datad (713:713:713) (831:831:831))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3821:3821:3821))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3913:3913:3913))
        (PORT d[1] (2824:2824:2824) (3309:3309:3309))
        (PORT d[2] (1729:1729:1729) (2032:2032:2032))
        (PORT d[3] (2387:2387:2387) (2778:2778:2778))
        (PORT d[4] (2620:2620:2620) (3054:3054:3054))
        (PORT d[5] (3390:3390:3390) (3858:3858:3858))
        (PORT d[6] (3193:3193:3193) (3682:3682:3682))
        (PORT d[7] (2174:2174:2174) (2540:2540:2540))
        (PORT d[8] (4687:4687:4687) (5394:5394:5394))
        (PORT d[9] (4848:4848:4848) (5470:5470:5470))
        (PORT d[10] (3129:3129:3129) (3619:3619:3619))
        (PORT d[11] (2580:2580:2580) (2988:2988:2988))
        (PORT d[12] (3527:3527:3527) (4095:4095:4095))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1592:1592:1592))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2161:2161:2161))
        (PORT d[1] (2515:2515:2515) (2915:2915:2915))
        (PORT d[2] (3238:3238:3238) (3698:3698:3698))
        (PORT d[3] (1962:1962:1962) (2308:2308:2308))
        (PORT d[4] (1908:1908:1908) (2234:2234:2234))
        (PORT d[5] (1912:1912:1912) (2232:2232:2232))
        (PORT d[6] (2893:2893:2893) (3307:3307:3307))
        (PORT d[7] (1335:1335:1335) (1592:1592:1592))
        (PORT d[8] (1209:1209:1209) (1427:1427:1427))
        (PORT d[9] (2003:2003:2003) (2326:2326:2326))
        (PORT d[10] (1979:1979:1979) (2348:2348:2348))
        (PORT d[11] (1547:1547:1547) (1806:1806:1806))
        (PORT d[12] (1985:1985:1985) (2325:2325:2325))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT stall (1500:1500:1500) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (3079:3079:3079))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (6042:6042:6042))
        (PORT d[1] (2597:2597:2597) (3040:3040:3040))
        (PORT d[2] (2284:2284:2284) (2674:2674:2674))
        (PORT d[3] (3090:3090:3090) (3594:3594:3594))
        (PORT d[4] (2100:2100:2100) (2465:2465:2465))
        (PORT d[5] (3711:3711:3711) (4284:4284:4284))
        (PORT d[6] (3922:3922:3922) (4478:4478:4478))
        (PORT d[7] (3290:3290:3290) (3826:3826:3826))
        (PORT d[8] (4900:4900:4900) (5643:5643:5643))
        (PORT d[9] (4785:4785:4785) (5382:5382:5382))
        (PORT d[10] (3521:3521:3521) (4020:4020:4020))
        (PORT d[11] (2240:2240:2240) (2617:2617:2617))
        (PORT d[12] (3827:3827:3827) (4434:4434:4434))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1508:1508:1508))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2507:2507:2507))
        (PORT d[1] (3254:3254:3254) (3763:3763:3763))
        (PORT d[2] (4086:4086:4086) (4669:4669:4669))
        (PORT d[3] (1872:1872:1872) (2199:2199:2199))
        (PORT d[4] (3351:3351:3351) (3819:3819:3819))
        (PORT d[5] (3842:3842:3842) (4406:4406:4406))
        (PORT d[6] (1970:1970:1970) (2302:2302:2302))
        (PORT d[7] (1507:1507:1507) (1761:1761:1761))
        (PORT d[8] (1731:1731:1731) (2019:2019:2019))
        (PORT d[9] (1939:1939:1939) (2242:2242:2242))
        (PORT d[10] (1623:1623:1623) (1920:1920:1920))
        (PORT d[11] (3969:3969:3969) (4498:4498:4498))
        (PORT d[12] (2558:2558:2558) (2976:2976:2976))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT stall (2105:2105:2105) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (861:861:861))
        (PORT datab (1388:1388:1388) (1609:1609:1609))
        (PORT datac (703:703:703) (829:829:829))
        (PORT datad (1109:1109:1109) (1303:1303:1303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1215:1215:1215))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (812:812:812) (935:935:935))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2475:2475:2475))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3905:3905:3905))
        (PORT d[1] (3211:3211:3211) (3762:3762:3762))
        (PORT d[2] (3020:3020:3020) (3532:3532:3532))
        (PORT d[3] (2327:2327:2327) (2725:2725:2725))
        (PORT d[4] (2097:2097:2097) (2436:2436:2436))
        (PORT d[5] (4121:4121:4121) (4758:4758:4758))
        (PORT d[6] (5811:5811:5811) (6752:6752:6752))
        (PORT d[7] (2623:2623:2623) (3106:3106:3106))
        (PORT d[8] (3486:3486:3486) (3972:3972:3972))
        (PORT d[9] (3766:3766:3766) (4297:4297:4297))
        (PORT d[10] (2026:2026:2026) (2389:2389:2389))
        (PORT d[11] (2724:2724:2724) (3187:3187:3187))
        (PORT d[12] (3470:3470:3470) (3985:3985:3985))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1592:1592:1592))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2725:2725:2725))
        (PORT d[1] (2490:2490:2490) (2891:2891:2891))
        (PORT d[2] (2388:2388:2388) (2761:2761:2761))
        (PORT d[3] (2535:2535:2535) (2969:2969:2969))
        (PORT d[4] (2766:2766:2766) (3250:3250:3250))
        (PORT d[5] (3107:3107:3107) (3572:3572:3572))
        (PORT d[6] (1215:1215:1215) (1430:1430:1430))
        (PORT d[7] (2321:2321:2321) (2737:2737:2737))
        (PORT d[8] (2527:2527:2527) (2944:2944:2944))
        (PORT d[9] (3054:3054:3054) (3556:3556:3556))
        (PORT d[10] (1175:1175:1175) (1396:1396:1396))
        (PORT d[11] (3155:3155:3155) (3585:3585:3585))
        (PORT d[12] (2122:2122:2122) (2475:2475:2475))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT stall (1808:1808:1808) (1597:1597:1597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2854:2854:2854))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5545:5545:5545) (6244:6244:6244))
        (PORT d[1] (2292:2292:2292) (2709:2709:2709))
        (PORT d[2] (2483:2483:2483) (2905:2905:2905))
        (PORT d[3] (3264:3264:3264) (3790:3790:3790))
        (PORT d[4] (2288:2288:2288) (2673:2673:2673))
        (PORT d[5] (3745:3745:3745) (4324:4324:4324))
        (PORT d[6] (4093:4093:4093) (4667:4667:4667))
        (PORT d[7] (3481:3481:3481) (4044:4044:4044))
        (PORT d[8] (5070:5070:5070) (5832:5832:5832))
        (PORT d[9] (5047:5047:5047) (5675:5675:5675))
        (PORT d[10] (2463:2463:2463) (2900:2900:2900))
        (PORT d[11] (2420:2420:2420) (2821:2821:2821))
        (PORT d[12] (3996:3996:3996) (4623:4623:4623))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1706:1706:1706))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2720:2720:2720))
        (PORT d[1] (3433:3433:3433) (3967:3967:3967))
        (PORT d[2] (4266:4266:4266) (4876:4876:4876))
        (PORT d[3] (1765:1765:1765) (2081:2081:2081))
        (PORT d[4] (3542:3542:3542) (4038:4038:4038))
        (PORT d[5] (4027:4027:4027) (4614:4614:4614))
        (PORT d[6] (2155:2155:2155) (2514:2514:2514))
        (PORT d[7] (1546:1546:1546) (1813:1813:1813))
        (PORT d[8] (1913:1913:1913) (2225:2225:2225))
        (PORT d[9] (2130:2130:2130) (2463:2463:2463))
        (PORT d[10] (1831:1831:1831) (2160:2160:2160))
        (PORT d[11] (4147:4147:4147) (4700:4700:4700))
        (PORT d[12] (2736:2736:2736) (3178:3178:3178))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT stall (2301:2301:2301) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (906:906:906))
        (PORT datab (581:581:581) (687:687:687))
        (PORT datac (1527:1527:1527) (1797:1797:1797))
        (PORT datad (1225:1225:1225) (1422:1422:1422))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (829:829:829) (952:952:952))
        (PORT datac (440:440:440) (500:500:500))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (276:276:276) (322:322:322))
        (PORT datac (853:853:853) (1002:1002:1002))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (998:998:998))
        (PORT datab (521:521:521) (621:621:621))
        (PORT datac (556:556:556) (627:627:627))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (997:997:997))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (576:576:576) (658:658:658))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (590:590:590))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~2feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2461:2461:2461) (2832:2832:2832))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (720:720:720))
        (PORT datab (201:201:201) (257:257:257))
        (PORT datad (547:547:547) (651:651:651))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2454:2454:2454) (2827:2827:2827))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (2821:2821:2821) (2507:2507:2507))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (627:627:627) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector47\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (186:186:186))
        (PORT datab (475:475:475) (549:549:549))
        (PORT datad (312:312:312) (374:374:374))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2519:2519:2519) (2815:2815:2815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (549:549:549))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (141:141:141))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (439:439:439) (504:504:504))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|tx_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3406:3406:3406) (3022:3022:3022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE nrst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3230:3230:3230) (2860:2860:2860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE calib_ena_FPGA\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE adc_ena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (533:533:533))
        (PORT datad (442:442:442) (509:509:509))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adc_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2791:2791:2791) (2477:2477:2477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1927:1927:1927) (2165:2165:2165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1894:1894:1894) (2111:2111:2111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1877:1877:1877) (2087:2087:2087))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1861:1861:1861) (2086:2086:2086))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (2039:2039:2039) (2254:2254:2254))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (1909:1909:1909) (2101:2101:2101))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1764:1764:1764) (1971:1971:1971))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (2077:2077:2077) (2296:2296:2296))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1734:1734:1734) (1933:1933:1933))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2707:2707:2707) (2416:2416:2416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
