/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_1_3z = !(celloutsig_1_0z[2] ? celloutsig_1_0z[5] : celloutsig_1_0z[4]);
  assign celloutsig_0_14z = !(celloutsig_0_3z ? celloutsig_0_13z[2] : in_data[18]);
  assign celloutsig_1_4z = ~(in_data[164] | celloutsig_1_0z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | in_data[8]);
  assign celloutsig_0_0z = ~((in_data[73] | in_data[50]) & in_data[1]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z | in_data[61]) & (celloutsig_0_1z | celloutsig_0_3z));
  assign celloutsig_0_41z = celloutsig_0_20z ^ celloutsig_0_10z;
  assign celloutsig_1_8z = celloutsig_1_3z ^ celloutsig_1_6z[16];
  assign celloutsig_0_10z = celloutsig_0_6z ^ celloutsig_0_8z[8];
  assign celloutsig_0_23z = ~(celloutsig_0_9z[2] ^ celloutsig_0_10z);
  assign celloutsig_1_0z = in_data[161:153] + in_data[155:147];
  assign celloutsig_1_2z = { celloutsig_1_0z[7:2], 1'h1 } + in_data[104:98];
  assign celloutsig_1_7z = { in_data[159:151], 1'h1 } + { celloutsig_1_0z[8:1], 1'h0, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_7z[9:8], 1'h0, celloutsig_1_4z, 1'h1, celloutsig_1_3z, celloutsig_1_8z } + { in_data[117], celloutsig_1_6z[7:2] };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z } >= { in_data[32], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_8z[9:7], celloutsig_0_10z } > { celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_1z = ! { in_data[46:21], celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_15z[10:0], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z } * { celloutsig_0_15z[16:5], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_1_19z = in_data[105] ? celloutsig_1_0z[3:1] : { celloutsig_1_7z[4:3], 1'h1 };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_3z } != { celloutsig_0_8z[8:7], celloutsig_0_4z };
  assign celloutsig_0_8z = - { in_data[44:40], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_24z = celloutsig_0_10z & celloutsig_0_18z;
  assign celloutsig_1_10z = | { celloutsig_1_9z[6:2], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_6z = | { celloutsig_0_2z, in_data[93:84] };
  assign celloutsig_0_20z = ~^ { celloutsig_0_8z[4], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_40z = celloutsig_0_28z[17:10] << { celloutsig_0_8z[9:3], celloutsig_0_23z };
  assign celloutsig_0_12z = celloutsig_0_9z << { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_8z[5:3], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z } >> { in_data[46:29], celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[8], celloutsig_0_14z, celloutsig_0_6z } >>> celloutsig_0_15z[13:11];
  assign celloutsig_0_13z = celloutsig_0_12z - { in_data[64], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_7z[7:6], celloutsig_1_10z } ^ in_data[165:163];
  assign celloutsig_0_16z = ~((in_data[85] & celloutsig_0_13z[0]) | celloutsig_0_1z);
  assign celloutsig_0_18z = ~((celloutsig_0_9z[0] & celloutsig_0_13z[0]) | celloutsig_0_17z[1]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | in_data[87]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_9z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign { celloutsig_1_6z[17], celloutsig_1_6z[7], celloutsig_1_6z[16], celloutsig_1_6z[6], celloutsig_1_6z[15], celloutsig_1_6z[5], celloutsig_1_6z[14], celloutsig_1_6z[4], celloutsig_1_6z[13], celloutsig_1_6z[3], celloutsig_1_6z[12], celloutsig_1_6z[2], celloutsig_1_6z[11], celloutsig_1_6z[1], celloutsig_1_6z[20:18] } = { celloutsig_1_2z[6], celloutsig_1_2z[6:5], celloutsig_1_2z[5:4], celloutsig_1_2z[4:3], celloutsig_1_2z[3:2], celloutsig_1_2z[2:1], celloutsig_1_2z[1:0], celloutsig_1_2z[0], in_data[119:117] } ^ { in_data[126], in_data[116], in_data[125], in_data[115], in_data[124], in_data[114], in_data[123], in_data[113], in_data[122], in_data[112], in_data[121], in_data[111], in_data[120], in_data[110], in_data[129:127] };
  assign celloutsig_1_6z[9:8] = in_data[118:117];
  assign { out_data[130:128], out_data[98:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
