{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653206751957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653206751957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 15:05:51 2022 " "Processing started: Sun May 22 15:05:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653206751957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206751957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TimeKeeper -c TimeKeeper " "Command: quartus_map --read_settings_files=on --write_settings_files=off TimeKeeper -c TimeKeeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206751957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653206752265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653206752265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/timekeeper_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/timekeeper_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeKeeper_tb " "Found entity 1: TimeKeeper_tb" {  } { { "../modelSim_testBench/TimeKeeper_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/TimeKeeper_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/spi_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/spi_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_tb " "Found entity 1: SPI_tb" {  } { { "../modelSim_testBench/SPI_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/SPI_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/driver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/driver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver_tb " "Found entity 1: Driver_tb" {  } { { "../modelSim_testBench/Driver_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Driver_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/display_seven_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/display_seven_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Seven_tb " "Found entity 1: Display_Seven_tb" {  } { { "../modelSim_testBench/Display_Seven_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Display_Seven_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED3 led3 TimeKeeper.sv(28) " "Verilog HDL Declaration information at TimeKeeper.sv(28): object \"LED3\" differs only in case from object \"led3\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653206759042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED2 led2 TimeKeeper.sv(29) " "Verilog HDL Declaration information at TimeKeeper.sv(29): object \"LED2\" differs only in case from object \"led2\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653206759042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED1 led1 TimeKeeper.sv(30) " "Verilog HDL Declaration information at TimeKeeper.sv(30): object \"LED1\" differs only in case from object \"led1\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653206759042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED0 led0 TimeKeeper.sv(31) " "Verilog HDL Declaration information at TimeKeeper.sv(31): object \"LED0\" differs only in case from object \"led0\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653206759042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/timekeeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/timekeeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeKeeper " "Found entity 1: TimeKeeper" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "../src/SPI.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/SPI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/display_seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/display_seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Seven " "Found entity 1: Display_Seven" {  } { { "../src/Display_Seven.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Display_Seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/Decoder.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "../src/Clock_Divider.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Clock_Divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653206759049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimeKeeper " "Elaborating entity \"TimeKeeper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653206759066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clkdiv1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clkdiv1\"" {  } { { "../src/TimeKeeper.sv" "clkdiv1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653206759075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver Driver:dri1 " "Elaborating entity \"Driver\" for hierarchy \"Driver:dri1\"" {  } { { "../src/TimeKeeper.sv" "dri1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653206759075 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver.sv(76) " "Verilog HDL Case Statement information at Driver.sv(76): all case item expressions in this case statement are onehot" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653206759075 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "process_cnt Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"process_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759075 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_addr Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"wr_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dir Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"dir\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Minutes Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"Minutes\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seconds Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"Seconds\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finish_process Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"finish_process\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finish_process Driver.sv(76) " "Inferred latch for \"finish_process\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel Driver.sv(76) " "Inferred latch for \"sel\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[0\] Driver.sv(76) " "Inferred latch for \"Seconds\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[1\] Driver.sv(76) " "Inferred latch for \"Seconds\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[2\] Driver.sv(76) " "Inferred latch for \"Seconds\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[3\] Driver.sv(76) " "Inferred latch for \"Seconds\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[4\] Driver.sv(76) " "Inferred latch for \"Seconds\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[5\] Driver.sv(76) " "Inferred latch for \"Seconds\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[6\] Driver.sv(76) " "Inferred latch for \"Seconds\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[7\] Driver.sv(76) " "Inferred latch for \"Seconds\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[0\] Driver.sv(76) " "Inferred latch for \"Minutes\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[1\] Driver.sv(76) " "Inferred latch for \"Minutes\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[2\] Driver.sv(76) " "Inferred latch for \"Minutes\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[3\] Driver.sv(76) " "Inferred latch for \"Minutes\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[4\] Driver.sv(76) " "Inferred latch for \"Minutes\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[5\] Driver.sv(76) " "Inferred latch for \"Minutes\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[6\] Driver.sv(76) " "Inferred latch for \"Minutes\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[7\] Driver.sv(76) " "Inferred latch for \"Minutes\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[0\] Driver.sv(76) " "Inferred latch for \"dir\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[1\] Driver.sv(76) " "Inferred latch for \"dir\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] Driver.sv(76) " "Inferred latch for \"wr_data\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] Driver.sv(76) " "Inferred latch for \"wr_data\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] Driver.sv(76) " "Inferred latch for \"wr_data\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] Driver.sv(76) " "Inferred latch for \"wr_data\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] Driver.sv(76) " "Inferred latch for \"wr_data\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] Driver.sv(76) " "Inferred latch for \"wr_data\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] Driver.sv(76) " "Inferred latch for \"wr_data\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] Driver.sv(76) " "Inferred latch for \"wr_data\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[0\] Driver.sv(76) " "Inferred latch for \"wr_addr\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[1\] Driver.sv(76) " "Inferred latch for \"wr_addr\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[2\] Driver.sv(76) " "Inferred latch for \"wr_addr\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[3\] Driver.sv(76) " "Inferred latch for \"wr_addr\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[4\] Driver.sv(76) " "Inferred latch for \"wr_addr\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[5\] Driver.sv(76) " "Inferred latch for \"wr_addr\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[6\] Driver.sv(76) " "Inferred latch for \"wr_addr\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[7\] Driver.sv(76) " "Inferred latch for \"wr_addr\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start Driver.sv(76) " "Inferred latch for \"start\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010100 Driver.sv(76) " "Inferred latch for \"process_cnt.00010100\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010011 Driver.sv(76) " "Inferred latch for \"process_cnt.00010011\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010010 Driver.sv(76) " "Inferred latch for \"process_cnt.00010010\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010001 Driver.sv(76) " "Inferred latch for \"process_cnt.00010001\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010000 Driver.sv(76) " "Inferred latch for \"process_cnt.00010000\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001111 Driver.sv(76) " "Inferred latch for \"process_cnt.00001111\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001110 Driver.sv(76) " "Inferred latch for \"process_cnt.00001110\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001101 Driver.sv(76) " "Inferred latch for \"process_cnt.00001101\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001100 Driver.sv(76) " "Inferred latch for \"process_cnt.00001100\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001011 Driver.sv(76) " "Inferred latch for \"process_cnt.00001011\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001010 Driver.sv(76) " "Inferred latch for \"process_cnt.00001010\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001001 Driver.sv(76) " "Inferred latch for \"process_cnt.00001001\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001000 Driver.sv(76) " "Inferred latch for \"process_cnt.00001000\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000111 Driver.sv(76) " "Inferred latch for \"process_cnt.00000111\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000110 Driver.sv(76) " "Inferred latch for \"process_cnt.00000110\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000101 Driver.sv(76) " "Inferred latch for \"process_cnt.00000101\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000100 Driver.sv(76) " "Inferred latch for \"process_cnt.00000100\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000011 Driver.sv(76) " "Inferred latch for \"process_cnt.00000011\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000010 Driver.sv(76) " "Inferred latch for \"process_cnt.00000010\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000001 Driver.sv(76) " "Inferred latch for \"process_cnt.00000001\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000000 Driver.sv(76) " "Inferred latch for \"process_cnt.00000000\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759079 "|TimeKeeper|Driver:dri1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux Driver:dri1\|DeMux:demux1 " "Elaborating entity \"DeMux\" for hierarchy \"Driver:dri1\|DeMux:demux1\"" {  } { { "../src/Driver.sv" "demux1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653206759105 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Port1 DeMux.sv(13) " "Verilog HDL Always Construct warning at DeMux.sv(13): inferring latch(es) for variable \"Port1\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Port2 DeMux.sv(13) " "Verilog HDL Always Construct warning at DeMux.sv(13): inferring latch(es) for variable \"Port2\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[0\] DeMux.sv(16) " "Inferred latch for \"Port2\[0\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[1\] DeMux.sv(16) " "Inferred latch for \"Port2\[1\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[2\] DeMux.sv(16) " "Inferred latch for \"Port2\[2\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[3\] DeMux.sv(16) " "Inferred latch for \"Port2\[3\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[4\] DeMux.sv(16) " "Inferred latch for \"Port2\[4\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[5\] DeMux.sv(16) " "Inferred latch for \"Port2\[5\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[6\] DeMux.sv(16) " "Inferred latch for \"Port2\[6\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[7\] DeMux.sv(16) " "Inferred latch for \"Port2\[7\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[0\] DeMux.sv(16) " "Inferred latch for \"Port1\[0\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[1\] DeMux.sv(16) " "Inferred latch for \"Port1\[1\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[2\] DeMux.sv(16) " "Inferred latch for \"Port1\[2\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[3\] DeMux.sv(16) " "Inferred latch for \"Port1\[3\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[4\] DeMux.sv(16) " "Inferred latch for \"Port1\[4\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[5\] DeMux.sv(16) " "Inferred latch for \"Port1\[5\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[6\] DeMux.sv(16) " "Inferred latch for \"Port1\[6\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[7\] DeMux.sv(16) " "Inferred latch for \"Port1\[7\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI Driver:dri1\|SPI:spi1 " "Elaborating entity \"SPI\" for hierarchy \"Driver:dri1\|SPI:spi1\"" {  } { { "../src/Driver.sv" "spi1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:dec1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:dec1\"" {  } { { "../src/TimeKeeper.sv" "dec1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Seven Display_Seven:led3 " "Elaborating entity \"Display_Seven\" for hierarchy \"Display_Seven:led3\"" {  } { { "../src/TimeKeeper.sv" "led3" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653206759107 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Driver:dri1\|wr_data\[1\] Driver:dri1\|wr_data\[0\] " "Duplicate LATCH primitive \"Driver:dri1\|wr_data\[1\]\" merged with LATCH primitive \"Driver:dri1\|wr_data\[0\]\"" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653206759495 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|start " "Latch Driver:dri1\|start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00010011_726 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00010011_726" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|dir\[1\] " "Latch Driver:dri1\|dir\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001001_817 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001001_817" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|dir\[0\] " "Latch Driver:dri1\|dir\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000001_890 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000001_890" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|process_cnt.00000000_899 " "Latch Driver:dri1\|process_cnt.00000000_899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000000_899 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000000_899" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|sel " "Latch Driver:dri1\|sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000111_835 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000111_835" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|finish_process " "Latch Driver:dri1\|finish_process has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00010011_726 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00010011_726" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_addr\[0\] " "Latch Driver:dri1\|wr_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000001_890 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000001_890" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_addr\[1\] " "Latch Driver:dri1\|wr_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001100_789 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001100_789" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_addr\[2\] " "Latch Driver:dri1\|wr_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[0\] " "Latch Driver:dri1\|wr_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[4\] " "Latch Driver:dri1\|wr_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[5\] " "Latch Driver:dri1\|wr_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[2\] " "Latch Driver:dri1\|wr_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653206759495 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653206759495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653206759637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/quatus/output_files/TimeKeeper.map.smsg " "Generated suppressed messages file C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/quatus/output_files/TimeKeeper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653206759941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653206759941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653206759977 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653206759977 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653206759977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653206759977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653206759977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653206759997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 15:05:59 2022 " "Processing ended: Sun May 22 15:05:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653206759997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653206759997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653206759997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653206759997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653206761066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653206761066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 15:06:00 2022 " "Processing started: Sun May 22 15:06:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653206761066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653206761066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TimeKeeper -c TimeKeeper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TimeKeeper -c TimeKeeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653206761066 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653206761138 ""}
{ "Info" "0" "" "Project  = TimeKeeper" {  } {  } 0 0 "Project  = TimeKeeper" 0 0 "Fitter" 0 0 1653206761138 ""}
{ "Info" "0" "" "Revision = TimeKeeper" {  } {  } 0 0 "Revision = TimeKeeper" 0 0 "Fitter" 0 0 1653206761138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653206761245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653206761245 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TimeKeeper 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"TimeKeeper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653206761245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653206761285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653206761285 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653206761618 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653206761639 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653206761725 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653206771866 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk50~inputCLKENA0 28 global CLKCTRL_G6 " "clk50~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1653206771947 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1653206771947 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653206771947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653206771951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653206771951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653206771951 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653206771951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653206771951 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653206771951 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653206772455 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TimeKeeper.sdc " "Synopsys Design Constraints File file not found: 'TimeKeeper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653206772456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653206772456 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Driver:dri1\|process_cnt.00000000_899 Driver:dri1\|process_cnt.00000000_899 " "Clock target Driver:dri1\|process_cnt.00000000_899 of clock Driver:dri1\|process_cnt.00000000_899 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1653206772456 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653206772456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653206772456 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653206772456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653206772477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653206772477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653206772477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653206772519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653206777565 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653206777755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653206778869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653206779665 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653206781005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653206781005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653206781945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/quatus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653206786085 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653206786085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653206791506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653206791506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653206791509 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653206792905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653206792937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653206793339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653206793339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653206793751 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653206796015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/quatus/output_files/TimeKeeper.fit.smsg " "Generated suppressed messages file C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/quatus/output_files/TimeKeeper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653206796265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6582 " "Peak virtual memory: 6582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653206796695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 15:06:36 2022 " "Processing ended: Sun May 22 15:06:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653206796695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653206796695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653206796695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653206796695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653206797657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653206797657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 15:06:37 2022 " "Processing started: Sun May 22 15:06:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653206797657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653206797657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TimeKeeper -c TimeKeeper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TimeKeeper -c TimeKeeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653206797657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653206798245 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653206802613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653206802975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 15:06:42 2022 " "Processing ended: Sun May 22 15:06:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653206802975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653206802975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653206802975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653206802975 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653206803567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653206804007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653206804007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 15:06:43 2022 " "Processing started: Sun May 22 15:06:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653206804007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653206804007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TimeKeeper -c TimeKeeper " "Command: quartus_sta TimeKeeper -c TimeKeeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653206804007 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653206804076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653206804638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653206804638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206804670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206804670 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653206805089 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TimeKeeper.sdc " "Synopsys Design Constraints File file not found: 'TimeKeeper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653206805124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206805124 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653206805125 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Driver:dri1\|SPI:spi1\|rfinish Driver:dri1\|SPI:spi1\|rfinish " "create_clock -period 1.000 -name Driver:dri1\|SPI:spi1\|rfinish Driver:dri1\|SPI:spi1\|rfinish" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653206805125 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Driver:dri1\|process_cnt.00000000_899 Driver:dri1\|process_cnt.00000000_899 " "create_clock -period 1.000 -name Driver:dri1\|process_cnt.00000000_899 Driver:dri1\|process_cnt.00000000_899" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653206805125 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_divider:clkdiv1\|clock_out Clock_divider:clkdiv1\|clock_out " "create_clock -period 1.000 -name Clock_divider:clkdiv1\|clock_out Clock_divider:clkdiv1\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653206805125 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Driver:dri1\|sel Driver:dri1\|sel " "create_clock -period 1.000 -name Driver:dri1\|sel Driver:dri1\|sel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653206805125 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653206805125 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Driver:dri1\|process_cnt.00000000_899 Driver:dri1\|process_cnt.00000000_899 " "Clock target Driver:dri1\|process_cnt.00000000_899 of clock Driver:dri1\|process_cnt.00000000_899 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1653206805125 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653206805125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653206805129 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653206805131 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653206805135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653206805155 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653206805155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.337 " "Worst-case setup slack is -5.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.337             -50.541 Driver:dri1\|SPI:spi1\|rfinish  " "   -5.337             -50.541 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.065             -75.631 Driver:dri1\|process_cnt.00000000_899  " "   -4.065             -75.631 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.370             -53.339 Clock_divider:clkdiv1\|clock_out  " "   -3.370             -53.339 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.634            -107.984 clk50  " "   -2.634            -107.984 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204             -28.922 Driver:dri1\|sel  " "   -2.204             -28.922 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206805155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk50  " "    0.377               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.388               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.483               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 Driver:dri1\|sel  " "    0.538               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.682               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206805165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.810 " "Worst-case recovery slack is -1.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810             -20.311 Clock_divider:clkdiv1\|clock_out  " "   -1.810             -20.311 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206805169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.952 " "Worst-case removal slack is 0.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.952               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206805169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.412 " "Worst-case minimum pulse width slack is -0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412             -22.553 clk50  " "   -0.412             -22.553 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.967 Clock_divider:clkdiv1\|clock_out  " "   -0.394             -15.967 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.120               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.136               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 Driver:dri1\|sel  " "    0.323               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206805169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206805169 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653206805185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653206805212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653206806009 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Driver:dri1\|process_cnt.00000000_899 Driver:dri1\|process_cnt.00000000_899 " "Clock target Driver:dri1\|process_cnt.00000000_899 of clock Driver:dri1\|process_cnt.00000000_899 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1653206806065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653206806065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653206806075 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653206806075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.231 " "Worst-case setup slack is -5.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.231             -49.426 Driver:dri1\|SPI:spi1\|rfinish  " "   -5.231             -49.426 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943             -74.032 Driver:dri1\|process_cnt.00000000_899  " "   -3.943             -74.032 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.315             -53.369 Clock_divider:clkdiv1\|clock_out  " "   -3.315             -53.369 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591            -106.668 clk50  " "   -2.591            -106.668 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.101             -27.464 Driver:dri1\|sel  " "   -2.101             -27.464 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.365               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.376               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk50  " "    0.376               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 Driver:dri1\|sel  " "    0.413               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.472               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.890 " "Worst-case recovery slack is -1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890             -20.466 Clock_divider:clkdiv1\|clock_out  " "   -1.890             -20.466 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.937 " "Worst-case removal slack is 0.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.937               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.419 " "Worst-case minimum pulse width slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419             -24.520 clk50  " "   -0.419             -24.520 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.728 Clock_divider:clkdiv1\|clock_out  " "   -0.394             -15.728 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.151               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.158               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 Driver:dri1\|sel  " "    0.318               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806086 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653206806095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653206806235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653206806896 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Driver:dri1\|process_cnt.00000000_899 Driver:dri1\|process_cnt.00000000_899 " "Clock target Driver:dri1\|process_cnt.00000000_899 of clock Driver:dri1\|process_cnt.00000000_899 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1653206806955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653206806956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653206806956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653206806956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.283 " "Worst-case setup slack is -3.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283             -27.810 Driver:dri1\|SPI:spi1\|rfinish  " "   -3.283             -27.810 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.350             -37.698 Driver:dri1\|process_cnt.00000000_899  " "   -2.350             -37.698 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.823             -25.243 Clock_divider:clkdiv1\|clock_out  " "   -1.823             -25.243 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209             -48.683 clk50  " "   -1.209             -48.683 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.079             -11.540 Driver:dri1\|sel  " "   -1.079             -11.540 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.091               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk50  " "    0.199               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 Driver:dri1\|sel  " "    0.241               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.428               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.450               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.794 " "Worst-case recovery slack is -0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -7.076 Clock_divider:clkdiv1\|clock_out  " "   -0.794              -7.076 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.385 " "Worst-case removal slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.385               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.408 " "Worst-case minimum pulse width slack is -0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -4.192 clk50  " "   -0.408              -4.192 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -1.725 Clock_divider:clkdiv1\|clock_out  " "   -0.096              -1.725 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.204               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.328               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 Driver:dri1\|sel  " "    0.343               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206806970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206806970 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653206806977 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Driver:dri1\|process_cnt.00000000_899 Driver:dri1\|process_cnt.00000000_899 " "Clock target Driver:dri1\|process_cnt.00000000_899 of clock Driver:dri1\|process_cnt.00000000_899 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1653206807115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653206807115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653206807115 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653206807115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.889 " "Worst-case setup slack is -2.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.889             -23.582 Driver:dri1\|SPI:spi1\|rfinish  " "   -2.889             -23.582 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.968             -31.858 Driver:dri1\|process_cnt.00000000_899  " "   -1.968             -31.858 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604             -22.171 Clock_divider:clkdiv1\|clock_out  " "   -1.604             -22.171 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.018             -40.981 clk50  " "   -1.018             -40.981 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944              -9.720 Driver:dri1\|sel  " "   -0.944              -9.720 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206807115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.022               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Driver:dri1\|sel  " "    0.174               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk50  " "    0.190               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.328               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.428               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206807126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.741 " "Worst-case recovery slack is -0.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -5.764 Clock_divider:clkdiv1\|clock_out  " "   -0.741              -5.764 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206807126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Clock_divider:clkdiv1\|clock_out  " "    0.339               0.000 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206807126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.412 " "Worst-case minimum pulse width slack is -0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -4.108 clk50  " "   -0.412              -4.108 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.705 Clock_divider:clkdiv1\|clock_out  " "   -0.045              -0.705 Clock_divider:clkdiv1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 Driver:dri1\|SPI:spi1\|rfinish  " "    0.261               0.000 Driver:dri1\|SPI:spi1\|rfinish " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 Driver:dri1\|process_cnt.00000000_899  " "    0.337               0.000 Driver:dri1\|process_cnt.00000000_899 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 Driver:dri1\|sel  " "    0.366               0.000 Driver:dri1\|sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653206807134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653206807134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653206808405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653206808406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5147 " "Peak virtual memory: 5147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653206808452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 15:06:48 2022 " "Processing ended: Sun May 22 15:06:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653206808452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653206808452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653206808452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653206808452 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653206809125 ""}
