Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 11 11:16:38 2024
| Host         : Soeren-Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                     | 16         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 5          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_4bits_tri_io[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.srcs/constrs_1/new/constraints.xdc (Line: 27)
Previous Source: c:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_4bits_tri_io[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.srcs/constrs_1/new/constraints.xdc (Line: 28)
Previous Source: c:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_4bits_tri_io[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.srcs/constrs_1/new/constraints.xdc (Line: 29)
Previous Source: c:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_4bits_tri_io[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.srcs/constrs_1/new/constraints.xdc (Line: 30)
Previous Source: c:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sws_4bits_tri_i[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.srcs/constrs_1/new/constraints.xdc (Line: 13)
Previous Source: c:/Git/GitHub/MCS/Drivers/FreeRTOS/xADC/Vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc (Line: 3)
Related violations: <none>


