# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-27 13:54+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:5
msgid "CEDT - CXL Early Discovery Table"
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:7
msgid ""
"The CXL Early Discovery Table is generated by BIOS to describe the CXL "
"memory regions configured at boot by the BIOS."
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:11
msgid "CHBS"
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:12
msgid ""
"The CXL Host Bridge Structure describes CXL host bridges.  Other than "
"describing device register information, it reports the specific host bridge "
"UID for this host bridge.  These host bridge ID's will be referenced in "
"other tables."
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:16
#: ../../../driver-api/cxl/platform/acpi/cedt.rst:34
msgid "Example ::"
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:28
msgid "CFMWS"
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:29
msgid ""
"The CXL Fixed Memory Window structure describes a memory region associated "
"with one or more CXL host bridges (as described by the CHBS).  It "
"additionally describes any inter-host-bridge interleave configuration that "
"may have been programmed by BIOS."
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:51
msgid ""
"The restriction field dictates what this SPA range may be used for (memory "
"type, voltile vs persistent, etc). One or more bits may be set. ::"
msgstr ""

#: ../../../driver-api/cxl/platform/acpi/cedt.rst:60
msgid ""
"INTRA-host-bridge interleave (multiple devices on one host bridge) is NOT "
"reported in this structure, and is solely defined via CXL device decoder "
"programming (host bridge and endpoint decoders)."
msgstr ""
