<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn180216164548"></A><B><U><big>pn180216164548</big></U></B>
#Start recording tcl command: 2/16/2018 16:42:15
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
#Stop recording: 2/16/2018 16:45:48



<A name="pn180301174108"></A><B><U><big>pn180301174108</big></U></B>
#Start recording tcl command: 3/1/2018 17:39:42
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
#Stop recording: 3/1/2018 17:41:08



<A name="pn180301175209"></A><B><U><big>pn180301175209</big></U></B>
#Start recording tcl command: 3/1/2018 17:39:42
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
prj_run Export -impl padiwalcd -task Jedecgen
pgr_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd.xcf"
pgr_program run
pgr_program set -port FTUSB-1
pgr_project close
pgr_program set -port FTUSB-0
pgr_project close
pgr_project close
pgr_program run
pgr_project close
#Stop recording: 3/1/2018 17:52:09



<A name="pn180301181925"></A><B><U><big>pn180301181925</big></U></B>
#Start recording tcl command: 3/1/2018 18:17:42
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
pgr_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd.xcf"
pgr_project close
pgr_program run
pgr_project close
#Stop recording: 3/1/2018 18:19:25



<A name="pn180302151246"></A><B><U><big>pn180302151246</big></U></B>
#Start recording tcl command: 3/2/2018 14:46:37
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
#Stop recording: 3/2/2018 15:12:46



<A name="pn180302151250"></A><B><U><big>pn180302151250</big></U></B>
#Start recording tcl command: 3/2/2018 14:46:37
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
#Stop recording: 3/2/2018 15:12:50



<A name="pn180305130324"></A><B><U><big>pn180305130324</big></U></B>
#Start recording tcl command: 3/5/2018 10:45:29
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
prj_src add "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/signal_gen_x16.v"
prj_run Export -impl padiwalcd -task Jedecgen
prj_run Synthesis -impl padiwalcd -task Synplify_Synthesis
prj_run Export -impl padiwalcd -task Jedecgen
pgr_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd.xcf"
pgr_project close
pgr_project save "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd.xcf"
pgr_program run
pgr_program run
prj_run Export -impl padiwalcd -task Jedecgen
pgr_program run
pgr_project save "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd.xcf"
pgr_project close
#Stop recording: 3/5/2018 13:03:24



<A name="pn180309100728"></A><B><U><big>pn180309100728</big></U></B>
#Start recording tcl command: 3/9/2018 09:55:34
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
#Stop recording: 3/9/2018 10:07:28



<A name="pn180314161731"></A><B><U><big>pn180314161731</big></U></B>
#Start recording tcl command: 3/14/2018 16:08:52
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
#Stop recording: 3/14/2018 16:17:31



<A name="pn180323132255"></A><B><U><big>pn180323132255</big></U></B>
#Start recording tcl command: 3/23/2018 11:09:46
#Project Location: C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project; Project name: padiwalcd
prj_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwa.ldf"
prj_run Export -impl padiwalcd -task Jedecgen
pgr_project open "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd.xcf"
pgr_program run
pgr_project save "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd.xcf"
pgr_project close
#Stop recording: 3/23/2018 13:22:56



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
