#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 15 20:42:08 2025
# Process ID         : 103155
# Current directory  : /home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.runs/synth_1
# Command line       : vivado -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file           : /home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.runs/synth_1/cpu.vds
# Journal file       : /home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.runs/synth_1/vivado.jou
# Running On         : penacony
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : AMD Ryzen 7 5800X 8-Core Processor
# CPU Frequency      : 3878.338 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 101164 MB
# Swap memory        : 8589 MB
# Total Virtual      : 109754 MB
# Available Virtual  : 85305 MB
#-----------------------------------------------------------
source cpu.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/utils_1/imports/synth_1/cpu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/utils_1/imports/synth_1/cpu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cpu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 103188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1877.156 ; gain = 426.832 ; free physical = 11725 ; free virtual = 80320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/pc.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/pc.sv:2]
WARNING: [Synth 8-689] width (16) of port connection 'pc_current' does not match port width (32) of module 'ProgramCounter' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:52]
WARNING: [Synth 8-689] width (16) of port connection 'pc_next' does not match port width (32) of module 'ProgramCounter' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:58]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv:50]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (32) of module 'instruction_memory' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:66]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/control.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu_control.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu_control.sv:41]
WARNING: [Synth 8-689] width (4) of port connection 'alu_control_var' does not match port width (3) of module 'alu_control' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:107]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu.sv:5]
WARNING: [Synth 8-689] width (4) of port connection 'alu_control_out' does not match port width (3) of module 'alu' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:123]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv:4]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (32) of module 'data_memory' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:2]
WARNING: [Synth 8-87] always_comb on 'outWord_reg' did not result in combinational logic [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv:20]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net control_reset in module/entity cpu does not have driver. [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv:16]
WARNING: [Synth 8-7129] Port fullInstr[15] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[14] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[13] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[12] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[11] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[10] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[9] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[8] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[7] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[6] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[5] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[4] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module ProgramCounter is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[15] in module ProgramCounter is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[14] in module ProgramCounter is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[13] in module ProgramCounter is either unconnected or has no load
WARNING: [Synth 8-7129] Port fullInstr[12] in module ProgramCounter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1955.094 ; gain = 504.770 ; free physical = 11576 ; free virtual = 80254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1972.906 ; gain = 522.582 ; free physical = 11563 ; free virtual = 80252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1972.906 ; gain = 522.582 ; free physical = 11563 ; free virtual = 80252
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.906 ; gain = 0.000 ; free physical = 11561 ; free virtual = 80251
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/constrs_1/new/cpu_constraints.xdc]
Finished Parsing XDC File [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/constrs_1/new/cpu_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/constrs_1/new/cpu_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.656 ; gain = 0.000 ; free physical = 11433 ; free virtual = 80205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.656 ; gain = 0.000 ; free physical = 11433 ; free virtual = 80205
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2110.656 ; gain = 660.332 ; free physical = 11159 ; free virtual = 80206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2118.660 ; gain = 668.336 ; free physical = 11159 ; free virtual = 80206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2118.660 ; gain = 668.336 ; free physical = 11151 ; free virtual = 80208
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'outWord_reg' [/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.660 ; gain = 668.336 ; free physical = 11085 ; free virtual = 80190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 64    
+---RAMs : 
	              256 Bit	(16 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	  65 Input    8 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 73    
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addr[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (outWord_regi_18) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2118.660 ; gain = 668.336 ; free physical = 10834 ; free virtual = 80174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|cpu         | rf/registers_reg | Implied   | 16 x 16              | RAM16X1D x 16  | 
+------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2149.660 ; gain = 699.336 ; free physical = 10505 ; free virtual = 80145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2150.660 ; gain = 700.336 ; free physical = 10494 ; free virtual = 80138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|cpu         | rf/registers_reg | Implied   | 16 x 16              | RAM16X1D x 16  | 
+------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2180.707 ; gain = 730.383 ; free physical = 10438 ; free virtual = 80109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.520 ; gain = 877.195 ; free physical = 10111 ; free virtual = 79995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.520 ; gain = 877.195 ; free physical = 10111 ; free virtual = 79995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.520 ; gain = 877.195 ; free physical = 10108 ; free virtual = 79993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.520 ; gain = 877.195 ; free physical = 10108 ; free virtual = 79993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.520 ; gain = 877.195 ; free physical = 10107 ; free virtual = 79993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.520 ; gain = 877.195 ; free physical = 10107 ; free virtual = 79993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    16|
|3     |LUT2     |    53|
|4     |LUT3     |   562|
|5     |LUT4     |    38|
|6     |LUT5     |   108|
|7     |LUT6     |   457|
|8     |MUXF7    |   128|
|9     |MUXF8    |    64|
|10    |RAM16X1D |    16|
|11    |FDRE     |   527|
|12    |LD       |    16|
|13    |IBUF     |     1|
|14    |OBUF     |    64|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.520 ; gain = 877.195 ; free physical = 10107 ; free virtual = 79993
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2327.520 ; gain = 739.445 ; free physical = 10101 ; free virtual = 79998
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2327.527 ; gain = 877.195 ; free physical = 10101 ; free virtual = 79998
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2327.527 ; gain = 0.000 ; free physical = 10183 ; free virtual = 80086
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.547 ; gain = 0.000 ; free physical = 10104 ; free virtual = 80116
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances

Synth Design complete | Checksum: 898281f7
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2383.547 ; gain = 951.035 ; free physical = 10096 ; free virtual = 80111
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1656.540; main = 1636.503; forked = 312.026
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3029.059; main = 2383.551; forked = 910.395
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.559 ; gain = 0.000 ; free physical = 10093 ; free virtual = 80118
INFO: [Common 17-1381] The checkpoint '/home/nfox/Documents/School/ComputerArchitecture/cse490-vivado/arch-project.runs/synth_1/cpu.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 20:42:31 2025...
