

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Fri Jun 02 14:50:29 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Version 2.40
    17                           ; Generated 17/11/2021 GMT
    18                           ; 
    19                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4550 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   000012                     __pcinit:
    56                           	callstack 0
    57   000012                     start_initialization:
    58                           	callstack 0
    59   000012                     __initialization:
    60                           	callstack 0
    61   000012                     end_of_initialization:
    62                           	callstack 0
    63   000012                     __end_of__initialization:
    64                           	callstack 0
    65   000012  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    66   000014  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    67   000016  0100               	movlb	0
    68   000018  EF11  F000         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000000                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000000                     
    74                           ; 2 bytes @ 0x0
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 31 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  2    9[None  ] int 
    87 ;; Registers used:
    88 ;;		None
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          0       0       0       0       0       0       0       0       0
    97 ;;      Totals:         0       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        0 bytes
    99 ;; Hardware stack levels required when called: 1
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   000022                     __ptext0:
   109                           	callstack 0
   110   000022                     _main:
   111                           	callstack 30
   112   000022  EF07  F000         	goto	start
   113   000026                     __end_of_main:
   114                           	callstack 0
   115                           
   116 ;; *************** function _ISR *****************
   117 ;; Defined at:
   118 ;;		line 21 in file "main.c"
   119 ;; Parameters:    Size  Location     Type
   120 ;;		None
   121 ;; Auto vars:     Size  Location     Type
   122 ;;		None
   123 ;; Return value:  Size  Location     Type
   124 ;;                  1    wreg      void 
   125 ;; Registers used:
   126 ;;		None
   127 ;; Tracked objects:
   128 ;;		On entry : 0/0
   129 ;;		On exit  : 0/0
   130 ;;		Unchanged: 0/0
   131 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   132 ;;      Params:         0       0       0       0       0       0       0       0       0
   133 ;;      Locals:         0       0       0       0       0       0       0       0       0
   134 ;;      Temps:          0       0       0       0       0       0       0       0       0
   135 ;;      Totals:         0       0       0       0       0       0       0       0       0
   136 ;;Total ram usage:        0 bytes
   137 ;; Hardware stack levels used: 1
   138 ;; This function calls:
   139 ;;		Nothing
   140 ;; This function is called by:
   141 ;;		Interrupt level 2
   142 ;; This function uses a non-reentrant model
   143 ;;
   144                           
   145                           	psect	intcode
   146   000008                     __pintcode:
   147                           	callstack 0
   148   000008                     _ISR:
   149                           	callstack 30
   150                           
   151                           ;incstack = 0
   152   000008  8201               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   153   00000A  ED0E  F000         	call	int_func,f	;refresh shadow registers
   154                           
   155                           	psect	intcode_body
   156   00001C                     __pintcode_body:
   157                           	callstack 30
   158   00001C                     int_func:
   159                           	callstack 30
   160   00001C  0006               	pop		; remove dummy address from shadow register refresh
   161   00001E  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   162   000020  0011               	retfie		f
   163   000022                     __end_of_ISR:
   164                           	callstack 0
   165   000000                     
   166                           	psect	rparam
   167   000000                     
   168                           	psect	temp
   169   000001                     btemp:
   170                           	callstack 0
   171   000001                     	ds	1
   172   000000                     int$flags	set	btemp
   173   000000                     wtemp8	set	btemp+1
   174   000000                     ttemp5	set	btemp+1
   175   000000                     ttemp6	set	btemp+4
   176   000000                     ttemp7	set	btemp+8
   177                           
   178                           	psect	idloc
   179                           
   180                           ;Config register IDLOC0 @ 0x200000
   181                           ;	unspecified, using default values
   182   200000                     	org	2097152
   183   200000  FF                 	db	255
   184                           
   185                           ;Config register IDLOC1 @ 0x200001
   186                           ;	unspecified, using default values
   187   200001                     	org	2097153
   188   200001  FF                 	db	255
   189                           
   190                           ;Config register IDLOC2 @ 0x200002
   191                           ;	unspecified, using default values
   192   200002                     	org	2097154
   193   200002  FF                 	db	255
   194                           
   195                           ;Config register IDLOC3 @ 0x200003
   196                           ;	unspecified, using default values
   197   200003                     	org	2097155
   198   200003  FF                 	db	255
   199                           
   200                           ;Config register IDLOC4 @ 0x200004
   201                           ;	unspecified, using default values
   202   200004                     	org	2097156
   203   200004  FF                 	db	255
   204                           
   205                           ;Config register IDLOC5 @ 0x200005
   206                           ;	unspecified, using default values
   207   200005                     	org	2097157
   208   200005  FF                 	db	255
   209                           
   210                           ;Config register IDLOC6 @ 0x200006
   211                           ;	unspecified, using default values
   212   200006                     	org	2097158
   213   200006  FF                 	db	255
   214                           
   215                           ;Config register IDLOC7 @ 0x200007
   216                           ;	unspecified, using default values
   217   200007                     	org	2097159
   218   200007  FF                 	db	255
   219                           
   220                           	psect	config
   221                           
   222                           ;Config register CONFIG1L @ 0x300000
   223                           ;	PLL Prescaler Selection bits
   224                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   225                           ;	System Clock Postscaler Selection bits
   226                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   227                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   228                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   229   300000                     	org	3145728
   230   300000  00                 	db	0
   231                           
   232                           ;Config register CONFIG1H @ 0x300001
   233                           ;	Oscillator Selection bits
   234                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   235                           ;	Fail-Safe Clock Monitor Enable bit
   236                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   237                           ;	Internal/External Oscillator Switchover bit
   238                           ;	IESO = OFF, Oscillator Switchover mode disabled
   239   300001                     	org	3145729
   240   300001  0B                 	db	11
   241                           
   242                           ;Config register CONFIG2L @ 0x300002
   243                           ;	Power-up Timer Enable bit
   244                           ;	PWRT = OFF, PWRT disabled
   245                           ;	Brown-out Reset Enable bits
   246                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   247                           ;	Brown-out Reset Voltage bits
   248                           ;	BORV = 3, Minimum setting 2.05V
   249                           ;	USB Voltage Regulator Enable bit
   250                           ;	VREGEN = OFF, USB voltage regulator disabled
   251   300002                     	org	3145730
   252   300002  19                 	db	25
   253                           
   254                           ;Config register CONFIG2H @ 0x300003
   255                           ;	Watchdog Timer Enable bit
   256                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   257                           ;	Watchdog Timer Postscale Select bits
   258                           ;	WDTPS = 32768, 1:32768
   259   300003                     	org	3145731
   260   300003  1E                 	db	30
   261                           
   262                           ; Padding undefined space
   263   300004                     	org	3145732
   264   300004  FF                 	db	255
   265                           
   266                           ;Config register CONFIG3H @ 0x300005
   267                           ;	CCP2 MUX bit
   268                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   269                           ;	PORTB A/D Enable bit
   270                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   271                           ;	Low-Power Timer 1 Oscillator Enable bit
   272                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   273                           ;	MCLR Pin Enable bit
   274                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   275   300005                     	org	3145733
   276   300005  80                 	db	128
   277                           
   278                           ;Config register CONFIG4L @ 0x300006
   279                           ;	Stack Full/Underflow Reset Enable bit
   280                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   281                           ;	Single-Supply ICSP Enable bit
   282                           ;	LVP = OFF, Single-Supply ICSP disabled
   283                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   284                           ;	ICPRT = OFF, ICPORT disabled
   285                           ;	Extended Instruction Set Enable bit
   286                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   287                           ;	Background Debugger Enable bit
   288                           ;	DEBUG = 0x1, unprogrammed default
   289   300006                     	org	3145734
   290   300006  80                 	db	128
   291                           
   292                           ; Padding undefined space
   293   300007                     	org	3145735
   294   300007  FF                 	db	255
   295                           
   296                           ;Config register CONFIG5L @ 0x300008
   297                           ;	Code Protection bit
   298                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   299                           ;	Code Protection bit
   300                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   301                           ;	Code Protection bit
   302                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   303                           ;	Code Protection bit
   304                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   305   300008                     	org	3145736
   306   300008  0F                 	db	15
   307                           
   308                           ;Config register CONFIG5H @ 0x300009
   309                           ;	Boot Block Code Protection bit
   310                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   311                           ;	Data EEPROM Code Protection bit
   312                           ;	CPD = OFF, Data EEPROM is not code-protected
   313   300009                     	org	3145737
   314   300009  C0                 	db	192
   315                           
   316                           ;Config register CONFIG6L @ 0x30000A
   317                           ;	Write Protection bit
   318                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   319                           ;	Write Protection bit
   320                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   321                           ;	Write Protection bit
   322                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   323                           ;	Write Protection bit
   324                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   325   30000A                     	org	3145738
   326   30000A  0F                 	db	15
   327                           
   328                           ;Config register CONFIG6H @ 0x30000B
   329                           ;	Configuration Register Write Protection bit
   330                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   331                           ;	Boot Block Write Protection bit
   332                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   333                           ;	Data EEPROM Write Protection bit
   334                           ;	WRTD = OFF, Data EEPROM is not write-protected
   335   30000B                     	org	3145739
   336   30000B  E0                 	db	224
   337                           
   338                           ;Config register CONFIG7L @ 0x30000C
   339                           ;	Table Read Protection bit
   340                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   341                           ;	Table Read Protection bit
   342                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   343                           ;	Table Read Protection bit
   344                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   345                           ;	Table Read Protection bit
   346                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   347   30000C                     	org	3145740
   348   30000C  0F                 	db	15
   349                           
   350                           ;Config register CONFIG7H @ 0x30000D
   351                           ;	Boot Block Table Read Protection bit
   352                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   353   30000D                     	org	3145741
   354   30000D  40                 	db	64
   355                           tosu	equ	0xFFF
   356                           tosh	equ	0xFFE
   357                           tosl	equ	0xFFD
   358                           stkptr	equ	0xFFC
   359                           pclatu	equ	0xFFB
   360                           pclath	equ	0xFFA
   361                           pcl	equ	0xFF9
   362                           tblptru	equ	0xFF8
   363                           tblptrh	equ	0xFF7
   364                           tblptrl	equ	0xFF6
   365                           tablat	equ	0xFF5
   366                           prodh	equ	0xFF4
   367                           prodl	equ	0xFF3
   368                           indf0	equ	0xFEF
   369                           postinc0	equ	0xFEE
   370                           postdec0	equ	0xFED
   371                           preinc0	equ	0xFEC
   372                           plusw0	equ	0xFEB
   373                           fsr0h	equ	0xFEA
   374                           fsr0l	equ	0xFE9
   375                           wreg	equ	0xFE8
   376                           indf1	equ	0xFE7
   377                           postinc1	equ	0xFE6
   378                           postdec1	equ	0xFE5
   379                           preinc1	equ	0xFE4
   380                           plusw1	equ	0xFE3
   381                           fsr1h	equ	0xFE2
   382                           fsr1l	equ	0xFE1
   383                           bsr	equ	0xFE0
   384                           indf2	equ	0xFDF
   385                           postinc2	equ	0xFDE
   386                           postdec2	equ	0xFDD
   387                           preinc2	equ	0xFDC
   388                           plusw2	equ	0xFDB
   389                           fsr2h	equ	0xFDA
   390                           fsr2l	equ	0xFD9
   391                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFR           A0      0       0      21        0.0%
BIGRAM             7FF      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Fri Jun 02 14:50:29 2023

                     l10 0022                      l689 0022                      _ISR 0008  
                    i2l5 001E                     ?_ISR 0000                     _main 0022  
                   btemp 0001                     start 000E             ___param_bank 0000  
                  ??_ISR 0000                    ?_main 0000                    ttemp5 0002  
                  ttemp6 0005                    ttemp7 0009                    wtemp8 0002  
        __initialization 0012             __end_of_main 0026                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001               __accesstop 0060  
__end_of__initialization 0012            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 0012  
                __ramtop 0800                  __ptext0 0022           __pintcode_body 001C  
   end_of_initialization 0012                  int_func 001C      start_initialization 0012  
            __end_of_ISR 0022                __pintcode 0008                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000                 int$flags 0001  
               intlevel2 0000  
