// Seed: 2683283685
`timescale 1ps / 1ps
`define pp_1 0
module module_0 (
    input logic id_0
);
  always id_1 = 1;
  logic id_3;
  always @(id_1 or posedge 1) @(posedge 1 or posedge id_0 - 1);
  logic id_4;
  assign id_2 = 1;
  logic id_5;
  assign id_2 = id_2;
  always begin
    id_2 = id_4;
  end
  logic id_6;
endmodule
