// Seed: 3744512224
module module_0 (
    output tri id_0,
    output uwire id_1,
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    output tri id_7,
    output supply1 id_8
);
  wire id_10;
  assign module_1._id_5 = 0;
endmodule
module module_0 #(
    parameter id_3 = 32'd9,
    parameter id_5 = 32'd39,
    parameter id_7 = 32'd0
) (
    output supply1 id_0,
    output supply0 id_1,
    input wire id_2,
    output tri1 _id_3,
    input supply1 id_4,
    input supply0 _id_5
);
  logic [id_5 : id_3] _id_7;
  logic [7:0][1 'b0 : id_5] id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_4,
      id_2,
      id_0,
      id_1
  );
  assign id_7 = module_1;
  assign id_8[id_7==-1] = id_5;
endmodule
