INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangweidong/OneDrive/Temp/Course/exper6/multiply/src/Bit4_to_8421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit4_to_8421
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangweidong/OneDrive/Temp/Course/exper6/multiply/src/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [C:/Users/wangweidong/OneDrive/Temp/Course/exper6/multiply/src/CLK_DIV.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangweidong/OneDrive/Temp/Course/exper6/multiply/src/MULTU_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTU_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangweidong/OneDrive/Temp/Course/exper6/multiply/src/ShowEightSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowEightSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangweidong/OneDrive/Temp/Course/exper6/multiply/src/tb_MULTU_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MULTU_4bit
