$date
	Thu Jun 20 13:19:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2_tb $end
$var wire 1 ! o_out_if $end
$var wire 1 " o_out_case $end
$var wire 1 # o_out_assign $end
$var reg 1 $ i_in0 $end
$var reg 1 % i_in1 $end
$var reg 1 & i_sel $end
$var reg 256 ' vcd_file [255:0] $end
$var integer 32 ( i [31:0] $end
$scope module u_mux2_assign $end
$var wire 1 $ i_in0 $end
$var wire 1 % i_in1 $end
$var wire 1 & i_sel $end
$var wire 1 # o_out $end
$upscope $end
$scope module u_mux2_case $end
$var wire 1 $ i_in0 $end
$var wire 1 % i_in1 $end
$var wire 1 & i_sel $end
$var reg 1 " o_out $end
$upscope $end
$scope module u_mux2_if $end
$var wire 1 $ i_in0 $end
$var wire 1 % i_in1 $end
$var wire 1 & i_sel $end
$var reg 1 ! o_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b10111000101111011101100110001101100100001011110110110101110101011110000011001000101110011101100110001101100100 '
1&
0%
0$
0#
0"
0!
$end
#100000
1#
1!
1"
0&
1$
b1 (
#200000
0#
0"
0!
0$
b10 (
#300000
1%
b11 (
#400000
1&
0%
b100 (
#500000
1$
b101 (
#600000
0&
0$
1%
b110 (
#700000
0%
b111 (
#800000
1&
b1000 (
#900000
b1001 (
#1000000
b1010 (
