/*
 * linux/arch/arm/mach-omap2/mux.c
 *
 * OMAP2 and OMAP3 pin multiplexing configurations
 *
 * Copyright (C) 2004 - 2008 Texas Instruments Inc.
 * Copyright (C) 2003 - 2008 Nokia Corporation
 *
 * Written by Tony Lindgren
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 *
 */
#include <linux/module.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/spinlock.h>

#include <asm/system.h>

#include <mach/control.h>
#include <mach/mux.h>

#ifdef CONFIG_OMAP_MUX

static struct omap_mux_cfg arch_mux_cfg;

/* NOTE: See mux.h for the enumeration */

#ifdef CONFIG_ARCH_OMAP24XX
#ifdef CONFIG_ARCH_OMAPW3G

/* Modes */
#define MODE0		0
#define MODE1		1
#define MODE2		2
#define MODE3		3

/* Enable input */
#define INPUT_ENABLE  1
#define INPUT_DISABLE 0

/* Pull enable/disable PU/PD */
#define PULL_UP 3
#define PULL_DOWN 1
#define PULL_DISABLE 0

/* Wake up enable disable */
#define WKUP_DISABLE 0
#define WKUP_ENABLE  1

static struct pin_config __initdata_or_module omapw3g_pins[] = {
/*
 *	description			mux	mux	pull	pull	wakeup
 *					offset	mode	ena	type
 */
#ifndef CONFIG_MACH_W3G_LTE_DATACARD
MUX_CFG_W3G("W3G_SDRC_D0",0x0000,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D1",0x0002,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D2",0x0004,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D3",0x0006,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D4",0x0008,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D5",0x000A,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D6",0x000C,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D7",0x000E,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D8",0x0010,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D9",0x0012,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D10",0x0014,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D11",0x0016,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D12",0x0018,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D13",0x001A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D14",0x001C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D15",0x001E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D16",0x0020,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D17",0x0022,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D18",0x0024,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D19",0x0026,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D20",0x0028,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D21",0x002A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D22",0x002C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D23",0x002E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D24",0x0030,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D25",0x0032,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D26",0x0034,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D27",0x0036,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D28",0x0038,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D29",0x003A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D30",0x003C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D31",0x003E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_BA0",0x0040,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_BA1",0x0042,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A0",0x0044,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A1",0x0046,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A2",0x0048,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A3",0x004A,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A4",0x004C,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A5",0x004E,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A6",0x0050,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A7",0x0052,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A8",0x0054,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A9",0x0056,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A10",0x0058,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A11",0x005A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A12",0x005C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A13",0x005E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SDRC_A14",0x0060,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_NCS0",0x0062,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_NCS1",0x0064,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_CLK",0x0066,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_NCLK",0x0068,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_CKE0",0x006A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_CKE1",0x006C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_NRAS",0x006E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_NCAS",0x0070,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_NWE",0x0072,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_DM0",0x0074,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_DM1",0x0076,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_DM2",0x0078,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_DM3",0x007A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_DQS0",0x007C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DQS1",0x007E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DQS2",0x0080,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DQS3",0x0082,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD0",0x0084,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD1",0x0086,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD2",0x0088,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD3",0x008A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD4",0x008C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD5",0x008E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD6",0x0090,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD7",0x0092,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD8",0x0094,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD9",0x0096,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD10",0x0098,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD11",0x009A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD12",0x009C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD13",0x009E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD14",0x00A0,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD15",0x00A2,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD16",0x00A4,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD17",0x00A6,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD18",0x00A8,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_AD19",0x00AA,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD20",0x00AC,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD21",0x00AE,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPMC_AD22",0x00B0,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_AD23",0x00B2,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_AD24",0x00B4,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_AD25",0x00B6,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NCS0",0x00B8,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NCS1",0x00BA,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NCS2",0x00BC,         OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_CLK",0x00BE,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NADV_ALE",0x00C0,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NOE",0x00C2,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NWE",0x00C4,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NBE0_CLE",0x00C6,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_NBE1",0x00C8,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_WAIT",0x00CA,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_DSS_PCLK",0x00CC,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_HSYNC",0x00CE,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_VSYNC",0x00D0,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_ACBIAS",0x00D2,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA0",0x00D4,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA1",0x00D6,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA2",0x00D8,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA3",0x00DA,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA4",0x00DC,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA5",0x00DE,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA6",0x00E0,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA7",0x00E2,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA8",0x00E4,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA9",0x00E6,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA10",0x00E8,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA11",0x00EA,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA12",0x00EC,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA13",0x00EE,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA14",0x00F0,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA15",0x00F2,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA16",0x00F4,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_DSS_DATA17",0x00F6,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_MCSPI2_NCS0",0x00F8,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI2_SIMO",0x00FA,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI2_SOMI",0x00FC,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_MCSPI2_CLK",0x00FE,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_MCSPI2_NCS1",0x0100,       OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_6",0x0102,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_HS",0x0104,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_VS",0x0106,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_XCLK",0x0108,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D0",0x010A,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_D1",0x010C,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_D2",0x010E,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_D3",0x0110,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_D4",0x0112,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_D5",0x0114,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_D6",0x0116,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_D7",0x0118,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_CAM_PCLK",0x011A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPIO_7",0x011C,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_8",0x011E,            OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPIO_9",0x0120,            OMAPW3G_MUX_MODE0| OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_10",0x0122,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPIO_11",0x0124,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPIO_12",0x0126,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HSMMC1_CLK",0x0128,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_CMD",0x012A,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT0",0x012C,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT1",0x012E,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT2",0x0130,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT3",0x0132,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HSMMC2_CLK",0x0134,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_CMD",0x0136,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_DAT0",0x0138,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_DAT1",0x013A,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_DAT2",0x013C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_DAT3",0x013E,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_13",0x0140,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_14",0x0142,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPIO_15",0x0144,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_16",0x0146,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_MCBSP2_DR",0x0148,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_MCBSP2_DX",0x014A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP2_CLKX",0x014C,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_MCBSP2_FSX",0x014E,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_UART2_CTS",0x0150,         OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_INPUT | OMAPW3G_PIN_OFF_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_UART2_RTS",0x0152,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART2_RX",0x0154,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_UART2_TX",0x0156,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_17",0x0158,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_UART3_CTS_RCTX",0x015A,    OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_UART3_RTS_SD",0x015C,      OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART3_RX_IRRX",0x015E,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_UART3_TX_IRTX",0x0160,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_18",0x0162,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_19",0x0164,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPIO_20",0x0166,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_MCBSP1_DR",0x0168,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_MCBSP1_DX",0x016A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP1_CLKX",0x016C,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_MCBSP1_FSX",0x016E,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPIO_21",0x0170,           OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SR_SCL",0x0172,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SR_SDA",0x0174,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HSUSB_CLK",0x0176,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_STP",0x0178,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DIR",0x017A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_NXT",0x017C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA0",0x017E,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA1",0x0180,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA2",0x0182,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA3",0x0184,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA4",0x0186,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA5",0x0188,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA6",0x018A,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA7",0x018C,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_I2CHS_SCL",0x018E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_I2CHS_SDA",0x0190,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_GPIO_22",0x0192,           OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_GPIO_23",0x0194,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_24",0x0196,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_25",0x0198,           OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_HDQ_SIO",0x019A,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_MCSPI1_CLK",0x019C,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI1_SIMO",0x019E,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI1_SOMI",0x01A0,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI1_NCS0",0x01A2,       OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI1_NCS1",0x01A4,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI1_NCS2",0x01A6,       OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_32K",0x01A8,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SYS_BOOT0",0x01AA,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_BOOT1",0x01AC,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_BOOT2",0x01AE,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_BOOT3",0x01B0,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_BOOT4",0x01B2,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_PANIC",0x01B4,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_CLKREQ",0x01B6,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_M3G_CLKSRC_EN",0x01B8,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_CLKOUT1",0x01BA,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_CLKOUT2",0x01BC,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_NIRQ",0x01BE,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SYS_NPWRDOWN",0x01C0,      OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DMTIMER1_PWM_EVT",0x01C2,  OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_JTAG_EMU0",0x01C4,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_JTAG_EMU1",0x01C6,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_GPIO_79",0x01C8,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_81",0x01CA,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_CLK",0x01CC,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD0",0x01CE,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD1",0x01D0,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD2",0x01D2,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD3",0x01D4,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_0",0x01D6,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_R_1",0x01D8,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_R_2",0x01DA,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_R_3",0x01DC,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_R_4",0x01DE,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_R_5",0x01E0,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_R_6",0x01E2,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_R_7",0x01E4,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_KBD_C_0",0x01E6,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_1",0x01E8,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_2",0x01EA,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_3",0x01EC,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_4",0x01EE,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_5",0x01F0,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_6",0x01F2,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_7",0x01F4,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_USIM_IO",0x01F6,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_USIM_CLK",0x01F8,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_USIM_PWRCTRL",0x01FA,      OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_USIM_RST",0x01FC,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_USIM_CD",0x01FE,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_ICUSB_DP",0x0200,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_ICUSB_DM",0x0202,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_88",0x0204,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SYS_CLK",0x0206,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SYS_NRESPWRON",0x0208,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_SYS_NRESWARM",0x020A,      OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_D2D_ARMNIRQ",0x020C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_UMAFIQ",0x020E,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD9",0x0210,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD8",0x0212,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD7",0x0214,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD3",0x0216,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD2",0x0218,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_IDLEREQ",0x021A,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_IDLEACK",0x021C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_JTAG_NTRST",0x021E,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_JTAG_TDI",0x0220,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_JTAG_TDO",0x0222,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_JTAG_TMS",0x0224,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_JTAG_TCK",0x0226,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_JTAG_RTCK",0x0228,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MSTDBY",0x022A,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_SWAKEUP",0x022C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_SBUSFLAG",0x022E,      OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DRF_SYS_CLK",0x0230,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_DRF_TX",0x0232,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DRF_TXN",0x0234,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DRF_RX",0x0236,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_DRF_RXN",0x0238,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT)
MUX_CFG_W3G("W3G_GPIO_89",0x023A,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_TEST_IFORCE",0x023C,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_TEST_VSENSE",0x023E,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_TEST_TME",0x0240,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_USIM_PBIAS",0x0242,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_PBIAS",0x0244,      OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_BG_TESTOUT",0x0246,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
#else /* else LTE */
MUX_CFG_W3G("W3G_SDRC_D0",0x0000,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D1",0x0002,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D2",0x0004,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D3",0x0006,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D4",0x0008,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D5",0x000A,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D6",0x000C,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D7",0x000E,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D8",0x0010,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D9",0x0012,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D10",0x0014,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D11",0x0016,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D12",0x0018,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D13",0x001A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D14",0x001C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D15",0x001E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D16",0x0020,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D17",0x0022,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D18",0x0024,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D19",0x0026,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D20",0x0028,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D21",0x002A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D22",0x002C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D23",0x002E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D24",0x0030,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D25",0x0032,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D26",0x0034,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D27",0x0036,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D28",0x0038,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D29",0x003A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D30",0x003C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_D31",0x003E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_BA0",0x0040,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_BA1",0x0042,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A0",0x0044,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A1",0x0046,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A2",0x0048,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A3",0x004A,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A4",0x004C,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A5",0x004E,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A6",0x0050,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A7",0x0052,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A8",0x0054,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A9",0x0056,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A10",0x0058,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A11",0x005A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A12",0x005C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A13",0x005E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_A14",0x0060,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_NCS0",0x0062,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_NCS1",0x0064,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_CLK",0x0066,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_NCLK",0x0068,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_CKE0",0x006A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_CKE1",0x006C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SDRC_NRAS",0x006E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_NCAS",0x0070,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_NWE",0x0072,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DM0",0x0074,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DM1",0x0076,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DM2",0x0078,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DM3",0x007A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DQS0",0x007C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DQS1",0x007E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DQS2",0x0080,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SDRC_DQS3",0x0082,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD0",0x0084,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD1",0x0086,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD2",0x0088,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD3",0x008A,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD4",0x008C,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD5",0x008E,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD6",0x0090,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD7",0x0092,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD8",0x0094,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD9",0x0096,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD10",0x0098,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD11",0x009A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD12",0x009C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD13",0x009E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD14",0x00A0,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD15",0x00A2,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD16",0x00A4,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD17",0x00A6,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD18",0x00A8,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD19",0x00AA,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD20",0x00AC,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD21",0x00AE,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD22",0x00B0,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD23",0x00B2,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD24",0x00B4,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_AD25",0x00B6,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NCS0",0x00B8,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NCS1",0x00BA,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NCS2",0x00BC,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_CLK",0x00BE,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NADV_ALE",0x00C0,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NOE",0x00C2,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NWE",0x00C4,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NBE0_CLE",0x00C6,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPMC_NBE1",0x00C8,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPMC_WAIT",0x00CA,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_DSS_PCLK",0x00CC,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_HSYNC",0x00CE,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_VSYNC",0x00D0,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_ACBIAS",0x00D2,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA0",0x00D4,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA1",0x00D6,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA2",0x00D8,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA3",0x00DA,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA4",0x00DC,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA5",0x00DE,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA6",0x00E0,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA7",0x00E2,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA8",0x00E4,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA9",0x00E6,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA10",0x00E8,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA11",0x00EA,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA12",0x00EC,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA13",0x00EE,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA14",0x00F0,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA15",0x00F2,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA16",0x00F4,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DSS_DATA17",0x00F6,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI2_NCS0",0x00F8,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI2_SIMO",0x00FA,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI2_SOMI",0x00FC,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI2_CLK",0x00FE,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI2_NCS1",0x0100,       OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPIO_6",0x0102,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_HS",0x0104,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_VS",0x0106,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_XCLK",0x0108,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D0",0x010A,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D1",0x010C,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D2",0x010E,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D3",0x0110,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D4",0x0112,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D5",0x0114,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D6",0x0116,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_D7",0x0118,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_CAM_PCLK",0x011A,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_7",0x011C,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_8",0x011E,            OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_9",0x0120,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_10",0x0122,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPIO_11",0x0124,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP | OMAPW3G_PIN_OFF_WAKEUPENABLE)
MUX_CFG_W3G("W3G_GPIO_12",0x0126,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_CLK",0x0128,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_CMD",0x012A,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT0",0x012C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT1",0x012E,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT2",0x0130,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_DAT3",0x0132,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_CLK",0x0134,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_CMD",0x0136,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_DAT0",0x0138,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_DAT1",0x013A,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#ifndef CONFIG_MACH_W3G_LTE_DATACARD
MUX_CFG_W3G("W3G_HSMMC2_DAT2",0x013C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC2_DAT3",0x013E,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#endif

MUX_CFG_W3G("W3G_GPIO_13",0x0140,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_14",0x0142,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_15",0x0144,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_16",0x0146,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP | OMAPW3G_PIN_OFF_WAKEUPENABLE)
MUX_CFG_W3G("W3G_MCBSP2_DR",0x0148,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP2_DX",0x014A,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP2_CLKX",0x014C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP2_FSX",0x014E,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART2_CTS",0x0150,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART2_RTS",0x0152,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART2_RX",0x0154,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART2_TX",0x0156,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_17",0x0158,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART3_CTS_RCTX",0x015A,    OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART3_RTS_SD",0x015C,      OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_UART3_RX_IRRX",0x015E,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_UART3_TX_IRTX",0x0160,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_18",0x0162,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_19",0x0164,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_20",0x0166,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP1_DR",0x0168,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP1_DX",0x016A,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCBSP1_CLKX",0x016C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#ifndef CONFIG_MACH_W3G_LTE_DATACARD
MUX_CFG_W3G("W3G_MCBSP1_FSX",0x016E,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#endif

MUX_CFG_W3G("W3G_GPIO_21",0x0170,           OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SR_SCL",0x0172,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SR_SDA",0x0174,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_CLK",0x0176,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_STP",0x0178,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DIR",0x017A,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_NXT",0x017C,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA0",0x017E,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA1",0x0180,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA2",0x0182,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA3",0x0184,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA4",0x0186,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA5",0x0188,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA6",0x018A,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HSUSB_DATA7",0x018C,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_I2CHS_SCL",0x018E,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_I2CHS_SDA",0x0190,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPIO_22",0x0192,           OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_23",0x0194,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_24",0x0196,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_25",0x0198,           OMAPW3G_MUX_MODE1 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_HDQ_SIO",0x019A,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI1_CLK",0x019C,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_MCSPI1_SIMO",0x019E,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_MCSPI1_SOMI",0x01A0,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_MCSPI1_NCS0",0x01A2,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_MCSPI1_NCS1",0x01A4,       OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_MCSPI1_NCS2",0x01A6,       OMAPW3G_MUX_MODE2 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_32K",0x01A8,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SYS_BOOT0",0x01AA,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SYS_BOOT1",0x01AC,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SYS_BOOT2",0x01AE,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SYS_BOOT3",0x01B0,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SYS_BOOT4",0x01B2,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
#ifndef CONFIG_MACH_W3G_LTE_DATACARD
MUX_CFG_W3G("W3G_SYS_PANIC",0x01B4,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#endif

MUX_CFG_W3G("W3G_SYS_CLKREQ",0x01B6,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_M3G_CLKSRC_EN",0x01B8,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_CLKOUT1",0x01BA,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_CLKOUT2",0x01BC,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_NIRQ",0x01BE,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SYS_NPWRDOWN",0x01C0,      OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#ifdef CONFIG_MACH_W3G_LTE_DATACARD
MUX_CFG_W3G("W3G_DMTIMER1_PWM_EVT",0x01C2,  OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#endif

MUX_CFG_W3G("W3G_JTAG_EMU0",0x01C4,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_JTAG_EMU1",0x01C6,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
#ifndef CONFIG_MACH_W3G_LTE_DATACARD
MUX_CFG_W3G("W3G_GPIO_79",0x01C8,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_81",0x01CA,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#endif

MUX_CFG_W3G("W3G_STM_CLK",0x01CC,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD0",0x01CE,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD1",0x01D0,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD2",0x01D2,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_STM_TXD3",0x01D4,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_0",0x01D6,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_1",0x01D8,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_2",0x01DA,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_3",0x01DC,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_4",0x01DE,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_5",0x01E0,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_6",0x01E2,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_R_7",0x01E4,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_0",0x01E6,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_1",0x01E8,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_2",0x01EA,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_3",0x01EC,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_4",0x01EE,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_5",0x01F0,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_6",0x01F2,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_KBD_C_7",0x01F4,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_USIM_IO",0x01F6,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_USIM_CLK",0x01F8,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_USIM_PWRCTRL",0x01FA,      OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_USIM_RST",0x01FC,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_USIM_CD",0x01FE,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_ICUSB_DP",0x0200,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_ICUSB_DM",0x0202,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_GPIO_88",0x0204,           OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_SYS_CLK",0x0206,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_SYS_NRESPWRON",0x0208,     OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_SYS_NRESWARM",0x020A,      OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_D2D_ARMNIRQ",0x020C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_UMAFIQ",0x020E,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD9",0x0210,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD8",0x0212,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD7",0x0214,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD3",0x0216,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MCAD2",0x0218,         OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_IDLEREQ",0x021A,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_IDLEACK",0x021C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_JTAG_NTRST",0x021E,        OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLUP)
MUX_CFG_W3G("W3G_JTAG_TDI",0x0220,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_JTAG_TDO",0x0222,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_JTAG_TMS",0x0224,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_JTAG_TCK",0x0226,          OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_JTAG_RTCK",0x0228,         OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_MSTDBY",0x022A,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_SWAKEUP",0x022C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_D2D_SBUSFLAG",0x022E,      OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DRF_SYS_CLK",0x0230,       OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_DRF_TX",0x0232,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DRF_TXN",0x0234,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_DRF_RX",0x0236,            OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_DRF_RXN",0x0238,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_INPUT_PULLDOWN)
MUX_CFG_W3G("W3G_GPIO_89",0x023A,           OMAPW3G_MUX_MODE0 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_TEST_IFORCE",0x023C,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_TEST_VSENSE",0x023E,       OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_TEST_TME",0x0240,          OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_USIM_PBIAS",0x0242,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_HSMMC1_PBIAS",0x0244,      OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
MUX_CFG_W3G("W3G_BG_TESTOUT",0x0246,        OMAPW3G_MUX_MODE3 | OMAPW3G_PIN_OUTPUT)
#endif //CONFIG_MACH_W3G_LTE_DATACARD


};

#define OMAPW3G_PINS_SZ	ARRAY_SIZE(omapw3g_pins)

#else
#define omapw3g_pins		NULL
#define OMAPW3G_PINS_SZ		0

static struct pin_config __initdata_or_module omap24xx_pins[] = {
/*
 *	description			mux	mux	pull	pull	debug
 *					offset	mode	ena	type
 */

/* 24xx I2C */
MUX_CFG_24XX("M19_24XX_I2C1_SCL",	0x111,	0,	0,	0,	1)
MUX_CFG_24XX("L15_24XX_I2C1_SDA",	0x112,	0,	0,	0,	1)
MUX_CFG_24XX("J15_24XX_I2C2_SCL",	0x113,	0,	0,	1,	1)
MUX_CFG_24XX("H19_24XX_I2C2_SDA",	0x114,	0,	0,	0,	1)

/* Menelaus interrupt */
MUX_CFG_24XX("W19_24XX_SYS_NIRQ",	0x12c,	0,	1,	1,	1)

/* 24xx clocks */
MUX_CFG_24XX("W14_24XX_SYS_CLKOUT",	0x137,	0,	1,	1,	1)

/* 24xx GPMC chipselects, wait pin monitoring */
MUX_CFG_24XX("E2_GPMC_NCS2",		0x08e,	0,	1,	1,	1)
MUX_CFG_24XX("L2_GPMC_NCS7",		0x093,	0,	1,	1,	1)
MUX_CFG_24XX("L3_GPMC_WAIT0",		0x09a,	0,	1,	1,	1)
MUX_CFG_24XX("N7_GPMC_WAIT1",		0x09b,	0,	1,	1,	1)
MUX_CFG_24XX("M1_GPMC_WAIT2",		0x09c,	0,	1,	1,	1)
MUX_CFG_24XX("P1_GPMC_WAIT3",		0x09d,	0,	1,	1,	1)

/* 24xx McBSP */
MUX_CFG_24XX("Y15_24XX_MCBSP2_CLKX",	0x124,	1,	1,	0,	1)
MUX_CFG_24XX("R14_24XX_MCBSP2_FSX",	0x125,	1,	1,	0,	1)
MUX_CFG_24XX("W15_24XX_MCBSP2_DR",	0x126,	1,	1,	0,	1)
MUX_CFG_24XX("V15_24XX_MCBSP2_DX",	0x127,	1,	1,	0,	1)

/* 24xx GPIO */
MUX_CFG_24XX("M21_242X_GPIO11",		0x0c9,	3,	1,	1,	1)
MUX_CFG_24XX("P21_242X_GPIO12",		0x0ca,	3,	0,	0,	1)
MUX_CFG_24XX("AA10_242X_GPIO13",	0x0e5,	3,	0,	0,	1)
MUX_CFG_24XX("AA6_242X_GPIO14",		0x0e6,	3,	0,	0,	1)
MUX_CFG_24XX("AA4_242X_GPIO15",		0x0e7,	3,	0,	0,	1)
MUX_CFG_24XX("Y11_242X_GPIO16",		0x0e8,	3,	0,	0,	1)
MUX_CFG_24XX("AA12_242X_GPIO17",	0x0e9,	3,	0,	0,	1)
MUX_CFG_24XX("AA8_242X_GPIO58",		0x0ea,	3,	0,	0,	1)
MUX_CFG_24XX("Y20_24XX_GPIO60",		0x12c,	3,	0,	0,	1)
MUX_CFG_24XX("W4__24XX_GPIO74",		0x0f2,	3,	0,	0,	1)
MUX_CFG_24XX("N15_24XX_GPIO85",		0x103,	3,	0,	0,	1)
MUX_CFG_24XX("M15_24XX_GPIO92",		0x10a,	3,	0,	0,	1)
MUX_CFG_24XX("P20_24XX_GPIO93",		0x10b,	3,	0,	0,	1)
MUX_CFG_24XX("P18_24XX_GPIO95",		0x10d,	3,	0,	0,	1)
MUX_CFG_24XX("M18_24XX_GPIO96",		0x10e,	3,	0,	0,	1)
MUX_CFG_24XX("L14_24XX_GPIO97",		0x10f,	3,	0,	0,	1)
MUX_CFG_24XX("J15_24XX_GPIO99",		0x113,	3,	1,	1,	1)
MUX_CFG_24XX("V14_24XX_GPIO117",	0x128,	3,	1,	0,	1)
MUX_CFG_24XX("P14_24XX_GPIO125",	0x140,	3,	1,	1,	1)

/* 242x DBG GPIO */
MUX_CFG_24XX("V4_242X_GPIO49",		0xd3,	3,	0,	0,	1)
MUX_CFG_24XX("W2_242X_GPIO50",		0xd4,	3,	0,	0,	1)
MUX_CFG_24XX("U4_242X_GPIO51",		0xd5,	3,	0,	0,	1)
MUX_CFG_24XX("V3_242X_GPIO52",		0xd6,	3,	0,	0,	1)
MUX_CFG_24XX("V2_242X_GPIO53",		0xd7,	3,	0,	0,	1)
MUX_CFG_24XX("V6_242X_GPIO53",		0xcf,	3,	0,	0,	1)
MUX_CFG_24XX("T4_242X_GPIO54",		0xd8,	3,	0,	0,	1)
MUX_CFG_24XX("Y4_242X_GPIO54",		0xd0,	3,	0,	0,	1)
MUX_CFG_24XX("T3_242X_GPIO55",		0xd9,	3,	0,	0,	1)
MUX_CFG_24XX("U2_242X_GPIO56",		0xda,	3,	0,	0,	1)

/* 24xx external DMA requests */
MUX_CFG_24XX("AA10_242X_DMAREQ0",	0x0e5,	2,	0,	0,	1)
MUX_CFG_24XX("AA6_242X_DMAREQ1",	0x0e6,	2,	0,	0,	1)
MUX_CFG_24XX("E4_242X_DMAREQ2",		0x074,	2,	0,	0,	1)
MUX_CFG_24XX("G4_242X_DMAREQ3",		0x073,	2,	0,	0,	1)
MUX_CFG_24XX("D3_242X_DMAREQ4",		0x072,	2,	0,	0,	1)
MUX_CFG_24XX("E3_242X_DMAREQ5",		0x071,	2,	0,	0,	1)

/* UART3 */
MUX_CFG_24XX("K15_24XX_UART3_TX",	0x118,	0,	0,	0,	1)
MUX_CFG_24XX("K14_24XX_UART3_RX",	0x119,	0,	0,	0,	1)

/* MMC/SDIO */
MUX_CFG_24XX("G19_24XX_MMC_CLKO",	0x0f3,	0,	0,	0,	1)
MUX_CFG_24XX("H18_24XX_MMC_CMD",	0x0f4,	0,	0,	0,	1)
MUX_CFG_24XX("F20_24XX_MMC_DAT0",	0x0f5,	0,	0,	0,	1)
MUX_CFG_24XX("H14_24XX_MMC_DAT1",	0x0f6,	0,	0,	0,	1)
MUX_CFG_24XX("E19_24XX_MMC_DAT2",	0x0f7,	0,	0,	0,	1)
MUX_CFG_24XX("D19_24XX_MMC_DAT3",	0x0f8,	0,	0,	0,	1)
MUX_CFG_24XX("F19_24XX_MMC_DAT_DIR0",	0x0f9,	0,	0,	0,	1)
MUX_CFG_24XX("E20_24XX_MMC_DAT_DIR1",	0x0fa,	0,	0,	0,	1)
MUX_CFG_24XX("F18_24XX_MMC_DAT_DIR2",	0x0fb,	0,	0,	0,	1)
MUX_CFG_24XX("E18_24XX_MMC_DAT_DIR3",	0x0fc,	0,	0,	0,	1)
MUX_CFG_24XX("G18_24XX_MMC_CMD_DIR",	0x0fd,	0,	0,	0,	1)
MUX_CFG_24XX("H15_24XX_MMC_CLKI",	0x0fe,	0,	0,	0,	1)

/* Full speed USB */
MUX_CFG_24XX("J20_24XX_USB0_PUEN",	0x11d,	0,	0,	0,	1)
MUX_CFG_24XX("J19_24XX_USB0_VP",	0x11e,	0,	0,	0,	1)
MUX_CFG_24XX("K20_24XX_USB0_VM",	0x11f,	0,	0,	0,	1)
MUX_CFG_24XX("J18_24XX_USB0_RCV",	0x120,	0,	0,	0,	1)
MUX_CFG_24XX("K19_24XX_USB0_TXEN",	0x121,	0,	0,	0,	1)
MUX_CFG_24XX("J14_24XX_USB0_SE0",	0x122,	0,	0,	0,	1)
MUX_CFG_24XX("K18_24XX_USB0_DAT",	0x123,	0,	0,	0,	1)

MUX_CFG_24XX("N14_24XX_USB1_SE0",	0x0ed,	2,	0,	0,	1)
MUX_CFG_24XX("W12_24XX_USB1_SE0",	0x0dd,	3,	0,	0,	1)
MUX_CFG_24XX("P15_24XX_USB1_DAT",	0x0ee,	2,	0,	0,	1)
MUX_CFG_24XX("R13_24XX_USB1_DAT",	0x0e0,	3,	0,	0,	1)
MUX_CFG_24XX("W20_24XX_USB1_TXEN",	0x0ec,	2,	0,	0,	1)
MUX_CFG_24XX("P13_24XX_USB1_TXEN",	0x0df,	3,	0,	0,	1)
MUX_CFG_24XX("V19_24XX_USB1_RCV",	0x0eb,	2,	0,	0,	1)
MUX_CFG_24XX("V12_24XX_USB1_RCV",	0x0de,	3,	0,	0,	1)

MUX_CFG_24XX("AA10_24XX_USB2_SE0",	0x0e5,	2,	0,	0,	1)
MUX_CFG_24XX("Y11_24XX_USB2_DAT",	0x0e8,	2,	0,	0,	1)
MUX_CFG_24XX("AA12_24XX_USB2_TXEN",	0x0e9,	2,	0,	0,	1)
MUX_CFG_24XX("AA6_24XX_USB2_RCV",	0x0e6,	2,	0,	0,	1)
MUX_CFG_24XX("AA4_24XX_USB2_TLLSE0",	0x0e7,	2,	0,	0,	1)

/* Keypad GPIO*/
MUX_CFG_24XX("T19_24XX_KBR0",		0x106,	3,	1,	1,	1)
MUX_CFG_24XX("R19_24XX_KBR1",		0x107,	3,	1,	1,	1)
MUX_CFG_24XX("V18_24XX_KBR2",		0x139,	3,	1,	1,	1)
MUX_CFG_24XX("M21_24XX_KBR3",		0xc9,	3,	1,	1,	1)
MUX_CFG_24XX("E5__24XX_KBR4",		0x138,	3,	1,	1,	1)
MUX_CFG_24XX("M18_24XX_KBR5",		0x10e,	3,	1,	1,	1)
MUX_CFG_24XX("R20_24XX_KBC0",		0x108,	3,	0,	0,	1)
MUX_CFG_24XX("M14_24XX_KBC1",		0x109,	3,	0,	0,	1)
MUX_CFG_24XX("H19_24XX_KBC2",		0x114,	3,	0,	0,	1)
MUX_CFG_24XX("V17_24XX_KBC3",		0x135,	3,	0,	0,	1)
MUX_CFG_24XX("P21_24XX_KBC4",		0xca,	3,	0,	0,	1)
MUX_CFG_24XX("L14_24XX_KBC5",		0x10f,	3,	0,	0,	1)
MUX_CFG_24XX("N19_24XX_KBC6",		0x110,	3,	0,	0,	1)

/* 24xx Menelaus Keypad GPIO */
MUX_CFG_24XX("B3__24XX_KBR5",		0x30,	3,	1,	1,	1)
MUX_CFG_24XX("AA4_24XX_KBC2",		0xe7,	3,	0,	0,	1)
MUX_CFG_24XX("B13_24XX_KBC6",		0x110,	3,	0,	0,	1)

/* 2430 USB */
MUX_CFG_24XX("AD9_2430_USB0_PUEN",	0x133,	4,	0,	0,	1)
MUX_CFG_24XX("Y11_2430_USB0_VP",	0x134,	4,	0,	0,	1)
MUX_CFG_24XX("AD7_2430_USB0_VM",	0x135,	4,	0,	0,	1)
MUX_CFG_24XX("AE7_2430_USB0_RCV",	0x136,	4,	0,	0,	1)
MUX_CFG_24XX("AD4_2430_USB0_TXEN",	0x137,	4,	0,	0,	1)
MUX_CFG_24XX("AF9_2430_USB0_SE0",	0x138,	4,	0,	0,	1)
MUX_CFG_24XX("AE6_2430_USB0_DAT",	0x139,	4,	0,	0,	1)
MUX_CFG_24XX("AD24_2430_USB1_SE0",	0x107,	2,	0,	0,	1)
MUX_CFG_24XX("AB24_2430_USB1_RCV",	0x108,	2,	0,	0,	1)
MUX_CFG_24XX("Y25_2430_USB1_TXEN",	0x109,	2,	0,	0,	1)
MUX_CFG_24XX("AA26_2430_USB1_DAT",	0x10A,	2,	0,	0,	1)

/* 2430 HS-USB */
MUX_CFG_24XX("AD9_2430_USB0HS_DATA3",	0x133,	0,	0,	0,	1)
MUX_CFG_24XX("Y11_2430_USB0HS_DATA4",	0x134,	0,	0,	0,	1)
MUX_CFG_24XX("AD7_2430_USB0HS_DATA5",	0x135,	0,	0,	0,	1)
MUX_CFG_24XX("AE7_2430_USB0HS_DATA6",	0x136,	0,	0,	0,	1)
MUX_CFG_24XX("AD4_2430_USB0HS_DATA2",	0x137,	0,	0,	0,	1)
MUX_CFG_24XX("AF9_2430_USB0HS_DATA0",	0x138,	0,	0,	0,	1)
MUX_CFG_24XX("AE6_2430_USB0HS_DATA1",	0x139,	0,	0,	0,	1)
MUX_CFG_24XX("AE8_2430_USB0HS_CLK",	0x13A,	0,	0,	0,	1)
MUX_CFG_24XX("AD8_2430_USB0HS_DIR",	0x13B,	0,	0,	0,	1)
MUX_CFG_24XX("AE5_2430_USB0HS_STP",	0x13c,	0,	1,	1,	1)
MUX_CFG_24XX("AE9_2430_USB0HS_NXT",	0x13D,	0,	0,	0,	1)
MUX_CFG_24XX("AC7_2430_USB0HS_DATA7",	0x13E,	0,	0,	0,	1)

/* 2430 McBSP */
MUX_CFG_24XX("AD6_2430_MCBSP_CLKS",	0x011E,	0,	0,	0,	1)

MUX_CFG_24XX("AB2_2430_MCBSP1_CLKR",	0x011A,	0,	0,	0,	1)
MUX_CFG_24XX("AD5_2430_MCBSP1_FSR",	0x011B,	0,	0,	0,	1)
MUX_CFG_24XX("AA1_2430_MCBSP1_DX",	0x011C,	0,	0,	0,	1)
MUX_CFG_24XX("AF3_2430_MCBSP1_DR",	0x011D,	0,	0,	0,	1)
MUX_CFG_24XX("AB3_2430_MCBSP1_FSX",	0x011F,	0,	0,	0,	1)
MUX_CFG_24XX("Y9_2430_MCBSP1_CLKX",	0x0120,	0,	0,	0,	1)

MUX_CFG_24XX("AC10_2430_MCBSP2_FSX",	0x012E,	1,	0,	0,	1)
MUX_CFG_24XX("AD16_2430_MCBSP2_CLX",	0x012F,	1,	0,	0,	1)
MUX_CFG_24XX("AE13_2430_MCBSP2_DX",	0x0130,	1,	0,	0,	1)
MUX_CFG_24XX("AD13_2430_MCBSP2_DR",	0x0131,	1,	0,	0,	1)
MUX_CFG_24XX("AC10_2430_MCBSP2_FSX_OFF",0x012E,	0,	0,	0,	1)
MUX_CFG_24XX("AD16_2430_MCBSP2_CLX_OFF",0x012F,	0,	0,	0,	1)
MUX_CFG_24XX("AE13_2430_MCBSP2_DX_OFF",	0x0130,	0,	0,	0,	1)
MUX_CFG_24XX("AD13_2430_MCBSP2_DR_OFF",	0x0131,	0,	0,	0,	1)

MUX_CFG_24XX("AC9_2430_MCBSP3_CLKX",	0x0103,	0,	0,	0,	1)
MUX_CFG_24XX("AE4_2430_MCBSP3_FSX",	0x0104,	0,	0,	0,	1)
MUX_CFG_24XX("AE2_2430_MCBSP3_DR",	0x0105,	0,	0,	0,	1)
MUX_CFG_24XX("AF4_2430_MCBSP3_DX",	0x0106,	0,	0,	0,	1)

MUX_CFG_24XX("N3_2430_MCBSP4_CLKX",	0x010B,	1,	0,	0,	1)
MUX_CFG_24XX("AD23_2430_MCBSP4_DR",	0x010C,	1,	0,	0,	1)
MUX_CFG_24XX("AB25_2430_MCBSP4_DX",	0x010D,	1,	0,	0,	1)
MUX_CFG_24XX("AC25_2430_MCBSP4_FSX",	0x010E,	1,	0,	0,	1)

MUX_CFG_24XX("AE16_2430_MCBSP5_CLKX",	0x00ED,	1,	0,	0,	1)
MUX_CFG_24XX("AF12_2430_MCBSP5_FSX",	0x00ED,	1,	0,	0,	1)
MUX_CFG_24XX("K7_2430_MCBSP5_DX",	0x00EF,	1,	0,	0,	1)
MUX_CFG_24XX("M1_2430_MCBSP5_DR",	0x00F0,	1,	0,	0,	1)

/* 2430 MCSPI1 */
MUX_CFG_24XX("Y18_2430_MCSPI1_CLK",	0x010F,	0,	0,	0,	1)
MUX_CFG_24XX("AD15_2430_MCSPI1_SIMO",	0x0110,	0,	0,	0,	1)
MUX_CFG_24XX("AE17_2430_MCSPI1_SOMI",	0x0111,	0,	0,	0,	1)
MUX_CFG_24XX("U1_2430_MCSPI1_CS0",	0x0112,	0,	0,	0,	1)

/* Touchscreen GPIO */
MUX_CFG_24XX("AF19_2430_GPIO_85",	0x0113,	3,	0,	0,	1)

};

#define OMAP24XX_PINS_SZ	ARRAY_SIZE(omap24xx_pins)
#endif
#else
#define omap24xx_pins		NULL
#define OMAP24XX_PINS_SZ	0
#endif	/* CONFIG_ARCH_OMAP24XX */

#ifdef CONFIG_ARCH_OMAP34XX
static struct pin_config __initdata_or_module omap34xx_pins[] = {
/*
 *		Name, reg-offset,
 *		mux-mode | [active-mode | off-mode]
 */

/* 34xx I2C */
MUX_CFG_34XX("K21_34XX_I2C1_SCL", 0x1ba,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("J21_34XX_I2C1_SDA", 0x1bc,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AF15_34XX_I2C2_SCL", 0x1be,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AE15_34XX_I2C2_SDA", 0x1c0,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AF14_34XX_I2C3_SCL", 0x1c2,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AG14_34XX_I2C3_SDA", 0x1c4,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AD26_34XX_I2C4_SCL", 0xa00,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AE26_34XX_I2C4_SDA", 0xa02,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)

/* PHY - HSUSB: 12-pin ULPI PHY: Port 1*/
MUX_CFG_34XX("Y8_3430_USB1HS_PHY_CLK", 0x5da,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("Y9_3430_USB1HS_PHY_STP", 0x5d8,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AA14_3430_USB1HS_PHY_DIR", 0x5ec,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AA11_3430_USB1HS_PHY_NXT", 0x5ee,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W13_3430_USB1HS_PHY_D0", 0x5dc,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W12_3430_USB1HS_PHY_D1", 0x5de,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W11_3430_USB1HS_PHY_D2", 0x5e0,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y11_3430_USB1HS_PHY_D3", 0x5ea,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W9_3430_USB1HS_PHY_D4", 0x5e4,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y12_3430_USB1HS_PHY_D5", 0x5e6,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W8_3430_USB1HS_PHY_D6", 0x5e8,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y13_3430_USB1HS_PHY_D7", 0x5e2,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)

/* PHY - HSUSB: 12-pin ULPI PHY: Port 2*/
MUX_CFG_34XX("AA8_3430_USB2HS_PHY_CLK", 0x5f0,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AA10_3430_USB2HS_PHY_STP", 0x5f2,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AA9_3430_USB2HS_PHY_DIR", 0x5f4,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB11_3430_USB2HS_PHY_NXT", 0x5f6,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB10_3430_USB2HS_PHY_D0", 0x5f8,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB9_3430_USB2HS_PHY_D1", 0x5fa,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W3_3430_USB2HS_PHY_D2", 0x1d4,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T4_3430_USB2HS_PHY_D3", 0x1de,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T3_3430_USB2HS_PHY_D4", 0x1d8,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("R3_3430_USB2HS_PHY_D5", 0x1da,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("R4_3430_USB2HS_PHY_D6", 0x1dc,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T2_3430_USB2HS_PHY_D7", 0x1d6,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLDOWN)

/* TLL - HSUSB: 12-pin TLL Port 1*/
MUX_CFG_34XX("Y8_3430_USB1HS_TLL_CLK", 0x5da,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y9_3430_USB1HS_TLL_STP", 0x5d8,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AA14_3430_USB1HS_TLL_DIR", 0x5ec,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AA11_3430_USB1HS_TLL_NXT", 0x5ee,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W13_3430_USB1HS_TLL_D0", 0x5dc,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W12_3430_USB1HS_TLL_D1", 0x5de,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W11_3430_USB1HS_TLL_D2", 0x5e0,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y11_3430_USB1HS_TLL_D3", 0x5ea,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W9_3430_USB1HS_TLL_D4", 0x5e4,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y12_3430_USB1HS_TLL_D5", 0x5e6,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W8_3430_USB1HS_TLL_D6", 0x5e8,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y13_3430_USB1HS_TLL_D7", 0x5e2,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)

/* TLL - HSUSB: 12-pin TLL Port 2*/
MUX_CFG_34XX("AA8_3430_USB2HS_TLL_CLK", 0x5f0,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AA10_3430_USB2HS_TLL_STP", 0x5f2,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AA9_3430_USB2HS_TLL_DIR", 0x5f4,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB11_3430_USB2HS_TLL_NXT", 0x5f6,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB10_3430_USB2HS_TLL_D0", 0x5f8,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB9_3430_USB2HS_TLL_D1", 0x5fa,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W3_3430_USB2HS_TLL_D2", 0x1d4,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T4_3430_USB2HS_TLL_D3", 0x1de,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T3_3430_USB2HS_TLL_D4", 0x1d8,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("R3_3430_USB2HS_TLL_D5", 0x1da,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("R4_3430_USB2HS_TLL_D6", 0x1dc,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T2_3430_USB2HS_TLL_D7", 0x1d6,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)

/* TLL - HSUSB: 12-pin TLL Port 3*/
MUX_CFG_34XX("AA6_3430_USB3HS_TLL_CLK", 0x180,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB3_3430_USB3HS_TLL_STP", 0x166,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AA3_3430_USB3HS_TLL_DIR", 0x168,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y3_3430_USB3HS_TLL_NXT", 0x16a,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AA5_3430_USB3HS_TLL_D0", 0x186,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y4_3430_USB3HS_TLL_D1", 0x184,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y5_3430_USB3HS_TLL_D2", 0x188,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W5_3430_USB3HS_TLL_D3", 0x18a,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB12_3430_USB3HS_TLL_D4", 0x16c,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB13_3430_USB3HS_TLL_D5", 0x16e,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AA13_3430_USB3HS_TLL_D6", 0x170,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AA12_3430_USB3HS_TLL_D7", 0x172,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)

/* PHY FSUSB: FS Serial for Port 1 (multiple PHY modes supported) */
MUX_CFG_34XX("AF10_3430_USB1FS_PHY_MM1_RXDP", 0x5d8,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AG9_3430_USB1FS_PHY_MM1_RXDM", 0x5ee,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W13_3430_USB1FS_PHY_MM1_RXRCV", 0x5dc,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W12_3430_USB1FS_PHY_MM1_TXSE0", 0x5de,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W11_3430_USB1FS_PHY_MM1_TXDAT", 0x5e0,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("Y11_3430_USB1FS_PHY_MM1_TXEN_N", 0x5ea,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)

/* PHY FSUSB: FS Serial for Port 2 (multiple PHY modes supported) */
MUX_CFG_34XX("AF7_3430_USB2FS_PHY_MM2_RXDP", 0x5f2,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AH7_3430_USB2FS_PHY_MM2_RXDM", 0x5f6,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB10_3430_USB2FS_PHY_MM2_RXRCV", 0x5f8,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AB9_3430_USB2FS_PHY_MM2_TXSE0", 0x5fa,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W3_3430_USB2FS_PHY_MM2_TXDAT", 0x1d4,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T4_3430_USB2FS_PHY_MM2_TXEN_N", 0x1de,
		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)

/* PHY FSUSB: FS Serial for Port 3 (multiple PHY modes supported) */
MUX_CFG_34XX("AH3_3430_USB3FS_PHY_MM3_RXDP", 0x166,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AE3_3430_USB3FS_PHY_MM3_RXDM", 0x16a,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AD1_3430_USB3FS_PHY_MM3_RXRCV", 0x186,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AE1_3430_USB3FS_PHY_MM3_TXSE0", 0x184,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AD2_3430_USB3FS_PHY_MM3_TXDAT", 0x188,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AC1_3430_USB3FS_PHY_MM3_TXEN_N", 0x18a,
		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)

/* 34XX GPIO - bidirectional, unless the name has an "_OUT" suffix.
 * (Always specify PIN_INPUT, except for names suffixed by "_OUT".)
 * No internal pullup/pulldown without "_UP" or "_DOWN" suffix.
 */
MUX_CFG_34XX("AF26_34XX_GPIO0", 0x1e0,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AF21_34XX_GPIO8", 0xa16,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AF22_34XX_GPIO9", 0xa18,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AG25_34XX_GPIO10", 0xa1a,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AB10_34XX_GPIO28_OUT", 0x5f8,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AH8_34XX_GPIO29", 0x5fa,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)

MUX_CFG_34XX("N4_34XX_GPIO34", 0x07a,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("M4_34XX_GPIO35", 0x07c,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("L4_34XX_GPIO36", 0x07e,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("K4_34XX_GPIO37", 0x080,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("T3_34XX_GPIO38", 0x082,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("R3_34XX_GPIO39", 0x084,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("N3_34XX_GPIO40", 0x086,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("M3_34XX_GPIO41", 0x088,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("K3_34XX_GPIO43_OUT", 0x08c,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("V8_34XX_GPIO53_OUT", 0x0b2,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("U8_34XX_GPIO54_OUT", 0x0b4,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("U8_34XX_GPIO54_DOWN", 0x0b4,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T8_34XX_GPIO55", 0x0B6,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("T8_34XX_GPIO55_OUT", 0x0b6,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("R8_34XX_GPIO56_OUT", 0x0b8,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("P8_34XX_GPIO57_OUT", 0x0ba,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("N8_34XX_GPIO58_OUT", 0x0bc,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("T4_34XX_GPIO59_DOWN", 0x0be,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("L8_34XX_GPIO63", 0x0ce,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("L8_34XX_GPIO63_OUT", 0x0ce,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
#ifdef CONFIG_MACH_W3G_LTE_DATACARD
MUX_CFG_34XX("J8_3430_GPIO65", 0x0D2,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
#else
MUX_CFG_34XX("J8_3430_GPIO65", 0x0D2,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
#endif
MUX_CFG_34XX("G25_34XX_GPIO86_OUT", 0x0fc,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AC27_34XX_GPIO92", 0x108,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("A24_34XX_GPIO94", 0x10c,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("C25_34XX_GPIO96", 0x110,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AG17_34XX_GPIO99", 0x116,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AH17_34XX_GPIO100", 0x118,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("B24_34XX_GPIO101", 0x11A,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("B24_34XX_GPIO101_OUT", 0x11A,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("B26_34XX_GPIO111", 0x12e,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AG4_34XX_GPIO134_OUT", 0x160,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AE4_34XX_GPIO136_OUT", 0x164,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AH3_34XX_GPIO137_OUT", 0x166,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AF3_34XX_GPIO138_OUT", 0x168,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AE3_34XX_GPIO139_DOWN", 0x16a,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AF6_34XX_GPIO140_UP", 0x16c,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AE6_34XX_GPIO141_DOWN", 0x16e,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("AF5_34XX_GPIO142", 0x170,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AE5_34XX_GPIO143", 0x172,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AA21_34XX_GPIO157_OUT", 0x18e,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("W21_34XX_GPIO162", 0x198,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("H18_34XX_GPIO163", 0x19a,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("H19_34XX_GPIO164_OUT", 0x19c,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("B23_34XX_GPIO167", 0x130,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("J25_34XX_GPIO170", 0x1c6,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AC3_34XX_GPIO175", 0x1d0,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AB1_34XX_GPIO176_OUT", 0x1d2,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AB2_34XX_GPIO177", 0x1d4,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("W7_34XX_GPIO178_DOWN", 0x1d6,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("T3_34XX_GPIO_179", 0x1d8,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("Y3_34XX_GPIO180", 0x1da,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("Y4_34XX_GPIO181", 0x1dc,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AE22_34XX_GPIO186", 0x1E2,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AE22_34XX_GPIO186_OUT", 0x1E2,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)

/* MMC1 */
MUX_CFG_34XX("N28_3430_MMC1_CLK", 0x144,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("M27_3430_MMC1_CMD", 0x146,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("N27_3430_MMC1_DAT0", 0x148,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("N26_3430_MMC1_DAT1", 0x14a,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("N25_3430_MMC1_DAT2", 0x14c,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("P28_3430_MMC1_DAT3", 0x14e,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("P27_3430_MMC1_DAT4", 0x150,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("P26_3430_MMC1_DAT5", 0x152,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("R27_3430_MMC1_DAT6", 0x154,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("R25_3430_MMC1_DAT7", 0x156,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)

/* MMC2 */
MUX_CFG_34XX("AE2_3430_MMC2_CLK", 0x158,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AG5_3430_MMC2_CMD", 0x15a,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AH5_3430_MMC2_DAT0", 0x15c,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AH4_3430_MMC2_DAT1", 0x15e,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AG4_3430_MMC2_DAT2", 0x160,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AF4_3430_MMC2_DAT3", 0x162,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)

/* MMC3 */
MUX_CFG_34XX("AF10_3430_MMC3_CLK", 0x5d8,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AC3_3430_MMC3_CMD", 0x1d0,
		OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AE11_3430_MMC3_DAT0", 0x5e4,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AH9_3430_MMC3_DAT1", 0x5e6,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AF13_3430_MMC3_DAT2", 0x5e8,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AE13_3430_MMC3_DAT3", 0x5e2,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)

/* UART1 */
MUX_CFG_34XX("AA8_34XX_UART1_TX", 0x17c,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("Y8_34XX_UART1_RX", 0x182,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("AA9_34XX_UART1_RTS", 0x17e,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("W8_34XX_UART1_CTS", 0x180,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_WAKEUPENABLE)

/* McSPI */
MUX_CFG_34XX("AB1_34XX_McSPI1_CS2", 0x1d2,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)

/* DSI */
MUX_CFG_34XX("AG22_34XX_DSI_DX0", 0xdc,
		OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OFF_OUTPUT_LOW)
MUX_CFG_34XX("AH22_34XX_DSI_DY0", 0xde,
		OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OFF_OUTPUT_LOW)
MUX_CFG_34XX("AG23_34XX_DSI_DX1", 0xe0,
		OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OFF_OUTPUT_LOW)
MUX_CFG_34XX("AH23_34XX_DSI_DY1", 0xe2,
		OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OFF_OUTPUT_LOW)
MUX_CFG_34XX("AG24_34XX_DSI_DX2", 0xe4,
		OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OFF_OUTPUT_LOW)
MUX_CFG_34XX("AH24_34XX_DSI_DY2", 0xe6,
		OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OFF_OUTPUT_LOW)

MUX_CFG_34XX("H16_34XX_SDRC_CKE0", 0x262,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("H17_34XX_SDRC_CKE1", 0x264,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)

/* UART2 */
MUX_CFG_34XX("AA25_34XX_UART2_TX", 0x178,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AD25_34XX_UART2_RX", 0x17A,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AB25_34XX_UART2_RTS", 0x176,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AB26_34XX_UART2_CTS", 0x174,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)

/* McBSP */
MUX_CFG_34XX("P21_OMAP34XX_MCBSP2_FSX", 0x13c,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("N21_OMAP34XX_MCBSP2_CLKX", 0x13e,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("R21_OMAP34XX_MCBSP2_DR", 0x140,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("M21_OMAP34XX_MCBSP2_DX", 0x142,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("K26_OMAP34XX_MCBSP3_FSX", 0x196,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("W21_OMAP34XX_MCBSP3_CLKX", 0x198,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("U21_OMAP34XX_MCBSP3_DR", 0x192,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLDOWN)
MUX_CFG_34XX("V21_OMAP34XX_MCBSP3_DX", 0x190,
		OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_OUTPUT)
/* HDQ */
MUX_CFG_34XX("J25_34XX_HDQ_SIO", 0x1c6,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)

/* Camera */
MUX_CFG_34XX("A24_34XX_CAM_HS", 0x10C,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("A23_34XX_CAM_VS", 0x10E,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("C25_34XX_CAM_XCLKA", 0x110,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("C27_34XX_CAM_PCLK", 0x112,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("C23_34XX_CAM_FLD", 0x114,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
MUX_CFG_34XX("AG17_34XX_CAM_D0", 0x116,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
MUX_CFG_34XX("AH17_34XX_CAM_D1", 0x118,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("B24_34XX_CAM_D2", 0x11A,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("C24_34XX_CAM_D3", 0x11C,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("D24_34XX_CAM_D4", 0x11E,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("A25_34XX_CAM_D5", 0x120,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("K28_34XX_CAM_D6", 0x122,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("L28_34XX_CAM_D7", 0x124,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("K27_34XX_CAM_D8", 0x126,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("L27_34XX_CAM_D9", 0x128,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("B25_34XX_CAM_D10", 0x12A,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("C26_34XX_CAM_D11", 0x12C,
		OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("B26_34XX_CAM_XCLKB", 0x12E,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
MUX_CFG_34XX("B23_34XX_CAM_WEN", 0x130,
		OMAP34XX_MUX_MODE2)
MUX_CFG_34XX("D25_34XX_CAM_STROBE", 0x132,
		OMAP34XX_MUX_MODE0)
MUX_CFG_34XX("K8_34XX_GPMC_WAIT2", 0x0D0,
		OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
};

#define OMAP34XX_PINS_SZ	ARRAY_SIZE(omap34xx_pins)

#else
#define omap34xx_pins		NULL
#define OMAP34XX_PINS_SZ	0
#endif	/* CONFIG_ARCH_OMAP34XX */

#if defined(CONFIG_OMAP_MUX_DEBUG) || defined(CONFIG_OMAP_MUX_WARNINGS)
static void __init_or_module omap2_cfg_debug(const struct pin_config *cfg, u16 reg)
{
	u16 orig;
	u8 warn = 0, debug = 0;

	if (cpu_is_omap24xx()) {
		if (cpu_is_omapw3g())
			orig = omap_ctrl_readw(cfg->mux_reg);
		else
			orig = omap_ctrl_readb(cfg->mux_reg);
	} else {
		orig = omap_ctrl_readw(cfg->mux_reg);
	}

#ifdef	CONFIG_OMAP_MUX_DEBUG
	debug = cfg->debug;
#endif
	warn = (orig != reg);
	if (debug || warn)
		printk(KERN_WARNING
			"MUX: setup %s (0x%p): 0x%04x -> 0x%04x\n",
			cfg->name, omap_ctrl_base_get() + cfg->mux_reg,
			orig, reg);
}
#else
#define omap2_cfg_debug(x, y)	do {} while (0)
#endif

#ifdef CONFIG_ARCH_OMAP24XX
#ifdef CONFIG_ARCH_OMAPW3G
static int __init_or_module omapw3g_cfg_reg(const struct pin_config *cfg)
{
	static DEFINE_SPINLOCK(mux_spin_lock);
	unsigned long flags;
	u16 reg = 0;

	spin_lock_irqsave(&mux_spin_lock, flags);
        reg |= cfg->mux_val;
	omap2_cfg_debug(cfg, reg);
	omap_ctrl_writew(reg, cfg->mux_reg + 0x30);
	spin_unlock_irqrestore(&mux_spin_lock, flags);

	return 0;

}
#else
#define omapw3g_cfg_reg 	NULL
static int __init_or_module omap24xx_cfg_reg(const struct pin_config *cfg)
{
	static DEFINE_SPINLOCK(mux_spin_lock);
	unsigned long flags;
	u8 reg = 0;

	spin_lock_irqsave(&mux_spin_lock, flags);
	reg |= cfg->mask & 0x7;
	if (cfg->pull_val)
		reg |= OMAP2_PULL_ENA;
	if (cfg->pu_pd_val)
		reg |= OMAP2_PULL_UP;
	omap2_cfg_debug(cfg, reg);
	omap_ctrl_writeb(reg, cfg->mux_reg);
	spin_unlock_irqrestore(&mux_spin_lock, flags);

	return 0;
}
#endif
#else
#define omap24xx_cfg_reg	NULL
#endif

#ifdef CONFIG_ARCH_OMAP34XX
static int __init_or_module omap34xx_cfg_reg(const struct pin_config *cfg)
{
	static DEFINE_SPINLOCK(mux_spin_lock);
	unsigned long flags;
	u16 reg = 0;

	spin_lock_irqsave(&mux_spin_lock, flags);
	reg |= cfg->mux_val;
	omap2_cfg_debug(cfg, reg);
	omap_ctrl_writew(reg, cfg->mux_reg);
	spin_unlock_irqrestore(&mux_spin_lock, flags);

	return 0;
}
#else
#define omap34xx_cfg_reg	NULL
#endif

int __init omap2_mux_init(void)
{
#ifdef CONFIG_ARCH_OMAPW3G
        if (cpu_is_omapw3g()) {
		arch_mux_cfg.pins	= omapw3g_pins;
		arch_mux_cfg.size	= OMAPW3G_PINS_SZ;
		arch_mux_cfg.cfg_reg	= omapw3g_cfg_reg;
	}
#else
        if (cpu_is_omap24xx()) {
		arch_mux_cfg.pins	= omap24xx_pins;
		arch_mux_cfg.size	= OMAP24XX_PINS_SZ;
		arch_mux_cfg.cfg_reg	= omap24xx_cfg_reg;
	} else if (cpu_is_omap34xx()) {
		arch_mux_cfg.pins	= omap34xx_pins;
		arch_mux_cfg.size	= OMAP34XX_PINS_SZ;
		arch_mux_cfg.cfg_reg	= omap34xx_cfg_reg;
	}
#endif

	return omap_mux_register(&arch_mux_cfg);
}

#endif
