Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 22:10:14 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file obj/post_imp_drc.rpt
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: top_level
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 33
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| DPIP-1   | Warning  | Input pipelining  | 32         |
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP com_sprite_m/farl_x_helper input com_sprite_m/farl_x_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP com_sprite_m/farl_y_helper input com_sprite_m/farl_y_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP com_sprite_m/farr_x_helper input com_sprite_m/farr_x_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP com_sprite_m/farr_y_helper input com_sprite_m/farr_y_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP com_sprite_m/pos_x_321 input com_sprite_m/pos_x_321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP com_sprite_m/pos_x_321 input com_sprite_m/pos_x_321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP com_sprite_m/pos_x_321__0 input com_sprite_m/pos_x_321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP com_sprite_m/pos_x_321__0 input com_sprite_m/pos_x_321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP com_sprite_m/pos_x_321__1 input com_sprite_m/pos_x_321__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP com_sprite_m/pos_x_321__1 input com_sprite_m/pos_x_321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP com_sprite_m/pos_x_321__2 input com_sprite_m/pos_x_321__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP com_sprite_m/pos_y_321 input com_sprite_m/pos_y_321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP com_sprite_m/pos_y_321 input com_sprite_m/pos_y_321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP com_sprite_m/pos_y_321__0 input com_sprite_m/pos_y_321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP com_sprite_m/pos_y_321__0 input com_sprite_m/pos_y_321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP com_sprite_m/pos_y_321__1 input com_sprite_m/pos_y_321__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP com_sprite_m/pos_y_321__1 input com_sprite_m/pos_y_321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP com_sprite_m/pos_y_321__2 input com_sprite_m/pos_y_321__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP com_sprite_m/sidel_x1 input com_sprite_m/sidel_x1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP com_sprite_m/sidel_x1__0 input com_sprite_m/sidel_x1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP com_sprite_m/sidel_x1__1 input com_sprite_m/sidel_x1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP com_sprite_m/sidel_y1 input com_sprite_m/sidel_y1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP com_sprite_m/sidel_y1__0 input com_sprite_m/sidel_y1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP com_sprite_m/sidel_y1__1 input com_sprite_m/sidel_y1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP com_sprite_m/sider_x1 input com_sprite_m/sider_x1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP com_sprite_m/sider_x1__0 input com_sprite_m/sider_x1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP com_sprite_m/sider_x1__1 input com_sprite_m/sider_x1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP com_sprite_m/sider_y1 input com_sprite_m/sider_y1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP com_sprite_m/sider_y1__0 input com_sprite_m/sider_y1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP com_sprite_m/sider_y1__1 input com_sprite_m/sider_y1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP gameplay_module/addra0 input gameplay_module/addra0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP gameplay_module/addra0 input gameplay_module/addra0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net gameplay_module/ref_helper/new_ball_direction_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin gameplay_module/ref_helper/new_ball_direction_reg[15]_i_2/O, cell gameplay_module/ref_helper/new_ball_direction_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


