// Seed: 407861357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout reg id_2;
  output wire id_1;
  final id_2 <= 1'b0;
  always id_2 <= id_4 * id_3 - -1;
  assign id_1 = id_3;
  logic id_5;
endmodule
module module_1 (
    id_1
);
  inout reg id_1;
  always id_1 = id_1 - ~(-1);
  assign id_1 = id_1;
  parameter id_2 = -1;
  assign id_1 = id_1 | id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2
  );
  wire id_3, id_4;
  struct packed {logic id_5;} id_6;
endmodule
