<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC18XX/43XX microcontrollers: LPC_ENET_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC18XX/43XX microcontrollers
   &#160;<span id="projectnumber">18XX43XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_ENET_T Struct Reference<div class="ingroups"><a class="el" href="group___e_n_e_t__18_x_x__43_x_x.html">CHIP: LPC18xx/43xx Ethernet driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>10/100 MII &amp; RMII Ethernet with timestamping register block structure </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00047">47</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aff742ee6d4fa89e5b2fc8c9102afe19d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">MAC_CONFIG</a></td></tr>
<tr class="separator:aff742ee6d4fa89e5b2fc8c9102afe19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab7299bfb1e439a585f114c339d70ce"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a1ab7299bfb1e439a585f114c339d70ce">MAC_FRAME_FILTER</a></td></tr>
<tr class="separator:a1ab7299bfb1e439a585f114c339d70ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1ea5ec0a4ad870ac1026564860a1d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a9f1ea5ec0a4ad870ac1026564860a1d6">MAC_HASHTABLE_HIGH</a></td></tr>
<tr class="separator:a9f1ea5ec0a4ad870ac1026564860a1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4177c1198137537bf14e66c28c0da8cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a4177c1198137537bf14e66c28c0da8cd">MAC_HASHTABLE_LOW</a></td></tr>
<tr class="separator:a4177c1198137537bf14e66c28c0da8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3daee3839be211b1a0437a2b45f821a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#aa3daee3839be211b1a0437a2b45f821a">MAC_MII_ADDR</a></td></tr>
<tr class="separator:aa3daee3839be211b1a0437a2b45f821a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502b5c5f0dc9c04d0344f88857d70ceb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a502b5c5f0dc9c04d0344f88857d70ceb">MAC_MII_DATA</a></td></tr>
<tr class="separator:a502b5c5f0dc9c04d0344f88857d70ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460b81474c00863d205877ff830ec1e2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a460b81474c00863d205877ff830ec1e2">MAC_FLOW_CTRL</a></td></tr>
<tr class="separator:a460b81474c00863d205877ff830ec1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca360978300772083d55bd0e9d86cd3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a2ca360978300772083d55bd0e9d86cd3">MAC_VLAN_TAG</a></td></tr>
<tr class="separator:a2ca360978300772083d55bd0e9d86cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06839c5382047f4f9f2c74cc61db942"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ad06839c5382047f4f9f2c74cc61db942">RESERVED0</a></td></tr>
<tr class="separator:ad06839c5382047f4f9f2c74cc61db942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d92f7bb3d1ac0cf1acbcab4f0cb1ad"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a91d92f7bb3d1ac0cf1acbcab4f0cb1ad">MAC_DEBUG</a></td></tr>
<tr class="separator:a91d92f7bb3d1ac0cf1acbcab4f0cb1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074c138d1896840cf6c12a1492148915"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a074c138d1896840cf6c12a1492148915">MAC_RWAKE_FRFLT</a></td></tr>
<tr class="separator:a074c138d1896840cf6c12a1492148915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578e6763265829224162083d04acf339"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a578e6763265829224162083d04acf339">MAC_PMT_CTRL_STAT</a></td></tr>
<tr class="separator:a578e6763265829224162083d04acf339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67272bc257c032693d52097a78451784"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a67272bc257c032693d52097a78451784">RESERVED1</a> [2]</td></tr>
<tr class="separator:a67272bc257c032693d52097a78451784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a888f784437c7309c4b287f8d262c4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a77a888f784437c7309c4b287f8d262c4">MAC_INTR</a></td></tr>
<tr class="separator:a77a888f784437c7309c4b287f8d262c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882b735620b7b7b0c332c0687c9e00ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a882b735620b7b7b0c332c0687c9e00ca">MAC_INTR_MASK</a></td></tr>
<tr class="separator:a882b735620b7b7b0c332c0687c9e00ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e472e346b959e30ee434c9d51999dd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a32e472e346b959e30ee434c9d51999dd">MAC_ADDR0_HIGH</a></td></tr>
<tr class="separator:a32e472e346b959e30ee434c9d51999dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7b152952c2c359db31a4387e8aedb3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#afe7b152952c2c359db31a4387e8aedb3">MAC_ADDR0_LOW</a></td></tr>
<tr class="separator:afe7b152952c2c359db31a4387e8aedb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382eb02b18eca8227ecf59f2895f498e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a382eb02b18eca8227ecf59f2895f498e">RESERVED2</a> [430]</td></tr>
<tr class="separator:a382eb02b18eca8227ecf59f2895f498e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbd0f1df5e15eddacea0d28f9f623c8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a6dbd0f1df5e15eddacea0d28f9f623c8">MAC_TIMESTP_CTRL</a></td></tr>
<tr class="separator:a6dbd0f1df5e15eddacea0d28f9f623c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfa1fac247a4eb2a1c409b087e5868e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a8cfa1fac247a4eb2a1c409b087e5868e">SUBSECOND_INCR</a></td></tr>
<tr class="separator:a8cfa1fac247a4eb2a1c409b087e5868e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499fd79274805d17ebceb8b0824c7e2c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a499fd79274805d17ebceb8b0824c7e2c">SECONDS</a></td></tr>
<tr class="separator:a499fd79274805d17ebceb8b0824c7e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509bec0d8aa03269d5e7f53eadad7fa0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a509bec0d8aa03269d5e7f53eadad7fa0">NANOSECONDS</a></td></tr>
<tr class="separator:a509bec0d8aa03269d5e7f53eadad7fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b15cea74eada05c941392b94fe06d2a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a8b15cea74eada05c941392b94fe06d2a">SECONDSUPDATE</a></td></tr>
<tr class="separator:a8b15cea74eada05c941392b94fe06d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72537d69dabab83f2b00dff9592498f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ad72537d69dabab83f2b00dff9592498f">NANOSECONDSUPDATE</a></td></tr>
<tr class="separator:ad72537d69dabab83f2b00dff9592498f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad317892e24185ffaf8cf0dea234ab708"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ad317892e24185ffaf8cf0dea234ab708">ADDEND</a></td></tr>
<tr class="separator:ad317892e24185ffaf8cf0dea234ab708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c6ce663ba949f23d6511cf7ef8114d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a44c6ce663ba949f23d6511cf7ef8114d">TARGETSECONDS</a></td></tr>
<tr class="separator:a44c6ce663ba949f23d6511cf7ef8114d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9803d68624d654aa161cbdc510d329"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a1e9803d68624d654aa161cbdc510d329">TARGETNANOSECONDS</a></td></tr>
<tr class="separator:a1e9803d68624d654aa161cbdc510d329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb7740671d3871ab634235ab5717a78"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#abbb7740671d3871ab634235ab5717a78">HIGHWORD</a></td></tr>
<tr class="separator:abbb7740671d3871ab634235ab5717a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c18e29576f80269933faf792f85fe0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ad6c18e29576f80269933faf792f85fe0">TIMESTAMPSTAT</a></td></tr>
<tr class="separator:ad6c18e29576f80269933faf792f85fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f64bc7ac1581c660e982efe0763c3c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ad8f64bc7ac1581c660e982efe0763c3c">PPSCTRL</a></td></tr>
<tr class="separator:ad8f64bc7ac1581c660e982efe0763c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d236c58f2f8423d9293f12079b9a78"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ae1d236c58f2f8423d9293f12079b9a78">AUXNANOSECONDS</a></td></tr>
<tr class="separator:ae1d236c58f2f8423d9293f12079b9a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad167767881a51644b80b26acf8d31f31"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ad167767881a51644b80b26acf8d31f31">AUXSECONDS</a></td></tr>
<tr class="separator:ad167767881a51644b80b26acf8d31f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe64ca5c6817fc151f9168e346ba8f13"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#abe64ca5c6817fc151f9168e346ba8f13">RESERVED3</a> [562]</td></tr>
<tr class="separator:abe64ca5c6817fc151f9168e346ba8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a9de6714bfb2f4092319e6213b6fda"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a91a9de6714bfb2f4092319e6213b6fda">DMA_BUS_MODE</a></td></tr>
<tr class="separator:a91a9de6714bfb2f4092319e6213b6fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1393b581be14a9c107aaac597b2eff3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ab1393b581be14a9c107aaac597b2eff3">DMA_TRANS_POLL_DEMAND</a></td></tr>
<tr class="separator:ab1393b581be14a9c107aaac597b2eff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad240798c32ab83a8fac9c52e090d2270"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ad240798c32ab83a8fac9c52e090d2270">DMA_REC_POLL_DEMAND</a></td></tr>
<tr class="separator:ad240798c32ab83a8fac9c52e090d2270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e582380c6d9e124473e0e14b081f9c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a49e582380c6d9e124473e0e14b081f9c">DMA_REC_DES_ADDR</a></td></tr>
<tr class="separator:a49e582380c6d9e124473e0e14b081f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cea74910e5e2f2108ec4af2ae6de069"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a2cea74910e5e2f2108ec4af2ae6de069">DMA_TRANS_DES_ADDR</a></td></tr>
<tr class="separator:a2cea74910e5e2f2108ec4af2ae6de069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8f4d72df361d989a8cc77e6036874a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a0e8f4d72df361d989a8cc77e6036874a">DMA_STAT</a></td></tr>
<tr class="separator:a0e8f4d72df361d989a8cc77e6036874a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576c7b0d576806210b164aaf6387a1df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a576c7b0d576806210b164aaf6387a1df">DMA_OP_MODE</a></td></tr>
<tr class="separator:a576c7b0d576806210b164aaf6387a1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1705fa63c0fcd4956a9ee77118a5a15b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a1705fa63c0fcd4956a9ee77118a5a15b">DMA_INT_EN</a></td></tr>
<tr class="separator:a1705fa63c0fcd4956a9ee77118a5a15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2843bad2081373b2b9383feed5e0352"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#ab2843bad2081373b2b9383feed5e0352">DMA_MFRM_BUFOF</a></td></tr>
<tr class="separator:ab2843bad2081373b2b9383feed5e0352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021334d2aef9e143340df29af715367b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a021334d2aef9e143340df29af715367b">DMA_REC_INT_WDT</a></td></tr>
<tr class="separator:a021334d2aef9e143340df29af715367b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944ffea0e77c1cf36c7b047b3466882c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a944ffea0e77c1cf36c7b047b3466882c">RESERVED4</a> [8]</td></tr>
<tr class="separator:a944ffea0e77c1cf36c7b047b3466882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9214a88d4779eb10d652d24c10d3531d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a9214a88d4779eb10d652d24c10d3531d">DMA_CURHOST_TRANS_DES</a></td></tr>
<tr class="separator:a9214a88d4779eb10d652d24c10d3531d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecef9f7800c06899023606cc352b151b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#aecef9f7800c06899023606cc352b151b">DMA_CURHOST_REC_DES</a></td></tr>
<tr class="separator:aecef9f7800c06899023606cc352b151b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c1101290be204ef6aec67d60e8dd46"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#aa5c1101290be204ef6aec67d60e8dd46">DMA_CURHOST_TRANS_BUF</a></td></tr>
<tr class="separator:aa5c1101290be204ef6aec67d60e8dd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b18526fc348ba9b375236583e9fe7e4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_n_e_t___t.html#a6b18526fc348ba9b375236583e9fe7e4">DMA_CURHOST_REC_BUF</a></td></tr>
<tr class="separator:a6b18526fc348ba9b375236583e9fe7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ad317892e24185ffaf8cf0dea234ab708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ADDEND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time stamp addend register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00072">72</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1d236c58f2f8423d9293f12079b9a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t AUXNANOSECONDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auxiliary time stamp nanoseconds register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00078">78</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad167767881a51644b80b26acf8d31f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t AUXSECONDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auxiliary time stamp seconds register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00079">79</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91a9de6714bfb2f4092319e6213b6fda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_BUS_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Mode Register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00081">81</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b18526fc348ba9b375236583e9fe7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t DMA_CURHOST_REC_BUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current host receive buffer address register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00095">95</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecef9f7800c06899023606cc352b151b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t DMA_CURHOST_REC_DES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current host receive descriptor register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00093">93</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa5c1101290be204ef6aec67d60e8dd46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t DMA_CURHOST_TRANS_BUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current host transmit buffer address register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00094">94</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9214a88d4779eb10d652d24c10d3531d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t DMA_CURHOST_TRANS_DES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current host transmit descriptor register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00092">92</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1705fa63c0fcd4956a9ee77118a5a15b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_INT_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00088">88</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2843bad2081373b2b9383feed5e0352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t DMA_MFRM_BUFOF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Missed frame and buffer overflow register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00089">89</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a576c7b0d576806210b164aaf6387a1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_OP_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Operation mode register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00087">87</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49e582380c6d9e124473e0e14b081f9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_REC_DES_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive descriptor list address register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00084">84</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a021334d2aef9e143340df29af715367b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_REC_INT_WDT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive interrupt watchdog timer register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00090">90</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad240798c32ab83a8fac9c52e090d2270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_REC_POLL_DEMAND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive poll demand register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00083">83</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e8f4d72df361d989a8cc77e6036874a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00086">86</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2cea74910e5e2f2108ec4af2ae6de069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_TRANS_DES_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit descriptor list address register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00085">85</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab1393b581be14a9c107aaac597b2eff3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_TRANS_POLL_DEMAND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit poll demand register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00082">82</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abbb7740671d3871ab634235ab5717a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t HIGHWORD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System time higher word seconds register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00075">75</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32e472e346b959e30ee434c9d51999dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_ADDR0_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC address 0 high register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00063">63</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe7b152952c2c359db31a4387e8aedb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_ADDR0_LOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC address 0 low register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00064">64</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff742ee6d4fa89e5b2fc8c9102afe19d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; ETHERNET Structure MAC configuration register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00048">48</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91d92f7bb3d1ac0cf1acbcab4f0cb1ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t MAC_DEBUG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00057">57</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a460b81474c00863d205877ff830ec1e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_FLOW_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flow control register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00054">54</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ab7299bfb1e439a585f114c339d70ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_FRAME_FILTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC frame filter </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00049">49</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f1ea5ec0a4ad870ac1026564860a1d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_HASHTABLE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hash table high register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00050">50</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4177c1198137537bf14e66c28c0da8cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_HASHTABLE_LOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hash table low register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00051">51</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77a888f784437c7309c4b287f8d262c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t MAC_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt status register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00061">61</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a882b735620b7b7b0c332c0687c9e00ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_INTR_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00062">62</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3daee3839be211b1a0437a2b45f821a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_MII_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII address register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00052">52</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a502b5c5f0dc9c04d0344f88857d70ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_MII_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII data register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00053">53</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a578e6763265829224162083d04acf339"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_PMT_CTRL_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMT control and status </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00059">59</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a074c138d1896840cf6c12a1492148915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_RWAKE_FRFLT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remote wake-up frame filter </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00058">58</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6dbd0f1df5e15eddacea0d28f9f623c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_TIMESTP_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time stamp control register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00066">66</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ca360978300772083d55bd0e9d86cd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MAC_VLAN_TAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VLAN tag register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00055">55</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a509bec0d8aa03269d5e7f53eadad7fa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t NANOSECONDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System time nanoseconds register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00069">69</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad72537d69dabab83f2b00dff9592498f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t NANOSECONDSUPDATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System time nanoseconds update register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00071">71</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8f64bc7ac1581c660e982efe0763c3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PPSCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPS control register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00077">77</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad06839c5382047f4f9f2c74cc61db942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00056">56</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67272bc257c032693d52097a78451784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00060">60</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a382eb02b18eca8227ecf59f2895f498e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED2[430]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00065">65</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe64ca5c6817fc151f9168e346ba8f13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED3[562]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00080">80</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a944ffea0e77c1cf36c7b047b3466882c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00091">91</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a499fd79274805d17ebceb8b0824c7e2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SECONDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System time seconds register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00068">68</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b15cea74eada05c941392b94fe06d2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SECONDSUPDATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System time seconds update register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00070">70</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8cfa1fac247a4eb2a1c409b087e5868e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SUBSECOND_INCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sub-second increment register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00067">67</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e9803d68624d654aa161cbdc510d329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TARGETNANOSECONDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Target time nanoseconds register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00074">74</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44c6ce663ba949f23d6511cf7ef8114d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TARGETSECONDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Target time seconds register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00073">73</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6c18e29576f80269933faf792f85fe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t TIMESTAMPSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time stamp status register </p>

<p>Definition at line <a class="el" href="enet__18xx__43xx_8h_source.html#l00076">76</a> of file <a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_18xx_43xx/<a class="el" href="enet__18xx__43xx_8h_source.html">enet_18xx_43xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 09:23:24 for LPCOpen Platform for LPC18XX/43XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
