#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov  7 13:20:22 2023
# Process ID: 14044
# Current directory: D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent740 D:\WALID\EMSE ETUDES\SEMESTRE 9 2023\Co-design FPGA\ASCON_Implementation\ASCON_Implementation.xpr
# Log file: D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/vivado.log
# Journal file: D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation\vivado.jou
# Running On: DESKTOP-20VIVHH, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 4, Host memory: 16807 MB
#-----------------------------------------------------------
start_gui
open_project {D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/eleves/ASCON_Implementation' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/Downloads/ascon_tb.vhd', nor could it be found using path 'C:/Users/eleves/Downloads/ascon_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ascon_datain_memory' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'ascon_datain_memory' (customized with software release 2022.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2022.2) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'ASCON_Implementation.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1508.148 ; gain = 347.363
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files {{D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd}} -to_files {{D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/Downloads/ascon_tb.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/Downloads/ascon_tb.vhd' with file 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd'.
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ascon_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim/ascon_datain_memory.mif'
INFO: [SIM-utils-43] Exported 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim/data_ascon.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ascon_tb_vlog.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.gen/sources_1/ip/ascon_datain_memory/sim/ascon_datain_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_datain_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj ascon_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_pack.vhd" into library LIB_RTL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCON'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Data_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Tag_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tag_display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/mux_state.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'mux_state'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_begin_perm.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'xor_begin_perm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/constant_addition.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'constant_addition'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'sbox'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'substitution_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/diffusion_layer.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'diffusion_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/state_register_w_en.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'state_register_w_en'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/register_w_en.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'register_w_en'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'permutation_full_w_en'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/fsm.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_double_init.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'compteur_double_init'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_simple_init.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'compteur_simple_init'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'ascon_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_end_perm.vhd" into library LIB_RTL
INFO: [VRFC 10-3107] analyzing entity 'xor_end_perm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascon_tb'
ERROR: [VRFC 10-2987] 'ascon_configuration' is not compiled in library 'xil_defaultlib' [D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd:162]
ERROR: [VRFC 10-9458] unit 'ascon_tb_conf' is ignored due to previous errors [D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd:158]
INFO: [VRFC 10-8704] VHDL file 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd' is ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1509.988 ; gain = 1.840
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd}}
WARNING: [filemgmt 56-12] File 'D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd' cannot be added to the project because it already exists in the project, skipping this file
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 13:26:17 2023...
