/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC_Bypass__0__DM__MASK 0xE00000u
#define ADC_Bypass__0__DM__SHIFT 21u
#define ADC_Bypass__0__DR CYREG_PRT1_DR
#define ADC_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_Bypass__0__HSIOM_SHIFT 28u
#define ADC_Bypass__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_Bypass__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_Bypass__0__MASK 0x80u
#define ADC_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__0__PC CYREG_PRT1_PC
#define ADC_Bypass__0__PC2 CYREG_PRT1_PC2
#define ADC_Bypass__0__PORT 1u
#define ADC_Bypass__0__PS CYREG_PRT1_PS
#define ADC_Bypass__0__SHIFT 7u
#define ADC_Bypass__DR CYREG_PRT1_DR
#define ADC_Bypass__INTCFG CYREG_PRT1_INTCFG
#define ADC_Bypass__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_Bypass__MASK 0x80u
#define ADC_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__PC CYREG_PRT1_PC
#define ADC_Bypass__PC2 CYREG_PRT1_PC2
#define ADC_Bypass__PORT 1u
#define ADC_Bypass__PS CYREG_PRT1_PS
#define ADC_Bypass__SHIFT 7u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_A00
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_A00
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* pot */
#define pot__0__DM__MASK 0xE00u
#define pot__0__DM__SHIFT 9u
#define pot__0__DR CYREG_PRT2_DR
#define pot__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pot__0__HSIOM_MASK 0x0000F000u
#define pot__0__HSIOM_SHIFT 12u
#define pot__0__INTCFG CYREG_PRT2_INTCFG
#define pot__0__INTSTAT CYREG_PRT2_INTSTAT
#define pot__0__MASK 0x08u
#define pot__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot__0__PC CYREG_PRT2_PC
#define pot__0__PC2 CYREG_PRT2_PC2
#define pot__0__PORT 2u
#define pot__0__PS CYREG_PRT2_PS
#define pot__0__SHIFT 3u
#define pot__DR CYREG_PRT2_DR
#define pot__INTCFG CYREG_PRT2_INTCFG
#define pot__INTSTAT CYREG_PRT2_INTSTAT
#define pot__MASK 0x08u
#define pot__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot__PC CYREG_PRT2_PC
#define pot__PC2 CYREG_PRT2_PC2
#define pot__PORT 2u
#define pot__PS CYREG_PRT2_PS
#define pot__SHIFT 3u

/* Rx_1 */
#define Rx_1__0__DM__MASK 0x38000u
#define Rx_1__0__DM__SHIFT 15u
#define Rx_1__0__DR CYREG_PRT1_DR
#define Rx_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Rx_1__0__HSIOM_MASK 0x00F00000u
#define Rx_1__0__HSIOM_SHIFT 20u
#define Rx_1__0__INTCFG CYREG_PRT1_INTCFG
#define Rx_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define Rx_1__0__MASK 0x20u
#define Rx_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Rx_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Rx_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Rx_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Rx_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Rx_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Rx_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Rx_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Rx_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Rx_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Rx_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Rx_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Rx_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Rx_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Rx_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Rx_1__0__PC CYREG_PRT1_PC
#define Rx_1__0__PC2 CYREG_PRT1_PC2
#define Rx_1__0__PORT 1u
#define Rx_1__0__PS CYREG_PRT1_PS
#define Rx_1__0__SHIFT 5u
#define Rx_1__DR CYREG_PRT1_DR
#define Rx_1__INTCFG CYREG_PRT1_INTCFG
#define Rx_1__INTSTAT CYREG_PRT1_INTSTAT
#define Rx_1__MASK 0x20u
#define Rx_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Rx_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Rx_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Rx_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Rx_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Rx_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Rx_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Rx_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Rx_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Rx_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Rx_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Rx_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Rx_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Rx_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Rx_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Rx_1__PC CYREG_PRT1_PC
#define Rx_1__PC2 CYREG_PRT1_PC2
#define Rx_1__PORT 1u
#define Rx_1__PS CYREG_PRT1_PS
#define Rx_1__SHIFT 5u

/* Tx_1 */
#define Tx_1__0__DM__MASK 0x7000u
#define Tx_1__0__DM__SHIFT 12u
#define Tx_1__0__DR CYREG_PRT0_DR
#define Tx_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Tx_1__0__HSIOM_MASK 0x000F0000u
#define Tx_1__0__HSIOM_SHIFT 16u
#define Tx_1__0__INTCFG CYREG_PRT0_INTCFG
#define Tx_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define Tx_1__0__MASK 0x10u
#define Tx_1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Tx_1__0__OUT_SEL_SHIFT 8u
#define Tx_1__0__OUT_SEL_VAL 3u
#define Tx_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx_1__0__PC CYREG_PRT0_PC
#define Tx_1__0__PC2 CYREG_PRT0_PC2
#define Tx_1__0__PORT 0u
#define Tx_1__0__PS CYREG_PRT0_PS
#define Tx_1__0__SHIFT 4u
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INTCFG CYREG_PRT0_INTCFG
#define Tx_1__INTSTAT CYREG_PRT0_INTSTAT
#define Tx_1__MASK 0x10u
#define Tx_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx_1__PC CYREG_PRT0_PC
#define Tx_1__PC2 CYREG_PRT0_PC2
#define Tx_1__PORT 0u
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 4u

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL_01
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL_01
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A0_01
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A1_01
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D0_01
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D1_01
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F0_01
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F1_01
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define UART_BUART_sRX_RxSts__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK_00
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A1_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D1_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F1_03
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A0_02
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A1_02
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D0_02
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D1_02
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F0_02
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F1_02
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK_02
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST_02
#define UART_IntClock__DIVIDER_MASK 0x0000FFFFu
#define UART_IntClock__ENABLE CYREG_CLK_DIVIDER_B00
#define UART_IntClock__ENABLE_MASK 0x80000000u
#define UART_IntClock__MASK 0x80000000u
#define UART_IntClock__REGISTER CYREG_CLK_DIVIDER_B00

/* Miscellaneous */
#define CY_PROJECT_NAME "3_1"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
