

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_134_1'
================================================================
* Date:           Fri Nov 18 14:59:32 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.054 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_134_1  |       64|       64|         1|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|      52|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln134_fu_108_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln134_fu_102_p2  |      icmp|   0|  0|  11|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          14|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7  |   9|          2|    7|         14|
    |j_fu_62               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_62      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_134_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_134_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_134_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_134_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_134_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_134_1|  return value|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|                       reg_file_4_0|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 9 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.81ns)   --->   "%icmp_ln134 = icmp_eq  i7 %j_7, i7 64" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 10 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%add_ln134 = add i7 %j_7, i7 1" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 12 'add' 'add_ln134' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %fpga_resource_limit_hint.for.inc.10_begin, void %for.inc17.preheader.exitStub" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 13 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [center-max-sharing/src/correlation.cpp:139]   --->   Operation 14 'specpipeline' 'specpipeline_ln139' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [center-max-sharing/src/correlation.cpp:132]   --->   Operation 15 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 16 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 17 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 18 'specregionbegin' 'rbegin3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i5 %lshr_ln" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 20 'zext' 'zext_ln140' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln140" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 21 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln140" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 22 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i7 %j_7" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 23 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %trunc_ln140, void %arrayidx191.case.0, void %arrayidx191.case.1" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 24 'br' 'br_ln140' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%store_ln140 = store i16 0, i11 %reg_file_4_0_addr" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = (!icmp_ln134 & !trunc_ln140)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln140 = br void %fpga_resource_limit_hint.for.inc.12_end" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 26 'br' 'br_ln140' <Predicate = (!icmp_ln134 & !trunc_ln140)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%store_ln140 = store i16 0, i11 %reg_file_4_1_addr" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = (!icmp_ln134 & trunc_ln140)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln140 = br void %fpga_resource_limit_hint.for.inc.12_end" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 28 'br' 'br_ln140' <Predicate = (!icmp_ln134 & trunc_ln140)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specresourcelimit_ln140 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 29 'specresourcelimit' 'specresourcelimit_ln140' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin3" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 30 'specregionend' 'rend4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specresourcelimit_ln140 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_0, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 31 'specresourcelimit' 'specresourcelimit_ln140' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin1" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 32 'specregionend' 'rend2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specresourcelimit_ln140 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_23, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 33 'specresourcelimit' 'specresourcelimit_ln140' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin" [center-max-sharing/src/correlation.cpp:140]   --->   Operation 34 'specregionend' 'rend' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln134 = store i7 %add_ln134, i7 %j" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 35 'store' 'store_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln134 = br void %for.inc" [center-max-sharing/src/correlation.cpp:134]   --->   Operation 36 'br' 'br_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln134)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
j_7                     (load             ) [ 00]
icmp_ln134              (icmp             ) [ 01]
empty                   (speclooptripcount) [ 00]
add_ln134               (add              ) [ 00]
br_ln134                (br               ) [ 00]
specpipeline_ln139      (specpipeline     ) [ 00]
specloopname_ln132      (specloopname     ) [ 00]
rbegin                  (specregionbegin  ) [ 00]
rbegin1                 (specregionbegin  ) [ 00]
rbegin3                 (specregionbegin  ) [ 00]
lshr_ln                 (partselect       ) [ 00]
zext_ln140              (zext             ) [ 00]
reg_file_4_0_addr       (getelementptr    ) [ 00]
reg_file_4_1_addr       (getelementptr    ) [ 00]
trunc_ln140             (trunc            ) [ 01]
br_ln140                (br               ) [ 00]
store_ln140             (store            ) [ 00]
br_ln140                (br               ) [ 00]
store_ln140             (store            ) [ 00]
br_ln140                (br               ) [ 00]
specresourcelimit_ln140 (specresourcelimit) [ 00]
rend4                   (specregionend    ) [ 00]
specresourcelimit_ln140 (specresourcelimit) [ 00]
rend2                   (specregionend    ) [ 00]
specresourcelimit_ln140 (specresourcelimit) [ 00]
rend                    (specregionend    ) [ 00]
store_ln134             (store            ) [ 00]
br_ln134                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="reg_file_4_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="reg_file_4_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln140_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln140_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="j_7_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln134_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln134_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="lshr_ln_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln140_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln140_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln134_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="73" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="99" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="133"><net_src comp="99" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="108" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="62" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_4_1 | {1 }
	Port: reg_file_4_0 | {1 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_134_1 : reg_file_4_1 | {}
	Port: compute_Pipeline_VITIS_LOOP_134_1 : reg_file_4_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		icmp_ln134 : 2
		add_ln134 : 2
		br_ln134 : 3
		lshr_ln : 2
		zext_ln140 : 3
		reg_file_4_0_addr : 4
		reg_file_4_1_addr : 4
		trunc_ln140 : 2
		br_ln140 : 3
		store_ln140 : 5
		store_ln140 : 5
		rend4 : 1
		rend2 : 1
		rend : 1
		store_ln134 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |  add_ln134_fu_108  |    0    |    14   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln134_fu_102 |    0    |    10   |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln_fu_114   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln140_fu_124 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln140_fu_130 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    24   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_139|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   24   |
+-----------+--------+--------+
