[2024-11-24 02:32:54.270461] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-24 02:32:54.270612] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-24 02:32:54.270765] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_4022_temp/
[2024-11-24 02:32:54.270965] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/sram_config_32_512.py
[2024-11-24 02:32:54.271600] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/
[2024-11-24 02:32:54.271874] [openram.globals/install_conda]: Creating conda setup...
[2024-11-24 02:32:54.273476] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:32:54.273702] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-24 02:32:54.273893] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:32:54.275937] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_4022_temp/
[2024-11-24 02:32:54.366031] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:32:54.907663] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-24 02:32:54.916525] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-24 02:32:54.925971] [openram.verify/<module>]: Initializing verify...
[2024-11-24 02:32:54.934662] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-24 02:32:54.935090] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:32:54.935152] |==============================================================================|
[2024-11-24 02:32:54.935197] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-24 02:32:54.935231] |=========                                                            =========|
[2024-11-24 02:32:54.935262] |=========               VLSI Design and Automation Lab               =========|
[2024-11-24 02:32:54.935290] |=========        Computer Science and Engineering Department         =========|
[2024-11-24 02:32:54.935319] |=========            University of California Santa Cruz             =========|
[2024-11-24 02:32:54.935347] |=========                                                            =========|
[2024-11-24 02:32:54.935375] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-24 02:32:54.935402] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-24 02:32:54.935430] |=========                See LICENSE for license info                =========|
[2024-11-24 02:32:54.935461] |==============================================================================|
[2024-11-24 02:32:54.935498] ** Start: 11/24/2024 02:32:54
[2024-11-24 02:32:54.935531] Technology: freepdk45
[2024-11-24 02:32:54.935562] Total size: 16384 bits
[2024-11-24 02:32:54.935597] Word size: 32
Words: 512
Banks: 1
[2024-11-24 02:32:54.935632] RW ports: 1
R-only ports: 0
W-only ports: 0
[2024-11-24 02:32:54.935661] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-11-24 02:32:54.935690] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-24 02:32:54.935717] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-24 02:32:54.935745] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-24 02:32:54.935773] Only generating nominal corner timing.
[2024-11-24 02:32:54.935804] Words per row: None
[2024-11-24 02:32:54.935838] Output files are: 
[2024-11-24 02:32:54.935867] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.lvs
[2024-11-24 02:32:54.935905] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.sp
[2024-11-24 02:32:54.935933] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.v
[2024-11-24 02:32:54.935960] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.lib
[2024-11-24 02:32:54.935988] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.py
[2024-11-24 02:32:54.936015] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.html
[2024-11-24 02:32:54.936042] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.log
[2024-11-24 02:32:54.936069] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.lef
[2024-11-24 02:32:54.936097] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.gds
[2024-11-24 02:32:54.947103] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 4
[2024-11-24 02:32:54.947428] [openram.sram_config/recompute_sizes]: Rows: 128 Cols: 128
[2024-11-24 02:32:54.947761] [openram.sram_config/recompute_sizes]: Row addr size: 7 Col addr size: 2 Bank addr size: 9
[2024-11-24 02:32:54.948016] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=4
[2024-11-24 02:32:54.961066] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_capped_replica_bitcell_array 128 x 128
[2024-11-24 02:32:54.961556] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_capped_replica_bitcell_array 128 x 128 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:32:54.962349] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_replica_bitcell_array 128 x 128
[2024-11-24 02:32:54.962937] [openram.modules.replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_replica_bitcell_array 128 x 128 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:32:54.963812] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_bitcell_array 128 x 128
[2024-11-24 02:32:54.964519] [openram.modules.bitcell_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_bitcell_array 128 x 128
[2024-11-24 02:34:33.763504] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_replica_column 129 x 1
[2024-11-24 02:34:33.824001] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dummy_array 1 x 128
[2024-11-24 02:34:34.603996] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dummy_array_0 1 x 129
[2024-11-24 02:34:34.655081] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dummy_array_1 1 x 129
[2024-11-24 02:34:34.706430] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dummy_array_2 131 x 1
[2024-11-24 02:34:34.751809] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dummy_array_3 131 x 1
[2024-11-24 02:34:35.131812] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-24 02:34:35.140983] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-24 02:34:35.161778] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-24 02:34:35.328312] [openram.modules.wordline_driver_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_wordline_driver_array
[2024-11-24 02:34:35.329153] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-24 02:34:35.423936] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-24 02:34:35.475023] [openram.modules.precharge_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_precharge_array
[2024-11-24 02:34:35.534968] [openram.modules.sense_amp_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_sense_amp_array
[2024-11-24 02:34:35.560047] [openram.modules.column_mux_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_column_mux_array
[2024-11-24 02:34:35.675299] [openram.modules.write_driver_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_write_driver_array
[2024-11-24 02:34:35.817245] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-24 02:34:35.820339] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-24 02:34:35.928593] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_row_addr_dff rows=7 cols=1
[2024-11-24 02:34:35.932996] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_col_addr_dff rows=1 cols=2
[2024-11-24 02:34:35.934588] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_data_dff rows=1 cols=32
[2024-11-24 02:34:35.947110] [openram.modules.control_logic_base/__init__]: Creating control_logic_rw
[2024-11-24 02:34:35.947798] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dff_buf
[2024-11-24 02:34:35.954646] [openram.modules.dff_buf_array/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dff_buf_array
[2024-11-24 02:34:35.955331] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_512_freepdk45_dff_buf_0
[2024-11-24 02:34:35.959000] [openram.modules.pand2/__init__]: Creating pand2 pand2_0
[2024-11-24 02:34:35.959733] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-24 02:34:35.964952] [openram.modules.pbuf/__init__]: creating pbuf with size of 128
[2024-11-24 02:34:35.985066] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-24 02:34:36.006889] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-24 02:34:36.018373] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-24 02:34:36.021529] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-24 02:34:36.029231] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-24 02:34:36.030002] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-24 02:34:36.033815] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-11-24 02:34:36.048707] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-24 02:34:36.080262] ** Submodules: 101.1 seconds
[2024-11-24 02:34:36.104588] ** Placement: 0.0 seconds
[2024-11-24 02:36:36.952340] [openram.base.hierarchy_layout/get_bbox]: Size: 133.41 x 200.115 with perimeter margin 0
[2024-11-24 02:36:37.013821] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-24 02:36:37.014372] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-24 02:36:37.014870] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-24 02:36:37.015297] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-24 02:37:26.877323] ** Routing: 170.8 seconds
[2024-11-24 02:37:26.880794] ** Verification: 0.0 seconds
[2024-11-24 02:37:26.880927] ** SRAM creation: 271.9 seconds
[2024-11-24 02:37:26.880986] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.sp
[2024-11-24 02:37:27.068727] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732415847068263748
[2024-11-24 02:37:27.108503] ** Spice writing: 0.2 seconds
[2024-11-24 02:37:27.108629] DELAY: Writing stimulus...
[2024-11-24 02:37:27.962777] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_1rw0r0w_32_512_freepdk45.xbank0.bl_0_127
[2024-11-24 02:37:27.965537] ** DELAY: 0.9 seconds
[2024-11-24 02:37:28.157663] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.gds
[2024-11-24 02:37:28.576385] ** GDS: 0.4 seconds
[2024-11-24 02:37:28.576514] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.lef
[2024-11-24 02:37:28.587722] ** LEF: 0.0 seconds
[2024-11-24 02:37:28.587826] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.lvs.sp
[2024-11-24 02:37:28.775338] ** LVS writing: 0.2 seconds
[2024-11-24 02:37:28.775461] LIB: Characterizing... 
[2024-11-24 02:37:28.776498] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-24 02:37:28.777222] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-24 02:37:28.777723] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-24 02:37:28.778124] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-24 02:37:28.778512] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-24 02:37:28.778941] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45_TT_1p0V_25C.lib
[2024-11-24 02:37:29.562187] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 2.4831724106204467 mW
[2024-11-24 02:37:29.562803] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.017064 mW
[2024-11-24 02:37:29.563318] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-24 02:37:29.564124] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.3233403316176012, 0.000716101171875
[2024-11-24 02:37:29.564853] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.3235608667738512, 0.0007381546875
[2024-11-24 02:37:29.565576] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.3244430073988512, 0.00082636875
[2024-11-24 02:37:29.566270] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.3233403316176012, 0.000716101171875
[2024-11-24 02:37:29.566953] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.3235608667738512, 0.0007381546875
[2024-11-24 02:37:29.567638] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.3244430073988512, 0.00082636875
[2024-11-24 02:37:29.568318] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.3233403316176012, 0.000716101171875
[2024-11-24 02:37:29.569017] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.3235608667738512, 0.0007381546875
[2024-11-24 02:37:29.569716] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.3244430073988512, 0.00082636875
[2024-11-24 02:37:29.573190] ** Characterization: 0.8 seconds
[2024-11-24 02:37:29.573355] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.py
[2024-11-24 02:37:29.573406] ** Config: 0.0 seconds
[2024-11-24 02:37:29.574127] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.html
[2024-11-24 02:37:29.575366] ** Datasheet: 0.0 seconds
[2024-11-24 02:37:29.575428] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_512_freepdk45/sram_1rw0r0w_32_512_freepdk45.v
[2024-11-24 02:37:29.575562] ** Verilog: 0.0 seconds
[2024-11-24 02:37:29.576002] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_4022_temp/
[2024-11-24 02:37:29.577011] ** End: 274.6 seconds
