

================================================================
== Vivado HLS Report for 'devuelveAuxArray'
================================================================
* Date:           Tue Jul 14 13:29:08 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- lp3     |  2047|  2047|         2|          1|          1|  2047|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|      32|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|      32|    158|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |arrayAuxiliar_V_U  |devuelveAuxArray_bkb  |        4|  0|   0|  2048|   32|     1|        65536|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |        4|  0|   0|  2048|   32|     1|        65536|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_131_p2                     |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |start_write                       |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_125_p2                |   icmp   |      0|  0|   6|          11|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  38|          29|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |arrayAuxiliar_V_address0  |  15|          3|   11|         33|
    |aux_array_V_blk_n         |   9|          2|    1|          2|
    |aux_array_V_din           |  15|          3|   32|         96|
    |bufIn_0_V_blk_n           |   9|          2|    1|          2|
    |i_phi_fu_117_p4           |   9|          2|   11|         22|
    |i_reg_113                 |   9|          2|   11|         22|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 120|         25|   71|        188|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_147         |   1|   0|    1|          0|
    |i_2_reg_151              |  11|   0|   11|          0|
    |i_reg_113                |  11|   0|   11|          0|
    |real_start_status_reg    |   1|   0|    1|          0|
    |start_control_reg        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_start            |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_ready            | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_done             | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_idle             | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|start_out           | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|start_write         | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|aux_array_V_din     | out |   32|   ap_fifo  |    aux_array_V   |    pointer   |
|aux_array_V_full_n  |  in |    1|   ap_fifo  |    aux_array_V   |    pointer   |
|aux_array_V_write   | out |    1|   ap_fifo  |    aux_array_V   |    pointer   |
|bufIn_0_V_dout      |  in |   32|   ap_fifo  |     bufIn_0_V    |    pointer   |
|bufIn_0_V_empty_n   |  in |    1|   ap_fifo  |     bufIn_0_V    |    pointer   |
|bufIn_0_V_read      | out |    1|   ap_fifo  |     bufIn_0_V    |    pointer   |
+--------------------+-----+-----+------------+------------------+--------------+

