and r0, r1, r2, ror #31 
mov r2, r0 
rsb r2, r2, r1, lsl #1 
