
FRA421_Project_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e2c  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080060c4  080060c4  000160c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060fc  080060fc  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  080060fc  080060fc  000160fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006104  08006104  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006104  08006104  00016104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006108  08006108  00016108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  0800610c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  0800611c  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  0800617c  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000006b0  240000d0  080061dc  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  24000780  080061dc  00020780  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000192dd  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028db  00000000  00000000  000393db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001030  00000000  00000000  0003bcb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000f48  00000000  00000000  0003cce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a2e0  00000000  00000000  0003dc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00014940  00000000  00000000  00077f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0018000b  00000000  00000000  0008c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0020c85b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000449c  00000000  00000000  0020c8ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080060ac 	.word	0x080060ac

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	080060ac 	.word	0x080060ac

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005e0:	4b3d      	ldr	r3, [pc, #244]	; (80006d8 <SystemInit+0xfc>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a3c      	ldr	r2, [pc, #240]	; (80006d8 <SystemInit+0xfc>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0xfc>)
 80005f2:	691b      	ldr	r3, [r3, #16]
 80005f4:	4a38      	ldr	r2, [pc, #224]	; (80006d8 <SystemInit+0xfc>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005fc:	4b37      	ldr	r3, [pc, #220]	; (80006dc <SystemInit+0x100>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	2b06      	cmp	r3, #6
 8000606:	d807      	bhi.n	8000618 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000608:	4b34      	ldr	r3, [pc, #208]	; (80006dc <SystemInit+0x100>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 030f 	bic.w	r3, r3, #15
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x100>)
 8000612:	f043 0307 	orr.w	r3, r3, #7
 8000616:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000618:	4b31      	ldr	r3, [pc, #196]	; (80006e0 <SystemInit+0x104>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a30      	ldr	r2, [pc, #192]	; (80006e0 <SystemInit+0x104>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x104>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800062a:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <SystemInit+0x104>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	492c      	ldr	r1, [pc, #176]	; (80006e0 <SystemInit+0x104>)
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <SystemInit+0x108>)
 8000632:	4013      	ands	r3, r2
 8000634:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000636:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemInit+0x100>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemInit+0x100>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	4a24      	ldr	r2, [pc, #144]	; (80006dc <SystemInit+0x100>)
 800064c:	f043 0307 	orr.w	r3, r3, #7
 8000650:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000652:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemInit+0x104>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <SystemInit+0x104>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <SystemInit+0x104>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <SystemInit+0x104>)
 8000666:	4a20      	ldr	r2, [pc, #128]	; (80006e8 <SystemInit+0x10c>)
 8000668:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <SystemInit+0x104>)
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <SystemInit+0x110>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <SystemInit+0x104>)
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <SystemInit+0x114>)
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <SystemInit+0x104>)
 8000678:	2200      	movs	r2, #0
 800067a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <SystemInit+0x104>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <SystemInit+0x114>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <SystemInit+0x104>)
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <SystemInit+0x104>)
 800068a:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <SystemInit+0x114>)
 800068c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <SystemInit+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <SystemInit+0x104>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <SystemInit+0x104>)
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <SystemInit+0x104>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x118>)
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <SystemInit+0x118>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <SystemInit+0x11c>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x120>)
 80006b8:	4013      	ands	r3, r2
 80006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006be:	d202      	bcs.n	80006c6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <SystemInit+0x124>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <SystemInit+0x128>)
 80006c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006cc:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00
 80006dc:	52002000 	.word	0x52002000
 80006e0:	58024400 	.word	0x58024400
 80006e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e8:	02020200 	.word	0x02020200
 80006ec:	01ff0000 	.word	0x01ff0000
 80006f0:	01010280 	.word	0x01010280
 80006f4:	580000c0 	.word	0x580000c0
 80006f8:	5c001000 	.word	0x5c001000
 80006fc:	ffff0000 	.word	0xffff0000
 8000700:	51008108 	.word	0x51008108
 8000704:	52004000 	.word	0x52004000

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800070e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000712:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000714:	bf00      	nop
 8000716:	4b2d      	ldr	r3, [pc, #180]	; (80007cc <main+0xc4>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800071e:	2b00      	cmp	r3, #0
 8000720:	d004      	beq.n	800072c <main+0x24>
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	1e5a      	subs	r2, r3, #1
 8000726:	607a      	str	r2, [r7, #4]
 8000728:	2b00      	cmp	r3, #0
 800072a:	dcf4      	bgt.n	8000716 <main+0xe>
  if ( timeout < 0 )
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2b00      	cmp	r3, #0
 8000730:	da01      	bge.n	8000736 <main+0x2e>
  {
  Error_Handler();
 8000732:	f000 fa21 	bl	8000b78 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000736:	f000 fc4f 	bl	8000fd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073a:	f000 f84d 	bl	80007d8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800073e:	4b23      	ldr	r3, [pc, #140]	; (80007cc <main+0xc4>)
 8000740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000744:	4a21      	ldr	r2, [pc, #132]	; (80007cc <main+0xc4>)
 8000746:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800074a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800074e:	4b1f      	ldr	r3, [pc, #124]	; (80007cc <main+0xc4>)
 8000750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000758:	603b      	str	r3, [r7, #0]
 800075a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800075c:	2000      	movs	r0, #0
 800075e:	f001 fbfd 	bl	8001f5c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000762:	2100      	movs	r1, #0
 8000764:	2000      	movs	r0, #0
 8000766:	f001 fc13 	bl	8001f90 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800076a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800076e:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000770:	bf00      	nop
 8000772:	4b16      	ldr	r3, [pc, #88]	; (80007cc <main+0xc4>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d104      	bne.n	8000788 <main+0x80>
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	1e5a      	subs	r2, r3, #1
 8000782:	607a      	str	r2, [r7, #4]
 8000784:	2b00      	cmp	r3, #0
 8000786:	dcf4      	bgt.n	8000772 <main+0x6a>
if ( timeout < 0 )
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2b00      	cmp	r3, #0
 800078c:	da01      	bge.n	8000792 <main+0x8a>
{
Error_Handler();
 800078e:	f000 f9f3 	bl	8000b78 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000792:	f000 f96f 	bl	8000a74 <MX_GPIO_Init>
  MX_ETH_Init();
 8000796:	f000 f8a3 	bl	80008e0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800079a:	f000 f8ed 	bl	8000978 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800079e:	f000 f937 	bl	8000a10 <MX_USB_OTG_FS_PCD_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      if(HAL_GetTick() - timemsM7 > 1000)
 80007a2:	f000 fc9f 	bl	80010e4 <HAL_GetTick>
 80007a6:	4602      	mov	r2, r0
 80007a8:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <main+0xc8>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80007b2:	d9f6      	bls.n	80007a2 <main+0x9a>
      {
          timemsM7 = HAL_GetTick();
 80007b4:	f000 fc96 	bl	80010e4 <HAL_GetTick>
 80007b8:	4603      	mov	r3, r0
 80007ba:	4a05      	ldr	r2, [pc, #20]	; (80007d0 <main+0xc8>)
 80007bc:	6013      	str	r3, [r2, #0]
          HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80007be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007c2:	4804      	ldr	r0, [pc, #16]	; (80007d4 <main+0xcc>)
 80007c4:	f001 fbaf 	bl	8001f26 <HAL_GPIO_TogglePin>
      if(HAL_GetTick() - timemsM7 > 1000)
 80007c8:	e7eb      	b.n	80007a2 <main+0x9a>
 80007ca:	bf00      	nop
 80007cc:	58024400 	.word	0x58024400
 80007d0:	24000770 	.word	0x24000770
 80007d4:	58020400 	.word	0x58020400

080007d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b09c      	sub	sp, #112	; 0x70
 80007dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e2:	224c      	movs	r2, #76	; 0x4c
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f005 fc58 	bl	800609c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	2220      	movs	r2, #32
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f005 fc52 	bl	800609c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007f8:	2004      	movs	r0, #4
 80007fa:	f001 fd25 	bl	8002248 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007fe:	2300      	movs	r3, #0
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	4b34      	ldr	r3, [pc, #208]	; (80008d4 <SystemClock_Config+0xfc>)
 8000804:	699b      	ldr	r3, [r3, #24]
 8000806:	4a33      	ldr	r2, [pc, #204]	; (80008d4 <SystemClock_Config+0xfc>)
 8000808:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800080c:	6193      	str	r3, [r2, #24]
 800080e:	4b31      	ldr	r3, [pc, #196]	; (80008d4 <SystemClock_Config+0xfc>)
 8000810:	699b      	ldr	r3, [r3, #24]
 8000812:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000816:	603b      	str	r3, [r7, #0]
 8000818:	4b2f      	ldr	r3, [pc, #188]	; (80008d8 <SystemClock_Config+0x100>)
 800081a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800081c:	4a2e      	ldr	r2, [pc, #184]	; (80008d8 <SystemClock_Config+0x100>)
 800081e:	f043 0301 	orr.w	r3, r3, #1
 8000822:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000824:	4b2c      	ldr	r3, [pc, #176]	; (80008d8 <SystemClock_Config+0x100>)
 8000826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000828:	f003 0301 	and.w	r3, r3, #1
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000830:	bf00      	nop
 8000832:	4b28      	ldr	r3, [pc, #160]	; (80008d4 <SystemClock_Config+0xfc>)
 8000834:	699b      	ldr	r3, [r3, #24]
 8000836:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800083a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800083e:	d1f8      	bne.n	8000832 <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000840:	4b26      	ldr	r3, [pc, #152]	; (80008dc <SystemClock_Config+0x104>)
 8000842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000844:	f023 0303 	bic.w	r3, r3, #3
 8000848:	4a24      	ldr	r2, [pc, #144]	; (80008dc <SystemClock_Config+0x104>)
 800084a:	f043 0302 	orr.w	r3, r3, #2
 800084e:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000850:	2301      	movs	r3, #1
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000854:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000858:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085a:	2302      	movs	r3, #2
 800085c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800085e:	2302      	movs	r3, #2
 8000860:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000862:	2301      	movs	r3, #1
 8000864:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000866:	2378      	movs	r3, #120	; 0x78
 8000868:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800086a:	2302      	movs	r3, #2
 800086c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800086e:	2302      	movs	r3, #2
 8000870:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000872:	2302      	movs	r3, #2
 8000874:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000876:	230c      	movs	r3, #12
 8000878:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800087a:	2300      	movs	r3, #0
 800087c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000882:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000886:	4618      	mov	r0, r3
 8000888:	f001 fd48 	bl	800231c <HAL_RCC_OscConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000892:	f000 f971 	bl	8000b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000896:	233f      	movs	r3, #63	; 0x3f
 8000898:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800089a:	2303      	movs	r3, #3
 800089c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80008a2:	2308      	movs	r3, #8
 80008a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80008a6:	2340      	movs	r3, #64	; 0x40
 80008a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008aa:	2340      	movs	r3, #64	; 0x40
 80008ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80008ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80008b4:	2340      	movs	r3, #64	; 0x40
 80008b6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008b8:	1d3b      	adds	r3, r7, #4
 80008ba:	2104      	movs	r1, #4
 80008bc:	4618      	mov	r0, r3
 80008be:	f002 f95b 	bl	8002b78 <HAL_RCC_ClockConfig>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80008c8:	f000 f956 	bl	8000b78 <Error_Handler>
  }
}
 80008cc:	bf00      	nop
 80008ce:	3770      	adds	r7, #112	; 0x70
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	58024800 	.word	0x58024800
 80008d8:	58000400 	.word	0x58000400
 80008dc:	58024400 	.word	0x58024400

080008e0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008e4:	4b1e      	ldr	r3, [pc, #120]	; (8000960 <MX_ETH_Init+0x80>)
 80008e6:	4a1f      	ldr	r2, [pc, #124]	; (8000964 <MX_ETH_Init+0x84>)
 80008e8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008ea:	4b1f      	ldr	r3, [pc, #124]	; (8000968 <MX_ETH_Init+0x88>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008f0:	4b1d      	ldr	r3, [pc, #116]	; (8000968 <MX_ETH_Init+0x88>)
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008f6:	4b1c      	ldr	r3, [pc, #112]	; (8000968 <MX_ETH_Init+0x88>)
 80008f8:	22e1      	movs	r2, #225	; 0xe1
 80008fa:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008fc:	4b1a      	ldr	r3, [pc, #104]	; (8000968 <MX_ETH_Init+0x88>)
 80008fe:	2200      	movs	r2, #0
 8000900:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000902:	4b19      	ldr	r3, [pc, #100]	; (8000968 <MX_ETH_Init+0x88>)
 8000904:	2200      	movs	r2, #0
 8000906:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000908:	4b17      	ldr	r3, [pc, #92]	; (8000968 <MX_ETH_Init+0x88>)
 800090a:	2200      	movs	r2, #0
 800090c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800090e:	4b14      	ldr	r3, [pc, #80]	; (8000960 <MX_ETH_Init+0x80>)
 8000910:	4a15      	ldr	r2, [pc, #84]	; (8000968 <MX_ETH_Init+0x88>)
 8000912:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000914:	4b12      	ldr	r3, [pc, #72]	; (8000960 <MX_ETH_Init+0x80>)
 8000916:	2201      	movs	r2, #1
 8000918:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800091a:	4b11      	ldr	r3, [pc, #68]	; (8000960 <MX_ETH_Init+0x80>)
 800091c:	4a13      	ldr	r2, [pc, #76]	; (800096c <MX_ETH_Init+0x8c>)
 800091e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000920:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <MX_ETH_Init+0x80>)
 8000922:	4a13      	ldr	r2, [pc, #76]	; (8000970 <MX_ETH_Init+0x90>)
 8000924:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000926:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <MX_ETH_Init+0x80>)
 8000928:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800092c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800092e:	480c      	ldr	r0, [pc, #48]	; (8000960 <MX_ETH_Init+0x80>)
 8000930:	f000 fd0c 	bl	800134c <HAL_ETH_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800093a:	f000 f91d 	bl	8000b78 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800093e:	2238      	movs	r2, #56	; 0x38
 8000940:	2100      	movs	r1, #0
 8000942:	480c      	ldr	r0, [pc, #48]	; (8000974 <MX_ETH_Init+0x94>)
 8000944:	f005 fbaa 	bl	800609c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000948:	4b0a      	ldr	r3, [pc, #40]	; (8000974 <MX_ETH_Init+0x94>)
 800094a:	2221      	movs	r2, #33	; 0x21
 800094c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800094e:	4b09      	ldr	r3, [pc, #36]	; (8000974 <MX_ETH_Init+0x94>)
 8000950:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000954:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000956:	4b07      	ldr	r3, [pc, #28]	; (8000974 <MX_ETH_Init+0x94>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	24000124 	.word	0x24000124
 8000964:	40028000 	.word	0x40028000
 8000968:	24000774 	.word	0x24000774
 800096c:	24000070 	.word	0x24000070
 8000970:	24000010 	.word	0x24000010
 8000974:	240000ec 	.word	0x240000ec

08000978 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800097c:	4b22      	ldr	r3, [pc, #136]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 800097e:	4a23      	ldr	r2, [pc, #140]	; (8000a0c <MX_USART3_UART_Init+0x94>)
 8000980:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000982:	4b21      	ldr	r3, [pc, #132]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 8000984:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000988:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800098a:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000990:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 8000992:	2200      	movs	r2, #0
 8000994:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000996:	4b1c      	ldr	r3, [pc, #112]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800099c:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 800099e:	220c      	movs	r2, #12
 80009a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009a2:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a8:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ae:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009b4:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ba:	4b13      	ldr	r3, [pc, #76]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009bc:	2200      	movs	r2, #0
 80009be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009c0:	4811      	ldr	r0, [pc, #68]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009c2:	f003 ffcd 	bl	8004960 <HAL_UART_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80009cc:	f000 f8d4 	bl	8000b78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d0:	2100      	movs	r1, #0
 80009d2:	480d      	ldr	r0, [pc, #52]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009d4:	f004 ff6a 	bl	80058ac <HAL_UARTEx_SetTxFifoThreshold>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009de:	f000 f8cb 	bl	8000b78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009e2:	2100      	movs	r1, #0
 80009e4:	4808      	ldr	r0, [pc, #32]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009e6:	f004 ff9f 	bl	8005928 <HAL_UARTEx_SetRxFifoThreshold>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009f0:	f000 f8c2 	bl	8000b78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009f4:	4804      	ldr	r0, [pc, #16]	; (8000a08 <MX_USART3_UART_Init+0x90>)
 80009f6:	f004 ff20 	bl	800583a <HAL_UARTEx_DisableFifoMode>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a00:	f000 f8ba 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a04:	bf00      	nop
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	240001d4 	.word	0x240001d4
 8000a0c:	40004800 	.word	0x40004800

08000a10 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a14:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a16:	4a16      	ldr	r2, [pc, #88]	; (8000a70 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000a18:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a1c:	2209      	movs	r2, #9
 8000a1e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a20:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a22:	2202      	movs	r2, #2
 8000a24:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a26:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a2e:	2202      	movs	r2, #2
 8000a30:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a58:	f001 faae 	bl	8001fb8 <HAL_PCD_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000a62:	f000 f889 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	24000264 	.word	0x24000264
 8000a70:	40080000 	.word	0x40080000

08000a74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08c      	sub	sp, #48	; 0x30
 8000a78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7a:	f107 031c 	add.w	r3, r7, #28
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
 8000a88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8a:	4b39      	ldr	r3, [pc, #228]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a90:	4a37      	ldr	r2, [pc, #220]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000a92:	f043 0304 	orr.w	r3, r3, #4
 8000a96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a9a:	4b35      	ldr	r3, [pc, #212]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000a9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa0:	f003 0304 	and.w	r3, r3, #4
 8000aa4:	61bb      	str	r3, [r7, #24]
 8000aa6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aa8:	4b31      	ldr	r3, [pc, #196]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aae:	4a30      	ldr	r2, [pc, #192]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000ab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ab4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ab8:	4b2d      	ldr	r3, [pc, #180]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ac2:	617b      	str	r3, [r7, #20]
 8000ac4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	4b2a      	ldr	r3, [pc, #168]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000acc:	4a28      	ldr	r2, [pc, #160]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ad6:	4b26      	ldr	r3, [pc, #152]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae4:	4b22      	ldr	r3, [pc, #136]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aea:	4a21      	ldr	r2, [pc, #132]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000aec:	f043 0302 	orr.w	r3, r3, #2
 8000af0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000af4:	4b1e      	ldr	r3, [pc, #120]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b02:	4b1b      	ldr	r3, [pc, #108]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b08:	4a19      	ldr	r2, [pc, #100]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000b0a:	f043 0308 	orr.w	r3, r3, #8
 8000b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b12:	4b17      	ldr	r3, [pc, #92]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b18:	f003 0308 	and.w	r3, r3, #8
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b20:	4b13      	ldr	r3, [pc, #76]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b26:	4a12      	ldr	r2, [pc, #72]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000b28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <MX_GPIO_Init+0xfc>)
 8000b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b44:	480b      	ldr	r0, [pc, #44]	; (8000b74 <MX_GPIO_Init+0x100>)
 8000b46:	f001 f9d5 	bl	8001ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000b4a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b50:	2301      	movs	r3, #1
 8000b52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000b5c:	f107 031c 	add.w	r3, r7, #28
 8000b60:	4619      	mov	r1, r3
 8000b62:	4804      	ldr	r0, [pc, #16]	; (8000b74 <MX_GPIO_Init+0x100>)
 8000b64:	f001 f816 	bl	8001b94 <HAL_GPIO_Init>

}
 8000b68:	bf00      	nop
 8000b6a:	3730      	adds	r7, #48	; 0x30
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	58024400 	.word	0x58024400
 8000b74:	58020400 	.word	0x58020400

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b7c:	b672      	cpsid	i
}
 8000b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <Error_Handler+0x8>
	...

08000b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8a:	4b0a      	ldr	r3, [pc, #40]	; (8000bb4 <HAL_MspInit+0x30>)
 8000b8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000b90:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <HAL_MspInit+0x30>)
 8000b92:	f043 0302 	orr.w	r3, r3, #2
 8000b96:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_MspInit+0x30>)
 8000b9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ba0:	f003 0302 	and.w	r3, r3, #2
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	58024400 	.word	0x58024400

08000bb8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08e      	sub	sp, #56	; 0x38
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a59      	ldr	r2, [pc, #356]	; (8000d3c <HAL_ETH_MspInit+0x184>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	f040 80ab 	bne.w	8000d32 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000bdc:	4b58      	ldr	r3, [pc, #352]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000bde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000be2:	4a57      	ldr	r2, [pc, #348]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000be4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000be8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000bec:	4b54      	ldr	r3, [pc, #336]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000bee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000bf2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bf6:	623b      	str	r3, [r7, #32]
 8000bf8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000bfa:	4b51      	ldr	r3, [pc, #324]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000bfc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c00:	4a4f      	ldr	r2, [pc, #316]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c06:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c0a:	4b4d      	ldr	r3, [pc, #308]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c14:	61fb      	str	r3, [r7, #28]
 8000c16:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000c18:	4b49      	ldr	r3, [pc, #292]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c1e:	4a48      	ldr	r2, [pc, #288]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c24:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c28:	4b45      	ldr	r3, [pc, #276]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c2a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c32:	61bb      	str	r3, [r7, #24]
 8000c34:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c36:	4b42      	ldr	r3, [pc, #264]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c3c:	4a40      	ldr	r2, [pc, #256]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c3e:	f043 0304 	orr.w	r3, r3, #4
 8000c42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c46:	4b3e      	ldr	r3, [pc, #248]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c54:	4b3a      	ldr	r3, [pc, #232]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c5a:	4a39      	ldr	r2, [pc, #228]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c64:	4b36      	ldr	r3, [pc, #216]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	4b33      	ldr	r3, [pc, #204]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c78:	4a31      	ldr	r2, [pc, #196]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c7a:	f043 0302 	orr.w	r3, r3, #2
 8000c7e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c82:	4b2f      	ldr	r3, [pc, #188]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c88:	f003 0302 	and.w	r3, r3, #2
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c90:	4b2b      	ldr	r3, [pc, #172]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c96:	4a2a      	ldr	r2, [pc, #168]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000c98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ca0:	4b27      	ldr	r3, [pc, #156]	; (8000d40 <HAL_ETH_MspInit+0x188>)
 8000ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000caa:	60bb      	str	r3, [r7, #8]
 8000cac:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000cae:	2332      	movs	r3, #50	; 0x32
 8000cb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cbe:	230b      	movs	r3, #11
 8000cc0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	481e      	ldr	r0, [pc, #120]	; (8000d44 <HAL_ETH_MspInit+0x18c>)
 8000cca:	f000 ff63 	bl	8001b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000cce:	2386      	movs	r3, #134	; 0x86
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cde:	230b      	movs	r3, #11
 8000ce0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4817      	ldr	r0, [pc, #92]	; (8000d48 <HAL_ETH_MspInit+0x190>)
 8000cea:	f000 ff53 	bl	8001b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000cee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d00:	230b      	movs	r3, #11
 8000d02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4810      	ldr	r0, [pc, #64]	; (8000d4c <HAL_ETH_MspInit+0x194>)
 8000d0c:	f000 ff42 	bl	8001b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d10:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	2302      	movs	r3, #2
 8000d18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d22:	230b      	movs	r3, #11
 8000d24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4808      	ldr	r0, [pc, #32]	; (8000d50 <HAL_ETH_MspInit+0x198>)
 8000d2e:	f000 ff31 	bl	8001b94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d32:	bf00      	nop
 8000d34:	3738      	adds	r7, #56	; 0x38
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40028000 	.word	0x40028000
 8000d40:	58024400 	.word	0x58024400
 8000d44:	58020800 	.word	0x58020800
 8000d48:	58020000 	.word	0x58020000
 8000d4c:	58020400 	.word	0x58020400
 8000d50:	58021800 	.word	0x58021800

08000d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b0b8      	sub	sp, #224	; 0xe0
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d6c:	f107 0310 	add.w	r3, r7, #16
 8000d70:	22bc      	movs	r2, #188	; 0xbc
 8000d72:	2100      	movs	r1, #0
 8000d74:	4618      	mov	r0, r3
 8000d76:	f005 f991 	bl	800609c <memset>
  if(huart->Instance==USART3)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a25      	ldr	r2, [pc, #148]	; (8000e14 <HAL_UART_MspInit+0xc0>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d142      	bne.n	8000e0a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d84:	2302      	movs	r3, #2
 8000d86:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d8e:	f107 0310 	add.w	r3, r7, #16
 8000d92:	4618      	mov	r0, r3
 8000d94:	f002 fa7c 	bl	8003290 <HAL_RCCEx_PeriphCLKConfig>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d9e:	f7ff feeb 	bl	8000b78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000da2:	4b1d      	ldr	r3, [pc, #116]	; (8000e18 <HAL_UART_MspInit+0xc4>)
 8000da4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000da8:	4a1b      	ldr	r2, [pc, #108]	; (8000e18 <HAL_UART_MspInit+0xc4>)
 8000daa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dae:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000db2:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <HAL_UART_MspInit+0xc4>)
 8000db4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000db8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc0:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <HAL_UART_MspInit+0xc4>)
 8000dc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dc6:	4a14      	ldr	r2, [pc, #80]	; (8000e18 <HAL_UART_MspInit+0xc4>)
 8000dc8:	f043 0308 	orr.w	r3, r3, #8
 8000dcc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dd0:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <HAL_UART_MspInit+0xc4>)
 8000dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000dde:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000de2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de6:	2302      	movs	r3, #2
 8000de8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000df8:	2307      	movs	r3, #7
 8000dfa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dfe:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e02:	4619      	mov	r1, r3
 8000e04:	4805      	ldr	r0, [pc, #20]	; (8000e1c <HAL_UART_MspInit+0xc8>)
 8000e06:	f000 fec5 	bl	8001b94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e0a:	bf00      	nop
 8000e0c:	37e0      	adds	r7, #224	; 0xe0
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40004800 	.word	0x40004800
 8000e18:	58024400 	.word	0x58024400
 8000e1c:	58020c00 	.word	0x58020c00

08000e20 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b0b8      	sub	sp, #224	; 0xe0
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	22bc      	movs	r2, #188	; 0xbc
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f005 f92b 	bl	800609c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a36      	ldr	r2, [pc, #216]	; (8000f24 <HAL_PCD_MspInit+0x104>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d165      	bne.n	8000f1c <HAL_PCD_MspInit+0xfc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000e50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e54:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 8000e5a:	2318      	movs	r3, #24
 8000e5c:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000e62:	2304      	movs	r3, #4
 8000e64:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000e66:	2302      	movs	r3, #2
 8000e68:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000e6a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e6e:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000e70:	2300      	movs	r3, #0
 8000e72:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000e74:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000e78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	4618      	mov	r0, r3
 8000e82:	f002 fa05 	bl	8003290 <HAL_RCCEx_PeriphCLKConfig>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000e8c:	f7ff fe74 	bl	8000b78 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000e90:	f001 fa34 	bl	80022fc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e94:	4b24      	ldr	r3, [pc, #144]	; (8000f28 <HAL_PCD_MspInit+0x108>)
 8000e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e9a:	4a23      	ldr	r2, [pc, #140]	; (8000f28 <HAL_PCD_MspInit+0x108>)
 8000e9c:	f043 0301 	orr.w	r3, r3, #1
 8000ea0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ea4:	4b20      	ldr	r3, [pc, #128]	; (8000f28 <HAL_PCD_MspInit+0x108>)
 8000ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000eb2:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000eb6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000ecc:	230a      	movs	r3, #10
 8000ece:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4814      	ldr	r0, [pc, #80]	; (8000f2c <HAL_PCD_MspInit+0x10c>)
 8000eda:	f000 fe5b 	bl	8001b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ede:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ee2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480c      	ldr	r0, [pc, #48]	; (8000f2c <HAL_PCD_MspInit+0x10c>)
 8000efa:	f000 fe4b 	bl	8001b94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000efe:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_PCD_MspInit+0x108>)
 8000f00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f04:	4a08      	ldr	r2, [pc, #32]	; (8000f28 <HAL_PCD_MspInit+0x108>)
 8000f06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f0a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f0e:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <HAL_PCD_MspInit+0x108>)
 8000f10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000f1c:	bf00      	nop
 8000f1e:	37e0      	adds	r7, #224	; 0xe0
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40080000 	.word	0x40080000
 8000f28:	58024400 	.word	0x58024400
 8000f2c:	58020000 	.word	0x58020000

08000f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f34:	e7fe      	b.n	8000f34 <NMI_Handler+0x4>

08000f36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <HardFault_Handler+0x4>

08000f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <MemManage_Handler+0x4>

08000f42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f42:	b480      	push	{r7}
 8000f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f46:	e7fe      	b.n	8000f46 <BusFault_Handler+0x4>

08000f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <UsageFault_Handler+0x4>

08000f4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr

08000f6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f7c:	f000 f89e 	bl	80010bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fbc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f88:	f7ff fb28 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f8c:	480c      	ldr	r0, [pc, #48]	; (8000fc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f8e:	490d      	ldr	r1, [pc, #52]	; (8000fc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f90:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f94:	e002      	b.n	8000f9c <LoopCopyDataInit>

08000f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9a:	3304      	adds	r3, #4

08000f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa0:	d3f9      	bcc.n	8000f96 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fa4:	4c0a      	ldr	r4, [pc, #40]	; (8000fd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa8:	e001      	b.n	8000fae <LoopFillZerobss>

08000faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fac:	3204      	adds	r2, #4

08000fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb0:	d3fb      	bcc.n	8000faa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fb2:	f005 f84f 	bl	8006054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fb6:	f7ff fba7 	bl	8000708 <main>
  bx  lr
 8000fba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fbc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000fc0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000fc4:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000fc8:	0800610c 	.word	0x0800610c
  ldr r2, =_sbss
 8000fcc:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000fd0:	24000780 	.word	0x24000780

08000fd4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd4:	e7fe      	b.n	8000fd4 <ADC3_IRQHandler>
	...

08000fd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fde:	2003      	movs	r0, #3
 8000fe0:	f000 f982 	bl	80012e8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fe4:	f001 ff7e 	bl	8002ee4 <HAL_RCC_GetSysClockFreq>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	4b15      	ldr	r3, [pc, #84]	; (8001040 <HAL_Init+0x68>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	0a1b      	lsrs	r3, r3, #8
 8000ff0:	f003 030f 	and.w	r3, r3, #15
 8000ff4:	4913      	ldr	r1, [pc, #76]	; (8001044 <HAL_Init+0x6c>)
 8000ff6:	5ccb      	ldrb	r3, [r1, r3]
 8000ff8:	f003 031f 	and.w	r3, r3, #31
 8000ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8001000:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001002:	4b0f      	ldr	r3, [pc, #60]	; (8001040 <HAL_Init+0x68>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f003 030f 	and.w	r3, r3, #15
 800100a:	4a0e      	ldr	r2, [pc, #56]	; (8001044 <HAL_Init+0x6c>)
 800100c:	5cd3      	ldrb	r3, [r2, r3]
 800100e:	f003 031f 	and.w	r3, r3, #31
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	fa22 f303 	lsr.w	r3, r2, r3
 8001018:	4a0b      	ldr	r2, [pc, #44]	; (8001048 <HAL_Init+0x70>)
 800101a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800101c:	4a0b      	ldr	r2, [pc, #44]	; (800104c <HAL_Init+0x74>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001022:	2000      	movs	r0, #0
 8001024:	f000 f814 	bl	8001050 <HAL_InitTick>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e002      	b.n	8001038 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001032:	f7ff fda7 	bl	8000b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001036:	2300      	movs	r3, #0
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	58024400 	.word	0x58024400
 8001044:	080060c4 	.word	0x080060c4
 8001048:	24000004 	.word	0x24000004
 800104c:	24000000 	.word	0x24000000

08001050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001058:	4b15      	ldr	r3, [pc, #84]	; (80010b0 <HAL_InitTick+0x60>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e021      	b.n	80010a8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001064:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <HAL_InitTick+0x64>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <HAL_InitTick+0x60>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4619      	mov	r1, r3
 800106e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001072:	fbb3 f3f1 	udiv	r3, r3, r1
 8001076:	fbb2 f3f3 	udiv	r3, r2, r3
 800107a:	4618      	mov	r0, r3
 800107c:	f000 f959 	bl	8001332 <HAL_SYSTICK_Config>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e00e      	b.n	80010a8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b0f      	cmp	r3, #15
 800108e:	d80a      	bhi.n	80010a6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001090:	2200      	movs	r2, #0
 8001092:	6879      	ldr	r1, [r7, #4]
 8001094:	f04f 30ff 	mov.w	r0, #4294967295
 8001098:	f000 f931 	bl	80012fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800109c:	4a06      	ldr	r2, [pc, #24]	; (80010b8 <HAL_InitTick+0x68>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e000      	b.n	80010a8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	2400000c 	.word	0x2400000c
 80010b4:	24000000 	.word	0x24000000
 80010b8:	24000008 	.word	0x24000008

080010bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010c0:	4b06      	ldr	r3, [pc, #24]	; (80010dc <HAL_IncTick+0x20>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	461a      	mov	r2, r3
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <HAL_IncTick+0x24>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4413      	add	r3, r2
 80010cc:	4a04      	ldr	r2, [pc, #16]	; (80010e0 <HAL_IncTick+0x24>)
 80010ce:	6013      	str	r3, [r2, #0]
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	2400000c 	.word	0x2400000c
 80010e0:	2400077c 	.word	0x2400077c

080010e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  return uwTick;
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <HAL_GetTick+0x14>)
 80010ea:	681b      	ldr	r3, [r3, #0]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	2400077c 	.word	0x2400077c

080010fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001104:	f7ff ffee 	bl	80010e4 <HAL_GetTick>
 8001108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001114:	d005      	beq.n	8001122 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001116:	4b0a      	ldr	r3, [pc, #40]	; (8001140 <HAL_Delay+0x44>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	461a      	mov	r2, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4413      	add	r3, r2
 8001120:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001122:	bf00      	nop
 8001124:	f7ff ffde 	bl	80010e4 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	429a      	cmp	r2, r3
 8001132:	d8f7      	bhi.n	8001124 <HAL_Delay+0x28>
  {
  }
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2400000c 	.word	0x2400000c

08001144 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001148:	4b03      	ldr	r3, [pc, #12]	; (8001158 <HAL_GetREVID+0x14>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	0c1b      	lsrs	r3, r3, #16
}
 800114e:	4618      	mov	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	5c001000 	.word	0x5c001000

0800115c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800116c:	4904      	ldr	r1, [pc, #16]	; (8001180 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4313      	orrs	r3, r2
 8001172:	604b      	str	r3, [r1, #4]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	58000400 	.word	0x58000400

08001184 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001194:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <__NVIC_SetPriorityGrouping+0x40>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800119a:	68ba      	ldr	r2, [r7, #8]
 800119c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011a0:	4013      	ands	r3, r2
 80011a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <__NVIC_SetPriorityGrouping+0x44>)
 80011ae:	4313      	orrs	r3, r2
 80011b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011b2:	4a04      	ldr	r2, [pc, #16]	; (80011c4 <__NVIC_SetPriorityGrouping+0x40>)
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	60d3      	str	r3, [r2, #12]
}
 80011b8:	bf00      	nop
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	e000ed00 	.word	0xe000ed00
 80011c8:	05fa0000 	.word	0x05fa0000

080011cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <__NVIC_GetPriorityGrouping+0x18>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	0a1b      	lsrs	r3, r3, #8
 80011d6:	f003 0307 	and.w	r3, r3, #7
}
 80011da:	4618      	mov	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	6039      	str	r1, [r7, #0]
 80011f2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	db0a      	blt.n	8001212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	490c      	ldr	r1, [pc, #48]	; (8001234 <__NVIC_SetPriority+0x4c>)
 8001202:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001206:	0112      	lsls	r2, r2, #4
 8001208:	b2d2      	uxtb	r2, r2
 800120a:	440b      	add	r3, r1
 800120c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001210:	e00a      	b.n	8001228 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4908      	ldr	r1, [pc, #32]	; (8001238 <__NVIC_SetPriority+0x50>)
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	f003 030f 	and.w	r3, r3, #15
 800121e:	3b04      	subs	r3, #4
 8001220:	0112      	lsls	r2, r2, #4
 8001222:	b2d2      	uxtb	r2, r2
 8001224:	440b      	add	r3, r1
 8001226:	761a      	strb	r2, [r3, #24]
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	e000e100 	.word	0xe000e100
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800123c:	b480      	push	{r7}
 800123e:	b089      	sub	sp, #36	; 0x24
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	f1c3 0307 	rsb	r3, r3, #7
 8001256:	2b04      	cmp	r3, #4
 8001258:	bf28      	it	cs
 800125a:	2304      	movcs	r3, #4
 800125c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	3304      	adds	r3, #4
 8001262:	2b06      	cmp	r3, #6
 8001264:	d902      	bls.n	800126c <NVIC_EncodePriority+0x30>
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	3b03      	subs	r3, #3
 800126a:	e000      	b.n	800126e <NVIC_EncodePriority+0x32>
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001270:	f04f 32ff 	mov.w	r2, #4294967295
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	43da      	mvns	r2, r3
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	401a      	ands	r2, r3
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001284:	f04f 31ff 	mov.w	r1, #4294967295
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	fa01 f303 	lsl.w	r3, r1, r3
 800128e:	43d9      	mvns	r1, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001294:	4313      	orrs	r3, r2
         );
}
 8001296:	4618      	mov	r0, r3
 8001298:	3724      	adds	r7, #36	; 0x24
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
	...

080012a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012b4:	d301      	bcc.n	80012ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012b6:	2301      	movs	r3, #1
 80012b8:	e00f      	b.n	80012da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ba:	4a0a      	ldr	r2, [pc, #40]	; (80012e4 <SysTick_Config+0x40>)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3b01      	subs	r3, #1
 80012c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012c2:	210f      	movs	r1, #15
 80012c4:	f04f 30ff 	mov.w	r0, #4294967295
 80012c8:	f7ff ff8e 	bl	80011e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012cc:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <SysTick_Config+0x40>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012d2:	4b04      	ldr	r3, [pc, #16]	; (80012e4 <SysTick_Config+0x40>)
 80012d4:	2207      	movs	r2, #7
 80012d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	e000e010 	.word	0xe000e010

080012e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff47 	bl	8001184 <__NVIC_SetPriorityGrouping>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b086      	sub	sp, #24
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800130c:	f7ff ff5e 	bl	80011cc <__NVIC_GetPriorityGrouping>
 8001310:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	68b9      	ldr	r1, [r7, #8]
 8001316:	6978      	ldr	r0, [r7, #20]
 8001318:	f7ff ff90 	bl	800123c <NVIC_EncodePriority>
 800131c:	4602      	mov	r2, r0
 800131e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001322:	4611      	mov	r1, r2
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff ff5f 	bl	80011e8 <__NVIC_SetPriority>
}
 800132a:	bf00      	nop
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b082      	sub	sp, #8
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff ffb2 	bl	80012a4 <SysTick_Config>
 8001340:	4603      	mov	r3, r0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e0cf      	b.n	80014fe <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001364:	2b00      	cmp	r3, #0
 8001366:	d106      	bne.n	8001376 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2223      	movs	r2, #35	; 0x23
 800136c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fc21 	bl	8000bb8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001376:	4b64      	ldr	r3, [pc, #400]	; (8001508 <HAL_ETH_Init+0x1bc>)
 8001378:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800137c:	4a62      	ldr	r2, [pc, #392]	; (8001508 <HAL_ETH_Init+0x1bc>)
 800137e:	f043 0302 	orr.w	r3, r3, #2
 8001382:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001386:	4b60      	ldr	r3, [pc, #384]	; (8001508 <HAL_ETH_Init+0x1bc>)
 8001388:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	7a1b      	ldrb	r3, [r3, #8]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d103      	bne.n	80013a4 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800139c:	2000      	movs	r0, #0
 800139e:	f7ff fedd 	bl	800115c <HAL_SYSCFG_ETHInterfaceSelect>
 80013a2:	e003      	b.n	80013ac <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80013a4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80013a8:	f7ff fed8 	bl	800115c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80013ac:	4b57      	ldr	r3, [pc, #348]	; (800150c <HAL_ETH_Init+0x1c0>)
 80013ae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	f043 0301 	orr.w	r3, r3, #1
 80013c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80013c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013c8:	f7ff fe8c 	bl	80010e4 <HAL_GetTick>
 80013cc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80013ce:	e011      	b.n	80013f4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80013d0:	f7ff fe88 	bl	80010e4 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80013de:	d909      	bls.n	80013f4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2204      	movs	r2, #4
 80013e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	22e0      	movs	r2, #224	; 0xe0
 80013ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e084      	b.n	80014fe <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1e4      	bne.n	80013d0 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f000 f886 	bl	8001518 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800140c:	f001 fee4 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8001410:	4603      	mov	r3, r0
 8001412:	4a3f      	ldr	r2, [pc, #252]	; (8001510 <HAL_ETH_Init+0x1c4>)
 8001414:	fba2 2303 	umull	r2, r3, r2, r3
 8001418:	0c9a      	lsrs	r2, r3, #18
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	3a01      	subs	r2, #1
 8001420:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f000 fa71 	bl	800190c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001432:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001436:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6812      	ldr	r2, [r2, #0]
 800143e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001442:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001446:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	f003 0303 	and.w	r3, r3, #3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d009      	beq.n	800146a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2201      	movs	r2, #1
 800145a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	22e0      	movs	r2, #224	; 0xe0
 8001462:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e049      	b.n	80014fe <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001472:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <HAL_ETH_Init+0x1c8>)
 8001478:	4013      	ands	r3, r2
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	6952      	ldr	r2, [r2, #20]
 800147e:	0051      	lsls	r1, r2, #1
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	430b      	orrs	r3, r1
 8001486:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800148a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f000 fad9 	bl	8001a46 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 fb1f 	bl	8001ad8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	3305      	adds	r3, #5
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	021a      	lsls	r2, r3, #8
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	3304      	adds	r3, #4
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	4619      	mov	r1, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	430a      	orrs	r2, r1
 80014b4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	3303      	adds	r3, #3
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	061a      	lsls	r2, r3, #24
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	3302      	adds	r3, #2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	041b      	lsls	r3, r3, #16
 80014cc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	3301      	adds	r3, #1
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014d8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014e6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014e8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2210      	movs	r2, #16
 80014f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	58024400 	.word	0x58024400
 800150c:	58000400 	.word	0x58000400
 8001510:	431bde83 	.word	0x431bde83
 8001514:	ffff8001 	.word	0xffff8001

08001518 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001528:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001530:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001532:	f001 fe51 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8001536:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	4a1e      	ldr	r2, [pc, #120]	; (80015b4 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d908      	bls.n	8001552 <HAL_ETH_SetMDIOClockRange+0x3a>
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	4a1d      	ldr	r2, [pc, #116]	; (80015b8 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d804      	bhi.n	8001552 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e027      	b.n	80015a2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	4a18      	ldr	r2, [pc, #96]	; (80015b8 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d908      	bls.n	800156c <HAL_ETH_SetMDIOClockRange+0x54>
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	4a17      	ldr	r2, [pc, #92]	; (80015bc <HAL_ETH_SetMDIOClockRange+0xa4>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d204      	bcs.n	800156c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	e01a      	b.n	80015a2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	4a13      	ldr	r2, [pc, #76]	; (80015bc <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d303      	bcc.n	800157c <HAL_ETH_SetMDIOClockRange+0x64>
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d911      	bls.n	80015a0 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	4a10      	ldr	r2, [pc, #64]	; (80015c0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d908      	bls.n	8001596 <HAL_ETH_SetMDIOClockRange+0x7e>
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	4a0f      	ldr	r2, [pc, #60]	; (80015c4 <HAL_ETH_SetMDIOClockRange+0xac>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d804      	bhi.n	8001596 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	e005      	b.n	80015a2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	e000      	b.n	80015a2 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80015a0:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80015ac:	bf00      	nop
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	01312cff 	.word	0x01312cff
 80015b8:	02160ebf 	.word	0x02160ebf
 80015bc:	03938700 	.word	0x03938700
 80015c0:	05f5e0ff 	.word	0x05f5e0ff
 80015c4:	08f0d17f 	.word	0x08f0d17f

080015c8 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80015da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	791b      	ldrb	r3, [r3, #4]
 80015e0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80015e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	7b1b      	ldrb	r3, [r3, #12]
 80015e8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80015ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	7b5b      	ldrb	r3, [r3, #13]
 80015f0:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80015f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	7b9b      	ldrb	r3, [r3, #14]
 80015f8:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80015fa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	7bdb      	ldrb	r3, [r3, #15]
 8001600:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001602:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	7c12      	ldrb	r2, [r2, #16]
 8001608:	2a00      	cmp	r2, #0
 800160a:	d102      	bne.n	8001612 <ETH_SetMACConfig+0x4a>
 800160c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001610:	e000      	b.n	8001614 <ETH_SetMACConfig+0x4c>
 8001612:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001614:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001616:	683a      	ldr	r2, [r7, #0]
 8001618:	7c52      	ldrb	r2, [r2, #17]
 800161a:	2a00      	cmp	r2, #0
 800161c:	d102      	bne.n	8001624 <ETH_SetMACConfig+0x5c>
 800161e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001622:	e000      	b.n	8001626 <ETH_SetMACConfig+0x5e>
 8001624:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001626:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	7c9b      	ldrb	r3, [r3, #18]
 800162c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800162e:	431a      	orrs	r2, r3
               macconf->Speed |
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001634:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800163a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	7f1b      	ldrb	r3, [r3, #28]
 8001640:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001642:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	7f5b      	ldrb	r3, [r3, #29]
 8001648:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800164a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	7f92      	ldrb	r2, [r2, #30]
 8001650:	2a00      	cmp	r2, #0
 8001652:	d102      	bne.n	800165a <ETH_SetMACConfig+0x92>
 8001654:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001658:	e000      	b.n	800165c <ETH_SetMACConfig+0x94>
 800165a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800165c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	7fdb      	ldrb	r3, [r3, #31]
 8001662:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001664:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	f892 2020 	ldrb.w	r2, [r2, #32]
 800166c:	2a00      	cmp	r2, #0
 800166e:	d102      	bne.n	8001676 <ETH_SetMACConfig+0xae>
 8001670:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001674:	e000      	b.n	8001678 <ETH_SetMACConfig+0xb0>
 8001676:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001678:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800167e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001686:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001688:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 800168e:	4313      	orrs	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4b56      	ldr	r3, [pc, #344]	; (80017f4 <ETH_SetMACConfig+0x22c>)
 800169a:	4013      	ands	r3, r2
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	68f9      	ldr	r1, [r7, #12]
 80016a2:	430b      	orrs	r3, r1
 80016a4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016aa:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80016b2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80016b4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80016bc:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80016be:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80016c6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80016c8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80016d0:	2a00      	cmp	r2, #0
 80016d2:	d102      	bne.n	80016da <ETH_SetMACConfig+0x112>
 80016d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016d8:	e000      	b.n	80016dc <ETH_SetMACConfig+0x114>
 80016da:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80016dc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80016e2:	4313      	orrs	r3, r2
 80016e4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	4b42      	ldr	r3, [pc, #264]	; (80017f8 <ETH_SetMACConfig+0x230>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6812      	ldr	r2, [r2, #0]
 80016f4:	68f9      	ldr	r1, [r7, #12]
 80016f6:	430b      	orrs	r3, r1
 80016f8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001700:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001706:	4313      	orrs	r3, r2
 8001708:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	4b3a      	ldr	r3, [pc, #232]	; (80017fc <ETH_SetMACConfig+0x234>)
 8001712:	4013      	ands	r3, r2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6812      	ldr	r2, [r2, #0]
 8001718:	68f9      	ldr	r1, [r7, #12]
 800171a:	430b      	orrs	r3, r1
 800171c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001724:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800172a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001732:	2a00      	cmp	r2, #0
 8001734:	d101      	bne.n	800173a <ETH_SetMACConfig+0x172>
 8001736:	2280      	movs	r2, #128	; 0x80
 8001738:	e000      	b.n	800173c <ETH_SetMACConfig+0x174>
 800173a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800173c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001742:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001744:	4313      	orrs	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800174e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001752:	4013      	ands	r3, r2
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	6812      	ldr	r2, [r2, #0]
 8001758:	68f9      	ldr	r1, [r7, #12]
 800175a:	430b      	orrs	r3, r1
 800175c:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001764:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800176c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800176e:	4313      	orrs	r3, r2
 8001770:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800177a:	f023 0103 	bic.w	r1, r3, #3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	430a      	orrs	r2, r1
 8001786:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001792:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	430a      	orrs	r2, r1
 80017a0:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80017ae:	2a00      	cmp	r2, #0
 80017b0:	d101      	bne.n	80017b6 <ETH_SetMACConfig+0x1ee>
 80017b2:	2240      	movs	r2, #64	; 0x40
 80017b4:	e000      	b.n	80017b8 <ETH_SetMACConfig+0x1f0>
 80017b6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80017b8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80017c0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80017c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80017ca:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80017cc:	4313      	orrs	r3, r2
 80017ce:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80017d8:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	430a      	orrs	r2, r1
 80017e4:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80017e8:	bf00      	nop
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	00048083 	.word	0x00048083
 80017f8:	c0f88000 	.word	0xc0f88000
 80017fc:	fffffef0 	.word	0xfffffef0

08001800 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b38      	ldr	r3, [pc, #224]	; (80018f8 <ETH_SetDMAConfig+0xf8>)
 8001816:	4013      	ands	r3, r2
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	6811      	ldr	r1, [r2, #0]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	430b      	orrs	r3, r1
 8001822:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001826:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	791b      	ldrb	r3, [r3, #4]
 800182c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001832:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	7b1b      	ldrb	r3, [r3, #12]
 8001838:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800183a:	4313      	orrs	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	4b2c      	ldr	r3, [pc, #176]	; (80018fc <ETH_SetDMAConfig+0xfc>)
 800184a:	4013      	ands	r3, r2
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	68f9      	ldr	r1, [r7, #12]
 8001852:	430b      	orrs	r3, r1
 8001854:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001858:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	7b5b      	ldrb	r3, [r3, #13]
 800185e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001864:	4313      	orrs	r3, r2
 8001866:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001870:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001874:	4b22      	ldr	r3, [pc, #136]	; (8001900 <ETH_SetDMAConfig+0x100>)
 8001876:	4013      	ands	r3, r2
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6812      	ldr	r2, [r2, #0]
 800187c:	68f9      	ldr	r1, [r7, #12]
 800187e:	430b      	orrs	r3, r1
 8001880:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001884:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	7d1b      	ldrb	r3, [r3, #20]
 8001890:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001892:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	7f5b      	ldrb	r3, [r3, #29]
 8001898:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800189a:	4313      	orrs	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018a6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80018aa:	4b16      	ldr	r3, [pc, #88]	; (8001904 <ETH_SetDMAConfig+0x104>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	6812      	ldr	r2, [r2, #0]
 80018b2:	68f9      	ldr	r1, [r7, #12]
 80018b4:	430b      	orrs	r3, r1
 80018b6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80018ba:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	7f1b      	ldrb	r3, [r3, #28]
 80018c2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80018c8:	4313      	orrs	r3, r2
 80018ca:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018d4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <ETH_SetDMAConfig+0x108>)
 80018da:	4013      	ands	r3, r2
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	68f9      	ldr	r1, [r7, #12]
 80018e2:	430b      	orrs	r3, r1
 80018e4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80018e8:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 80018ec:	bf00      	nop
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	ffff87fd 	.word	0xffff87fd
 80018fc:	ffff2ffe 	.word	0xffff2ffe
 8001900:	fffec000 	.word	0xfffec000
 8001904:	ffc0efef 	.word	0xffc0efef
 8001908:	7fc0ffff 	.word	0x7fc0ffff

0800190c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b0a4      	sub	sp, #144	; 0x90
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001914:	2301      	movs	r3, #1
 8001916:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800191a:	2300      	movs	r3, #0
 800191c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800191e:	2300      	movs	r3, #0
 8001920:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001924:	2300      	movs	r3, #0
 8001926:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800192a:	2301      	movs	r3, #1
 800192c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001930:	2301      	movs	r3, #1
 8001932:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001936:	2301      	movs	r3, #1
 8001938:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001942:	2301      	movs	r3, #1
 8001944:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001948:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800194c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800194e:	2300      	movs	r3, #0
 8001950:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001954:	2300      	movs	r3, #0
 8001956:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800195e:	2300      	movs	r3, #0
 8001960:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001964:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001968:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001970:	2300      	movs	r3, #0
 8001972:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001974:	2301      	movs	r3, #1
 8001976:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800197a:	2300      	movs	r3, #0
 800197c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001986:	2300      	movs	r3, #0
 8001988:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800198a:	2300      	movs	r3, #0
 800198c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800198e:	2300      	movs	r3, #0
 8001990:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001992:	2300      	movs	r3, #0
 8001994:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001998:	2300      	movs	r3, #0
 800199a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800199e:	2301      	movs	r3, #1
 80019a0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80019a4:	2320      	movs	r3, #32
 80019a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80019aa:	2301      	movs	r3, #1
 80019ac:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80019b6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80019ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80019bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019c0:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80019c2:	2300      	movs	r3, #0
 80019c4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80019c8:	2302      	movs	r3, #2
 80019ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80019e0:	2301      	movs	r3, #1
 80019e2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80019e6:	2300      	movs	r3, #0
 80019e8:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80019ea:	2301      	movs	r3, #1
 80019ec:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80019f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019f4:	4619      	mov	r1, r3
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff fde6 	bl	80015c8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80019fc:	2301      	movs	r3, #1
 80019fe:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001a00:	2301      	movs	r3, #1
 8001a02:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001a16:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a1a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001a20:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a24:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001a2c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001a32:	f107 0308 	add.w	r3, r7, #8
 8001a36:	4619      	mov	r1, r3
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff fee1 	bl	8001800 <ETH_SetDMAConfig>
}
 8001a3e:	bf00      	nop
 8001a40:	3790      	adds	r7, #144	; 0x90
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b085      	sub	sp, #20
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	e01d      	b.n	8001a90 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68d9      	ldr	r1, [r3, #12]
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	440b      	add	r3, r1
 8001a64:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001a7e:	68b9      	ldr	r1, [r7, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	3206      	adds	r2, #6
 8001a86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2b03      	cmp	r3, #3
 8001a94:	d9de      	bls.n	8001a54 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68da      	ldr	r2, [r3, #12]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ab8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68da      	ldr	r2, [r3, #12]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ac8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	e023      	b.n	8001b2e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6919      	ldr	r1, [r3, #16]
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	4613      	mov	r3, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	440b      	add	r3, r1
 8001af6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	2200      	movs	r2, #0
 8001b02:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	2200      	movs	r2, #0
 8001b14:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	3212      	adds	r2, #18
 8001b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2b03      	cmp	r3, #3
 8001b32:	d9d8      	bls.n	8001ae6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691a      	ldr	r2, [r3, #16]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b6e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	691b      	ldr	r3, [r3, #16]
 8001b76:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b82:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b089      	sub	sp, #36	; 0x24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001ba2:	4b89      	ldr	r3, [pc, #548]	; (8001dc8 <HAL_GPIO_Init+0x234>)
 8001ba4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ba6:	e194      	b.n	8001ed2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	2101      	movs	r1, #1
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 8186 	beq.w	8001ecc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d005      	beq.n	8001bd8 <HAL_GPIO_Init+0x44>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 0303 	and.w	r3, r3, #3
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d130      	bne.n	8001c3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	2203      	movs	r2, #3
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4013      	ands	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	68da      	ldr	r2, [r3, #12]
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c0e:	2201      	movs	r2, #1
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	091b      	lsrs	r3, r3, #4
 8001c24:	f003 0201 	and.w	r2, r3, #1
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	2b03      	cmp	r3, #3
 8001c44:	d017      	beq.n	8001c76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	2203      	movs	r2, #3
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 0303 	and.w	r3, r3, #3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d123      	bne.n	8001cca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	08da      	lsrs	r2, r3, #3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	3208      	adds	r2, #8
 8001c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	220f      	movs	r2, #15
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	691a      	ldr	r2, [r3, #16]
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f003 0307 	and.w	r3, r3, #7
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	08da      	lsrs	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	3208      	adds	r2, #8
 8001cc4:	69b9      	ldr	r1, [r7, #24]
 8001cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 0203 	and.w	r2, r3, #3
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 80e0 	beq.w	8001ecc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0c:	4b2f      	ldr	r3, [pc, #188]	; (8001dcc <HAL_GPIO_Init+0x238>)
 8001d0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d12:	4a2e      	ldr	r2, [pc, #184]	; (8001dcc <HAL_GPIO_Init+0x238>)
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001d1c:	4b2b      	ldr	r3, [pc, #172]	; (8001dcc <HAL_GPIO_Init+0x238>)
 8001d1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d2a:	4a29      	ldr	r2, [pc, #164]	; (8001dd0 <HAL_GPIO_Init+0x23c>)
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	089b      	lsrs	r3, r3, #2
 8001d30:	3302      	adds	r3, #2
 8001d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	f003 0303 	and.w	r3, r3, #3
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	220f      	movs	r2, #15
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a20      	ldr	r2, [pc, #128]	; (8001dd4 <HAL_GPIO_Init+0x240>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d052      	beq.n	8001dfc <HAL_GPIO_Init+0x268>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a1f      	ldr	r2, [pc, #124]	; (8001dd8 <HAL_GPIO_Init+0x244>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d031      	beq.n	8001dc2 <HAL_GPIO_Init+0x22e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a1e      	ldr	r2, [pc, #120]	; (8001ddc <HAL_GPIO_Init+0x248>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d02b      	beq.n	8001dbe <HAL_GPIO_Init+0x22a>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a1d      	ldr	r2, [pc, #116]	; (8001de0 <HAL_GPIO_Init+0x24c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d025      	beq.n	8001dba <HAL_GPIO_Init+0x226>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a1c      	ldr	r2, [pc, #112]	; (8001de4 <HAL_GPIO_Init+0x250>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d01f      	beq.n	8001db6 <HAL_GPIO_Init+0x222>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a1b      	ldr	r2, [pc, #108]	; (8001de8 <HAL_GPIO_Init+0x254>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d019      	beq.n	8001db2 <HAL_GPIO_Init+0x21e>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a1a      	ldr	r2, [pc, #104]	; (8001dec <HAL_GPIO_Init+0x258>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d013      	beq.n	8001dae <HAL_GPIO_Init+0x21a>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a19      	ldr	r2, [pc, #100]	; (8001df0 <HAL_GPIO_Init+0x25c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d00d      	beq.n	8001daa <HAL_GPIO_Init+0x216>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a18      	ldr	r2, [pc, #96]	; (8001df4 <HAL_GPIO_Init+0x260>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d007      	beq.n	8001da6 <HAL_GPIO_Init+0x212>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a17      	ldr	r2, [pc, #92]	; (8001df8 <HAL_GPIO_Init+0x264>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d101      	bne.n	8001da2 <HAL_GPIO_Init+0x20e>
 8001d9e:	2309      	movs	r3, #9
 8001da0:	e02d      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001da2:	230a      	movs	r3, #10
 8001da4:	e02b      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001da6:	2308      	movs	r3, #8
 8001da8:	e029      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001daa:	2307      	movs	r3, #7
 8001dac:	e027      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001dae:	2306      	movs	r3, #6
 8001db0:	e025      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001db2:	2305      	movs	r3, #5
 8001db4:	e023      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001db6:	2304      	movs	r3, #4
 8001db8:	e021      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e01f      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	e01d      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e01b      	b.n	8001dfe <HAL_GPIO_Init+0x26a>
 8001dc6:	bf00      	nop
 8001dc8:	58000080 	.word	0x58000080
 8001dcc:	58024400 	.word	0x58024400
 8001dd0:	58000400 	.word	0x58000400
 8001dd4:	58020000 	.word	0x58020000
 8001dd8:	58020400 	.word	0x58020400
 8001ddc:	58020800 	.word	0x58020800
 8001de0:	58020c00 	.word	0x58020c00
 8001de4:	58021000 	.word	0x58021000
 8001de8:	58021400 	.word	0x58021400
 8001dec:	58021800 	.word	0x58021800
 8001df0:	58021c00 	.word	0x58021c00
 8001df4:	58022000 	.word	0x58022000
 8001df8:	58022400 	.word	0x58022400
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	69fa      	ldr	r2, [r7, #28]
 8001e00:	f002 0203 	and.w	r2, r2, #3
 8001e04:	0092      	lsls	r2, r2, #2
 8001e06:	4093      	lsls	r3, r2
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e0e:	4938      	ldr	r1, [pc, #224]	; (8001ef0 <HAL_GPIO_Init+0x35c>)
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	089b      	lsrs	r3, r3, #2
 8001e14:	3302      	adds	r3, #2
 8001e16:	69ba      	ldr	r2, [r7, #24]
 8001e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	43db      	mvns	r3, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001e42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	43db      	mvns	r3, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4013      	ands	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d003      	beq.n	8001e9c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d003      	beq.n	8001ec6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f47f ae63 	bne.w	8001ba8 <HAL_GPIO_Init+0x14>
  }
}
 8001ee2:	bf00      	nop
 8001ee4:	bf00      	nop
 8001ee6:	3724      	adds	r7, #36	; 0x24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	58000400 	.word	0x58000400

08001ef4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	460b      	mov	r3, r1
 8001efe:	807b      	strh	r3, [r7, #2]
 8001f00:	4613      	mov	r3, r2
 8001f02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f04:	787b      	ldrb	r3, [r7, #1]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f0a:	887a      	ldrh	r2, [r7, #2]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001f10:	e003      	b.n	8001f1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f12:	887b      	ldrh	r3, [r7, #2]
 8001f14:	041a      	lsls	r2, r3, #16
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	619a      	str	r2, [r3, #24]
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b085      	sub	sp, #20
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
 8001f2e:	460b      	mov	r3, r1
 8001f30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f38:	887a      	ldrh	r2, [r7, #2]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	041a      	lsls	r2, r3, #16
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	43d9      	mvns	r1, r3
 8001f44:	887b      	ldrh	r3, [r7, #2]
 8001f46:	400b      	ands	r3, r1
 8001f48:	431a      	orrs	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	619a      	str	r2, [r3, #24]
}
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
	...

08001f5c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001f64:	4a08      	ldr	r2, [pc, #32]	; (8001f88 <HAL_HSEM_FastTake+0x2c>)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	3320      	adds	r3, #32
 8001f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6e:	4a07      	ldr	r2, [pc, #28]	; (8001f8c <HAL_HSEM_FastTake+0x30>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d101      	bne.n	8001f78 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001f74:	2300      	movs	r3, #0
 8001f76:	e000      	b.n	8001f7a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	58026400 	.word	0x58026400
 8001f8c:	80000300 	.word	0x80000300

08001f90 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001f9a:	4906      	ldr	r1, [pc, #24]	; (8001fb4 <HAL_HSEM_Release+0x24>)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	58026400 	.word	0x58026400

08001fb8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fba:	b08f      	sub	sp, #60	; 0x3c
 8001fbc:	af0a      	add	r7, sp, #40	; 0x28
 8001fbe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e116      	b.n	80021f8 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d106      	bne.n	8001fea <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7fe ff1b 	bl	8000e20 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2203      	movs	r2, #3
 8001fee:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d102      	bne.n	8002004 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4618      	mov	r0, r3
 800200a:	f003 fd87 	bl	8005b1c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	603b      	str	r3, [r7, #0]
 8002014:	687e      	ldr	r6, [r7, #4]
 8002016:	466d      	mov	r5, sp
 8002018:	f106 0410 	add.w	r4, r6, #16
 800201c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800201e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002020:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002022:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002024:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002028:	e885 0003 	stmia.w	r5, {r0, r1}
 800202c:	1d33      	adds	r3, r6, #4
 800202e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002030:	6838      	ldr	r0, [r7, #0]
 8002032:	f003 fd05 	bl	8005a40 <USB_CoreInit>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d005      	beq.n	8002048 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2202      	movs	r2, #2
 8002040:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e0d7      	b.n	80021f8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f003 fd75 	bl	8005b3e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002054:	2300      	movs	r3, #0
 8002056:	73fb      	strb	r3, [r7, #15]
 8002058:	e04a      	b.n	80020f0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800205a:	7bfa      	ldrb	r2, [r7, #15]
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	333d      	adds	r3, #61	; 0x3d
 800206a:	2201      	movs	r2, #1
 800206c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800206e:	7bfa      	ldrb	r2, [r7, #15]
 8002070:	6879      	ldr	r1, [r7, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	4413      	add	r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	440b      	add	r3, r1
 800207c:	333c      	adds	r3, #60	; 0x3c
 800207e:	7bfa      	ldrb	r2, [r7, #15]
 8002080:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002082:	7bfa      	ldrb	r2, [r7, #15]
 8002084:	7bfb      	ldrb	r3, [r7, #15]
 8002086:	b298      	uxth	r0, r3
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	4613      	mov	r3, r2
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4413      	add	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	440b      	add	r3, r1
 8002094:	3344      	adds	r3, #68	; 0x44
 8002096:	4602      	mov	r2, r0
 8002098:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800209a:	7bfa      	ldrb	r2, [r7, #15]
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	4413      	add	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	440b      	add	r3, r1
 80020a8:	3340      	adds	r3, #64	; 0x40
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80020ae:	7bfa      	ldrb	r2, [r7, #15]
 80020b0:	6879      	ldr	r1, [r7, #4]
 80020b2:	4613      	mov	r3, r2
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	4413      	add	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	440b      	add	r3, r1
 80020bc:	3348      	adds	r3, #72	; 0x48
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80020c2:	7bfa      	ldrb	r2, [r7, #15]
 80020c4:	6879      	ldr	r1, [r7, #4]
 80020c6:	4613      	mov	r3, r2
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	4413      	add	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	440b      	add	r3, r1
 80020d0:	334c      	adds	r3, #76	; 0x4c
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80020d6:	7bfa      	ldrb	r2, [r7, #15]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	4413      	add	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	440b      	add	r3, r1
 80020e4:	3354      	adds	r3, #84	; 0x54
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020ea:	7bfb      	ldrb	r3, [r7, #15]
 80020ec:	3301      	adds	r3, #1
 80020ee:	73fb      	strb	r3, [r7, #15]
 80020f0:	7bfa      	ldrb	r2, [r7, #15]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d3af      	bcc.n	800205a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	73fb      	strb	r3, [r7, #15]
 80020fe:	e044      	b.n	800218a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002100:	7bfa      	ldrb	r2, [r7, #15]
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	4613      	mov	r3, r2
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	4413      	add	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002112:	2200      	movs	r2, #0
 8002114:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002116:	7bfa      	ldrb	r2, [r7, #15]
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002128:	7bfa      	ldrb	r2, [r7, #15]
 800212a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800212c:	7bfa      	ldrb	r2, [r7, #15]
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	4613      	mov	r3, r2
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	4413      	add	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800213e:	2200      	movs	r2, #0
 8002140:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002142:	7bfa      	ldrb	r2, [r7, #15]
 8002144:	6879      	ldr	r1, [r7, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002158:	7bfa      	ldrb	r2, [r7, #15]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4413      	add	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800216e:	7bfa      	ldrb	r2, [r7, #15]
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4413      	add	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	440b      	add	r3, r1
 800217c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	3301      	adds	r3, #1
 8002188:	73fb      	strb	r3, [r7, #15]
 800218a:	7bfa      	ldrb	r2, [r7, #15]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	429a      	cmp	r2, r3
 8002192:	d3b5      	bcc.n	8002100 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	603b      	str	r3, [r7, #0]
 800219a:	687e      	ldr	r6, [r7, #4]
 800219c:	466d      	mov	r5, sp
 800219e:	f106 0410 	add.w	r4, r6, #16
 80021a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80021b2:	1d33      	adds	r3, r6, #4
 80021b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021b6:	6838      	ldr	r0, [r7, #0]
 80021b8:	f003 fd0e 	bl	8005bd8 <USB_DevInit>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d005      	beq.n	80021ce <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2202      	movs	r2, #2
 80021c6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e014      	b.n	80021f8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d102      	bne.n	80021ec <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f80a 	bl	8002200 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f003 fecc 	bl	8005f8e <USB_DevDisconnect>

  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002200 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2201      	movs	r2, #1
 8002212:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800222e:	4b05      	ldr	r3, [pc, #20]	; (8002244 <HAL_PCDEx_ActivateLPM+0x44>)
 8002230:	4313      	orrs	r3, r2
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	10000003 	.word	0x10000003

08002248 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002250:	4b29      	ldr	r3, [pc, #164]	; (80022f8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	f003 0307 	and.w	r3, r3, #7
 8002258:	2b06      	cmp	r3, #6
 800225a:	d00a      	beq.n	8002272 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800225c:	4b26      	ldr	r3, [pc, #152]	; (80022f8 <HAL_PWREx_ConfigSupply+0xb0>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	429a      	cmp	r2, r3
 8002268:	d001      	beq.n	800226e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e040      	b.n	80022f0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800226e:	2300      	movs	r3, #0
 8002270:	e03e      	b.n	80022f0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002272:	4b21      	ldr	r3, [pc, #132]	; (80022f8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800227a:	491f      	ldr	r1, [pc, #124]	; (80022f8 <HAL_PWREx_ConfigSupply+0xb0>)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4313      	orrs	r3, r2
 8002280:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002282:	f7fe ff2f 	bl	80010e4 <HAL_GetTick>
 8002286:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002288:	e009      	b.n	800229e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800228a:	f7fe ff2b 	bl	80010e4 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002298:	d901      	bls.n	800229e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e028      	b.n	80022f0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800229e:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <HAL_PWREx_ConfigSupply+0xb0>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022aa:	d1ee      	bne.n	800228a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b1e      	cmp	r3, #30
 80022b0:	d008      	beq.n	80022c4 <HAL_PWREx_ConfigSupply+0x7c>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b2e      	cmp	r3, #46	; 0x2e
 80022b6:	d005      	beq.n	80022c4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b1d      	cmp	r3, #29
 80022bc:	d002      	beq.n	80022c4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b2d      	cmp	r3, #45	; 0x2d
 80022c2:	d114      	bne.n	80022ee <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80022c4:	f7fe ff0e 	bl	80010e4 <HAL_GetTick>
 80022c8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80022ca:	e009      	b.n	80022e0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80022cc:	f7fe ff0a 	bl	80010e4 <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022da:	d901      	bls.n	80022e0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e007      	b.n	80022f0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80022e0:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <HAL_PWREx_ConfigSupply+0xb0>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ec:	d1ee      	bne.n	80022cc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	58024800 	.word	0x58024800

080022fc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	4a04      	ldr	r2, [pc, #16]	; (8002318 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002306:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800230a:	60d3      	str	r3, [r2, #12]
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	58024800 	.word	0x58024800

0800231c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08c      	sub	sp, #48	; 0x30
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d102      	bne.n	8002330 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	f000 bc1d 	b.w	8002b6a <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 8087 	beq.w	800244c <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800233e:	4b99      	ldr	r3, [pc, #612]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002346:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002348:	4b96      	ldr	r3, [pc, #600]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800234a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800234e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002350:	2b10      	cmp	r3, #16
 8002352:	d007      	beq.n	8002364 <HAL_RCC_OscConfig+0x48>
 8002354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002356:	2b18      	cmp	r3, #24
 8002358:	d110      	bne.n	800237c <HAL_RCC_OscConfig+0x60>
 800235a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d10b      	bne.n	800237c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002364:	4b8f      	ldr	r3, [pc, #572]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d06c      	beq.n	800244a <HAL_RCC_OscConfig+0x12e>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d168      	bne.n	800244a <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e3f6      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002384:	d106      	bne.n	8002394 <HAL_RCC_OscConfig+0x78>
 8002386:	4b87      	ldr	r3, [pc, #540]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a86      	ldr	r2, [pc, #536]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800238c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	e02e      	b.n	80023f2 <HAL_RCC_OscConfig+0xd6>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d10c      	bne.n	80023b6 <HAL_RCC_OscConfig+0x9a>
 800239c:	4b81      	ldr	r3, [pc, #516]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a80      	ldr	r2, [pc, #512]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023a6:	6013      	str	r3, [r2, #0]
 80023a8:	4b7e      	ldr	r3, [pc, #504]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a7d      	ldr	r2, [pc, #500]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	e01d      	b.n	80023f2 <HAL_RCC_OscConfig+0xd6>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023be:	d10c      	bne.n	80023da <HAL_RCC_OscConfig+0xbe>
 80023c0:	4b78      	ldr	r3, [pc, #480]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a77      	ldr	r2, [pc, #476]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023ca:	6013      	str	r3, [r2, #0]
 80023cc:	4b75      	ldr	r3, [pc, #468]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a74      	ldr	r2, [pc, #464]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d6:	6013      	str	r3, [r2, #0]
 80023d8:	e00b      	b.n	80023f2 <HAL_RCC_OscConfig+0xd6>
 80023da:	4b72      	ldr	r3, [pc, #456]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a71      	ldr	r2, [pc, #452]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	4b6f      	ldr	r3, [pc, #444]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a6e      	ldr	r2, [pc, #440]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80023ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023f0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d013      	beq.n	8002422 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fa:	f7fe fe73 	bl	80010e4 <HAL_GetTick>
 80023fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002400:	e008      	b.n	8002414 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002402:	f7fe fe6f 	bl	80010e4 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b64      	cmp	r3, #100	; 0x64
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e3aa      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002414:	4b63      	ldr	r3, [pc, #396]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0f0      	beq.n	8002402 <HAL_RCC_OscConfig+0xe6>
 8002420:	e014      	b.n	800244c <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002422:	f7fe fe5f 	bl	80010e4 <HAL_GetTick>
 8002426:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800242a:	f7fe fe5b 	bl	80010e4 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b64      	cmp	r3, #100	; 0x64
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e396      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800243c:	4b59      	ldr	r3, [pc, #356]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1f0      	bne.n	800242a <HAL_RCC_OscConfig+0x10e>
 8002448:	e000      	b.n	800244c <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800244a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 80cb 	beq.w	80025f0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800245a:	4b52      	ldr	r3, [pc, #328]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002462:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002464:	4b4f      	ldr	r3, [pc, #316]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800246a:	6a3b      	ldr	r3, [r7, #32]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d007      	beq.n	8002480 <HAL_RCC_OscConfig+0x164>
 8002470:	6a3b      	ldr	r3, [r7, #32]
 8002472:	2b18      	cmp	r3, #24
 8002474:	d156      	bne.n	8002524 <HAL_RCC_OscConfig+0x208>
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	f003 0303 	and.w	r3, r3, #3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d151      	bne.n	8002524 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002480:	4b48      	ldr	r3, [pc, #288]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d005      	beq.n	8002498 <HAL_RCC_OscConfig+0x17c>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e368      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002498:	4b42      	ldr	r3, [pc, #264]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f023 0219 	bic.w	r2, r3, #25
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	493f      	ldr	r1, [pc, #252]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024aa:	f7fe fe1b 	bl	80010e4 <HAL_GetTick>
 80024ae:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024b0:	e008      	b.n	80024c4 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b2:	f7fe fe17 	bl	80010e4 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e352      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024c4:	4b37      	ldr	r3, [pc, #220]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d0f0      	beq.n	80024b2 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d0:	f7fe fe38 	bl	8001144 <HAL_GetREVID>
 80024d4:	4603      	mov	r3, r0
 80024d6:	f241 0203 	movw	r2, #4099	; 0x1003
 80024da:	4293      	cmp	r3, r2
 80024dc:	d817      	bhi.n	800250e <HAL_RCC_OscConfig+0x1f2>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	2b40      	cmp	r3, #64	; 0x40
 80024e4:	d108      	bne.n	80024f8 <HAL_RCC_OscConfig+0x1dc>
 80024e6:	4b2f      	ldr	r3, [pc, #188]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80024ee:	4a2d      	ldr	r2, [pc, #180]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80024f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024f4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024f6:	e07b      	b.n	80025f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f8:	4b2a      	ldr	r3, [pc, #168]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	031b      	lsls	r3, r3, #12
 8002506:	4927      	ldr	r1, [pc, #156]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002508:	4313      	orrs	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800250c:	e070      	b.n	80025f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250e:	4b25      	ldr	r3, [pc, #148]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	061b      	lsls	r3, r3, #24
 800251c:	4921      	ldr	r1, [pc, #132]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002522:	e065      	b.n	80025f0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d048      	beq.n	80025be <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800252c:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f023 0219 	bic.w	r2, r3, #25
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	491a      	ldr	r1, [pc, #104]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800253a:	4313      	orrs	r3, r2
 800253c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253e:	f7fe fdd1 	bl	80010e4 <HAL_GetTick>
 8002542:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002546:	f7fe fdcd 	bl	80010e4 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e308      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002558:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0f0      	beq.n	8002546 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002564:	f7fe fdee 	bl	8001144 <HAL_GetREVID>
 8002568:	4603      	mov	r3, r0
 800256a:	f241 0203 	movw	r2, #4099	; 0x1003
 800256e:	4293      	cmp	r3, r2
 8002570:	d81a      	bhi.n	80025a8 <HAL_RCC_OscConfig+0x28c>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	2b40      	cmp	r3, #64	; 0x40
 8002578:	d108      	bne.n	800258c <HAL_RCC_OscConfig+0x270>
 800257a:	4b0a      	ldr	r3, [pc, #40]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002582:	4a08      	ldr	r2, [pc, #32]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 8002584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002588:	6053      	str	r3, [r2, #4]
 800258a:	e031      	b.n	80025f0 <HAL_RCC_OscConfig+0x2d4>
 800258c:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	031b      	lsls	r3, r3, #12
 800259a:	4902      	ldr	r1, [pc, #8]	; (80025a4 <HAL_RCC_OscConfig+0x288>)
 800259c:	4313      	orrs	r3, r2
 800259e:	604b      	str	r3, [r1, #4]
 80025a0:	e026      	b.n	80025f0 <HAL_RCC_OscConfig+0x2d4>
 80025a2:	bf00      	nop
 80025a4:	58024400 	.word	0x58024400
 80025a8:	4b9a      	ldr	r3, [pc, #616]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	061b      	lsls	r3, r3, #24
 80025b6:	4997      	ldr	r1, [pc, #604]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	604b      	str	r3, [r1, #4]
 80025bc:	e018      	b.n	80025f0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025be:	4b95      	ldr	r3, [pc, #596]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a94      	ldr	r2, [pc, #592]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80025c4:	f023 0301 	bic.w	r3, r3, #1
 80025c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ca:	f7fe fd8b 	bl	80010e4 <HAL_GetTick>
 80025ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d2:	f7fe fd87 	bl	80010e4 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e2c2      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025e4:	4b8b      	ldr	r3, [pc, #556]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1f0      	bne.n	80025d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0310 	and.w	r3, r3, #16
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f000 80a9 	beq.w	8002750 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025fe:	4b85      	ldr	r3, [pc, #532]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002606:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002608:	4b82      	ldr	r3, [pc, #520]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800260a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	2b08      	cmp	r3, #8
 8002612:	d007      	beq.n	8002624 <HAL_RCC_OscConfig+0x308>
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	2b18      	cmp	r3, #24
 8002618:	d13a      	bne.n	8002690 <HAL_RCC_OscConfig+0x374>
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f003 0303 	and.w	r3, r3, #3
 8002620:	2b01      	cmp	r3, #1
 8002622:	d135      	bne.n	8002690 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002624:	4b7b      	ldr	r3, [pc, #492]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <HAL_RCC_OscConfig+0x320>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	69db      	ldr	r3, [r3, #28]
 8002634:	2b80      	cmp	r3, #128	; 0x80
 8002636:	d001      	beq.n	800263c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e296      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800263c:	f7fe fd82 	bl	8001144 <HAL_GetREVID>
 8002640:	4603      	mov	r3, r0
 8002642:	f241 0203 	movw	r2, #4099	; 0x1003
 8002646:	4293      	cmp	r3, r2
 8002648:	d817      	bhi.n	800267a <HAL_RCC_OscConfig+0x35e>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	2b20      	cmp	r3, #32
 8002650:	d108      	bne.n	8002664 <HAL_RCC_OscConfig+0x348>
 8002652:	4b70      	ldr	r3, [pc, #448]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800265a:	4a6e      	ldr	r2, [pc, #440]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800265c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002660:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002662:	e075      	b.n	8002750 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002664:	4b6b      	ldr	r3, [pc, #428]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	069b      	lsls	r3, r3, #26
 8002672:	4968      	ldr	r1, [pc, #416]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002674:	4313      	orrs	r3, r2
 8002676:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002678:	e06a      	b.n	8002750 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800267a:	4b66      	ldr	r3, [pc, #408]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a1b      	ldr	r3, [r3, #32]
 8002686:	061b      	lsls	r3, r3, #24
 8002688:	4962      	ldr	r1, [pc, #392]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800268a:	4313      	orrs	r3, r2
 800268c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800268e:	e05f      	b.n	8002750 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d042      	beq.n	800271e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002698:	4b5e      	ldr	r3, [pc, #376]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a5d      	ldr	r2, [pc, #372]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800269e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a4:	f7fe fd1e 	bl	80010e4 <HAL_GetTick>
 80026a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80026ac:	f7fe fd1a 	bl	80010e4 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e255      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026be:	4b55      	ldr	r3, [pc, #340]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d0f0      	beq.n	80026ac <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026ca:	f7fe fd3b 	bl	8001144 <HAL_GetREVID>
 80026ce:	4603      	mov	r3, r0
 80026d0:	f241 0203 	movw	r2, #4099	; 0x1003
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d817      	bhi.n	8002708 <HAL_RCC_OscConfig+0x3ec>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	2b20      	cmp	r3, #32
 80026de:	d108      	bne.n	80026f2 <HAL_RCC_OscConfig+0x3d6>
 80026e0:	4b4c      	ldr	r3, [pc, #304]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80026e8:	4a4a      	ldr	r2, [pc, #296]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80026ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80026ee:	6053      	str	r3, [r2, #4]
 80026f0:	e02e      	b.n	8002750 <HAL_RCC_OscConfig+0x434>
 80026f2:	4b48      	ldr	r3, [pc, #288]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	069b      	lsls	r3, r3, #26
 8002700:	4944      	ldr	r1, [pc, #272]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002702:	4313      	orrs	r3, r2
 8002704:	604b      	str	r3, [r1, #4]
 8002706:	e023      	b.n	8002750 <HAL_RCC_OscConfig+0x434>
 8002708:	4b42      	ldr	r3, [pc, #264]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	061b      	lsls	r3, r3, #24
 8002716:	493f      	ldr	r1, [pc, #252]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002718:	4313      	orrs	r3, r2
 800271a:	60cb      	str	r3, [r1, #12]
 800271c:	e018      	b.n	8002750 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800271e:	4b3d      	ldr	r3, [pc, #244]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a3c      	ldr	r2, [pc, #240]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002724:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272a:	f7fe fcdb 	bl	80010e4 <HAL_GetTick>
 800272e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002732:	f7fe fcd7 	bl	80010e4 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e212      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002744:	4b33      	ldr	r3, [pc, #204]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1f0      	bne.n	8002732 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0308 	and.w	r3, r3, #8
 8002758:	2b00      	cmp	r3, #0
 800275a:	d036      	beq.n	80027ca <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d019      	beq.n	8002798 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002764:	4b2b      	ldr	r3, [pc, #172]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002766:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002768:	4a2a      	ldr	r2, [pc, #168]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800276a:	f043 0301 	orr.w	r3, r3, #1
 800276e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002770:	f7fe fcb8 	bl	80010e4 <HAL_GetTick>
 8002774:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002778:	f7fe fcb4 	bl	80010e4 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e1ef      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800278a:	4b22      	ldr	r3, [pc, #136]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800278c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f0      	beq.n	8002778 <HAL_RCC_OscConfig+0x45c>
 8002796:	e018      	b.n	80027ca <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002798:	4b1e      	ldr	r3, [pc, #120]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800279a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800279c:	4a1d      	ldr	r2, [pc, #116]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 800279e:	f023 0301 	bic.w	r3, r3, #1
 80027a2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a4:	f7fe fc9e 	bl	80010e4 <HAL_GetTick>
 80027a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ac:	f7fe fc9a 	bl	80010e4 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e1d5      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027be:	4b15      	ldr	r3, [pc, #84]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80027c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f0      	bne.n	80027ac <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0320 	and.w	r3, r3, #32
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d039      	beq.n	800284a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d01c      	beq.n	8002818 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027de:	4b0d      	ldr	r3, [pc, #52]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a0c      	ldr	r2, [pc, #48]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 80027e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80027ea:	f7fe fc7b 	bl	80010e4 <HAL_GetTick>
 80027ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80027f2:	f7fe fc77 	bl	80010e4 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e1b2      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002804:	4b03      	ldr	r3, [pc, #12]	; (8002814 <HAL_RCC_OscConfig+0x4f8>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCC_OscConfig+0x4d6>
 8002810:	e01b      	b.n	800284a <HAL_RCC_OscConfig+0x52e>
 8002812:	bf00      	nop
 8002814:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002818:	4b9b      	ldr	r3, [pc, #620]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a9a      	ldr	r2, [pc, #616]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 800281e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002822:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002824:	f7fe fc5e 	bl	80010e4 <HAL_GetTick>
 8002828:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800282c:	f7fe fc5a 	bl	80010e4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e195      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800283e:	4b92      	ldr	r3, [pc, #584]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 8081 	beq.w	800295a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002858:	4b8c      	ldr	r3, [pc, #560]	; (8002a8c <HAL_RCC_OscConfig+0x770>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a8b      	ldr	r2, [pc, #556]	; (8002a8c <HAL_RCC_OscConfig+0x770>)
 800285e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002862:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002864:	f7fe fc3e 	bl	80010e4 <HAL_GetTick>
 8002868:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800286c:	f7fe fc3a 	bl	80010e4 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b64      	cmp	r3, #100	; 0x64
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e175      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800287e:	4b83      	ldr	r3, [pc, #524]	; (8002a8c <HAL_RCC_OscConfig+0x770>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d106      	bne.n	80028a0 <HAL_RCC_OscConfig+0x584>
 8002892:	4b7d      	ldr	r3, [pc, #500]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002896:	4a7c      	ldr	r2, [pc, #496]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6713      	str	r3, [r2, #112]	; 0x70
 800289e:	e02d      	b.n	80028fc <HAL_RCC_OscConfig+0x5e0>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d10c      	bne.n	80028c2 <HAL_RCC_OscConfig+0x5a6>
 80028a8:	4b77      	ldr	r3, [pc, #476]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ac:	4a76      	ldr	r2, [pc, #472]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028ae:	f023 0301 	bic.w	r3, r3, #1
 80028b2:	6713      	str	r3, [r2, #112]	; 0x70
 80028b4:	4b74      	ldr	r3, [pc, #464]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028b8:	4a73      	ldr	r2, [pc, #460]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028ba:	f023 0304 	bic.w	r3, r3, #4
 80028be:	6713      	str	r3, [r2, #112]	; 0x70
 80028c0:	e01c      	b.n	80028fc <HAL_RCC_OscConfig+0x5e0>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2b05      	cmp	r3, #5
 80028c8:	d10c      	bne.n	80028e4 <HAL_RCC_OscConfig+0x5c8>
 80028ca:	4b6f      	ldr	r3, [pc, #444]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ce:	4a6e      	ldr	r2, [pc, #440]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	6713      	str	r3, [r2, #112]	; 0x70
 80028d6:	4b6c      	ldr	r3, [pc, #432]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028da:	4a6b      	ldr	r2, [pc, #428]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	6713      	str	r3, [r2, #112]	; 0x70
 80028e2:	e00b      	b.n	80028fc <HAL_RCC_OscConfig+0x5e0>
 80028e4:	4b68      	ldr	r3, [pc, #416]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e8:	4a67      	ldr	r2, [pc, #412]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028ea:	f023 0301 	bic.w	r3, r3, #1
 80028ee:	6713      	str	r3, [r2, #112]	; 0x70
 80028f0:	4b65      	ldr	r3, [pc, #404]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f4:	4a64      	ldr	r2, [pc, #400]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80028f6:	f023 0304 	bic.w	r3, r3, #4
 80028fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d015      	beq.n	8002930 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002904:	f7fe fbee 	bl	80010e4 <HAL_GetTick>
 8002908:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800290a:	e00a      	b.n	8002922 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800290c:	f7fe fbea 	bl	80010e4 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	f241 3288 	movw	r2, #5000	; 0x1388
 800291a:	4293      	cmp	r3, r2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e123      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002922:	4b59      	ldr	r3, [pc, #356]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0ee      	beq.n	800290c <HAL_RCC_OscConfig+0x5f0>
 800292e:	e014      	b.n	800295a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002930:	f7fe fbd8 	bl	80010e4 <HAL_GetTick>
 8002934:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002936:	e00a      	b.n	800294e <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002938:	f7fe fbd4 	bl	80010e4 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f241 3288 	movw	r2, #5000	; 0x1388
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e10d      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800294e:	4b4e      	ldr	r3, [pc, #312]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1ee      	bne.n	8002938 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295e:	2b00      	cmp	r3, #0
 8002960:	f000 8102 	beq.w	8002b68 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002964:	4b48      	ldr	r3, [pc, #288]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800296c:	2b18      	cmp	r3, #24
 800296e:	f000 80bd 	beq.w	8002aec <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	2b02      	cmp	r3, #2
 8002978:	f040 809e 	bne.w	8002ab8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800297c:	4b42      	ldr	r3, [pc, #264]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a41      	ldr	r2, [pc, #260]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002982:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002986:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002988:	f7fe fbac 	bl	80010e4 <HAL_GetTick>
 800298c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002990:	f7fe fba8 	bl	80010e4 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e0e3      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029a2:	4b39      	ldr	r3, [pc, #228]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f0      	bne.n	8002990 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029ae:	4b36      	ldr	r3, [pc, #216]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80029b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029b2:	4b37      	ldr	r3, [pc, #220]	; (8002a90 <HAL_RCC_OscConfig+0x774>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80029be:	0112      	lsls	r2, r2, #4
 80029c0:	430a      	orrs	r2, r1
 80029c2:	4931      	ldr	r1, [pc, #196]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	628b      	str	r3, [r1, #40]	; 0x28
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029cc:	3b01      	subs	r3, #1
 80029ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d6:	3b01      	subs	r3, #1
 80029d8:	025b      	lsls	r3, r3, #9
 80029da:	b29b      	uxth	r3, r3
 80029dc:	431a      	orrs	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e2:	3b01      	subs	r3, #1
 80029e4:	041b      	lsls	r3, r3, #16
 80029e6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f0:	3b01      	subs	r3, #1
 80029f2:	061b      	lsls	r3, r3, #24
 80029f4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80029f8:	4923      	ldr	r1, [pc, #140]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80029fe:	4b22      	ldr	r3, [pc, #136]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a02:	4a21      	ldr	r2, [pc, #132]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a04:	f023 0301 	bic.w	r3, r3, #1
 8002a08:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a0a:	4b1f      	ldr	r3, [pc, #124]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a0e:	4b21      	ldr	r3, [pc, #132]	; (8002a94 <HAL_RCC_OscConfig+0x778>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002a16:	00d2      	lsls	r2, r2, #3
 8002a18:	491b      	ldr	r1, [pc, #108]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002a1e:	4b1a      	ldr	r3, [pc, #104]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a22:	f023 020c 	bic.w	r2, r3, #12
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	4917      	ldr	r1, [pc, #92]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002a30:	4b15      	ldr	r3, [pc, #84]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a34:	f023 0202 	bic.w	r2, r3, #2
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3c:	4912      	ldr	r1, [pc, #72]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a42:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a46:	4a10      	ldr	r2, [pc, #64]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a4c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a4e:	4b0e      	ldr	r3, [pc, #56]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a52:	4a0d      	ldr	r2, [pc, #52]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a58:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002a5a:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5e:	4a0a      	ldr	r2, [pc, #40]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a64:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002a66:	4b08      	ldr	r3, [pc, #32]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6a:	4a07      	ldr	r2, [pc, #28]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a72:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a04      	ldr	r2, [pc, #16]	; (8002a88 <HAL_RCC_OscConfig+0x76c>)
 8002a78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7e:	f7fe fb31 	bl	80010e4 <HAL_GetTick>
 8002a82:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a84:	e011      	b.n	8002aaa <HAL_RCC_OscConfig+0x78e>
 8002a86:	bf00      	nop
 8002a88:	58024400 	.word	0x58024400
 8002a8c:	58024800 	.word	0x58024800
 8002a90:	fffffc0c 	.word	0xfffffc0c
 8002a94:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a98:	f7fe fb24 	bl	80010e4 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e05f      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002aaa:	4b32      	ldr	r3, [pc, #200]	; (8002b74 <HAL_RCC_OscConfig+0x858>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d0f0      	beq.n	8002a98 <HAL_RCC_OscConfig+0x77c>
 8002ab6:	e057      	b.n	8002b68 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab8:	4b2e      	ldr	r3, [pc, #184]	; (8002b74 <HAL_RCC_OscConfig+0x858>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a2d      	ldr	r2, [pc, #180]	; (8002b74 <HAL_RCC_OscConfig+0x858>)
 8002abe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ac2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac4:	f7fe fb0e 	bl	80010e4 <HAL_GetTick>
 8002ac8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002acc:	f7fe fb0a 	bl	80010e4 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e045      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ade:	4b25      	ldr	r3, [pc, #148]	; (8002b74 <HAL_RCC_OscConfig+0x858>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x7b0>
 8002aea:	e03d      	b.n	8002b68 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002aec:	4b21      	ldr	r3, [pc, #132]	; (8002b74 <HAL_RCC_OscConfig+0x858>)
 8002aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002af2:	4b20      	ldr	r3, [pc, #128]	; (8002b74 <HAL_RCC_OscConfig+0x858>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d031      	beq.n	8002b64 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	f003 0203 	and.w	r2, r3, #3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d12a      	bne.n	8002b64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	091b      	lsrs	r3, r3, #4
 8002b12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d122      	bne.n	8002b64 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b28:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d11a      	bne.n	8002b64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	0a5b      	lsrs	r3, r3, #9
 8002b32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b3a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d111      	bne.n	8002b64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	0c1b      	lsrs	r3, r3, #16
 8002b44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d108      	bne.n	8002b64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	0e1b      	lsrs	r3, r3, #24
 8002b56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3730      	adds	r7, #48	; 0x30
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	58024400 	.word	0x58024400

08002b78 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e19c      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b8c:	4b8a      	ldr	r3, [pc, #552]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 030f 	and.w	r3, r3, #15
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d910      	bls.n	8002bbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9a:	4b87      	ldr	r3, [pc, #540]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f023 020f 	bic.w	r2, r3, #15
 8002ba2:	4985      	ldr	r1, [pc, #532]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002baa:	4b83      	ldr	r3, [pc, #524]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d001      	beq.n	8002bbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e184      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d010      	beq.n	8002bea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	691a      	ldr	r2, [r3, #16]
 8002bcc:	4b7b      	ldr	r3, [pc, #492]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d908      	bls.n	8002bea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002bd8:	4b78      	ldr	r3, [pc, #480]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	4975      	ldr	r1, [pc, #468]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d010      	beq.n	8002c18 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695a      	ldr	r2, [r3, #20]
 8002bfa:	4b70      	ldr	r3, [pc, #448]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d908      	bls.n	8002c18 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c06:	4b6d      	ldr	r3, [pc, #436]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	496a      	ldr	r1, [pc, #424]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0310 	and.w	r3, r3, #16
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d010      	beq.n	8002c46 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	699a      	ldr	r2, [r3, #24]
 8002c28:	4b64      	ldr	r3, [pc, #400]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d908      	bls.n	8002c46 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002c34:	4b61      	ldr	r3, [pc, #388]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c36:	69db      	ldr	r3, [r3, #28]
 8002c38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	495e      	ldr	r1, [pc, #376]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0320 	and.w	r3, r3, #32
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d010      	beq.n	8002c74 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	69da      	ldr	r2, [r3, #28]
 8002c56:	4b59      	ldr	r3, [pc, #356]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d908      	bls.n	8002c74 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002c62:	4b56      	ldr	r3, [pc, #344]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	4953      	ldr	r1, [pc, #332]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d010      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	68da      	ldr	r2, [r3, #12]
 8002c84:	4b4d      	ldr	r3, [pc, #308]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d908      	bls.n	8002ca2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c90:	4b4a      	ldr	r3, [pc, #296]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	f023 020f 	bic.w	r2, r3, #15
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	4947      	ldr	r1, [pc, #284]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d055      	beq.n	8002d5a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002cae:	4b43      	ldr	r3, [pc, #268]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	4940      	ldr	r1, [pc, #256]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cc8:	4b3c      	ldr	r3, [pc, #240]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d121      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e0f6      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d107      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ce0:	4b36      	ldr	r3, [pc, #216]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d115      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0ea      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d107      	bne.n	8002d08 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002cf8:	4b30      	ldr	r3, [pc, #192]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e0de      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d08:	4b2c      	ldr	r3, [pc, #176]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e0d6      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d18:	4b28      	ldr	r3, [pc, #160]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	f023 0207 	bic.w	r2, r3, #7
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	4925      	ldr	r1, [pc, #148]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2a:	f7fe f9db 	bl	80010e4 <HAL_GetTick>
 8002d2e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d30:	e00a      	b.n	8002d48 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d32:	f7fe f9d7 	bl	80010e4 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e0be      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d48:	4b1c      	ldr	r3, [pc, #112]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	00db      	lsls	r3, r3, #3
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d1eb      	bne.n	8002d32 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d010      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d208      	bcs.n	8002d88 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d76:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	f023 020f 	bic.w	r2, r3, #15
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	490e      	ldr	r1, [pc, #56]	; (8002dbc <HAL_RCC_ClockConfig+0x244>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d88:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 030f 	and.w	r3, r3, #15
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d214      	bcs.n	8002dc0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d96:	4b08      	ldr	r3, [pc, #32]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 020f 	bic.w	r2, r3, #15
 8002d9e:	4906      	ldr	r1, [pc, #24]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da6:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <HAL_RCC_ClockConfig+0x240>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 030f 	and.w	r3, r3, #15
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d005      	beq.n	8002dc0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e086      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x34e>
 8002db8:	52002000 	.word	0x52002000
 8002dbc:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d010      	beq.n	8002dee <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	4b3f      	ldr	r3, [pc, #252]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d208      	bcs.n	8002dee <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ddc:	4b3c      	ldr	r3, [pc, #240]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	4939      	ldr	r1, [pc, #228]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d010      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695a      	ldr	r2, [r3, #20]
 8002dfe:	4b34      	ldr	r3, [pc, #208]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d208      	bcs.n	8002e1c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e0a:	4b31      	ldr	r3, [pc, #196]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	492e      	ldr	r1, [pc, #184]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0310 	and.w	r3, r3, #16
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d010      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	699a      	ldr	r2, [r3, #24]
 8002e2c:	4b28      	ldr	r3, [pc, #160]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e2e:	69db      	ldr	r3, [r3, #28]
 8002e30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d208      	bcs.n	8002e4a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002e38:	4b25      	ldr	r3, [pc, #148]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	4922      	ldr	r1, [pc, #136]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0320 	and.w	r3, r3, #32
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d010      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69da      	ldr	r2, [r3, #28]
 8002e5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d208      	bcs.n	8002e78 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002e66:	4b1a      	ldr	r3, [pc, #104]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	4917      	ldr	r1, [pc, #92]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e78:	f000 f834 	bl	8002ee4 <HAL_RCC_GetSysClockFreq>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	4b14      	ldr	r3, [pc, #80]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	0a1b      	lsrs	r3, r3, #8
 8002e84:	f003 030f 	and.w	r3, r3, #15
 8002e88:	4912      	ldr	r1, [pc, #72]	; (8002ed4 <HAL_RCC_ClockConfig+0x35c>)
 8002e8a:	5ccb      	ldrb	r3, [r1, r3]
 8002e8c:	f003 031f 	and.w	r3, r3, #31
 8002e90:	fa22 f303 	lsr.w	r3, r2, r3
 8002e94:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e96:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <HAL_RCC_ClockConfig+0x358>)
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	f003 030f 	and.w	r3, r3, #15
 8002e9e:	4a0d      	ldr	r2, [pc, #52]	; (8002ed4 <HAL_RCC_ClockConfig+0x35c>)
 8002ea0:	5cd3      	ldrb	r3, [r2, r3]
 8002ea2:	f003 031f 	and.w	r3, r3, #31
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8002eac:	4a0a      	ldr	r2, [pc, #40]	; (8002ed8 <HAL_RCC_ClockConfig+0x360>)
 8002eae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002eb0:	4a0a      	ldr	r2, [pc, #40]	; (8002edc <HAL_RCC_ClockConfig+0x364>)
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <HAL_RCC_ClockConfig+0x368>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fe f8c8 	bl	8001050 <HAL_InitTick>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	58024400 	.word	0x58024400
 8002ed4:	080060c4 	.word	0x080060c4
 8002ed8:	24000004 	.word	0x24000004
 8002edc:	24000000 	.word	0x24000000
 8002ee0:	24000008 	.word	0x24000008

08002ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b089      	sub	sp, #36	; 0x24
 8002ee8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002eea:	4bb3      	ldr	r3, [pc, #716]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ef2:	2b18      	cmp	r3, #24
 8002ef4:	f200 8155 	bhi.w	80031a2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002ef8:	a201      	add	r2, pc, #4	; (adr r2, 8002f00 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efe:	bf00      	nop
 8002f00:	08002f65 	.word	0x08002f65
 8002f04:	080031a3 	.word	0x080031a3
 8002f08:	080031a3 	.word	0x080031a3
 8002f0c:	080031a3 	.word	0x080031a3
 8002f10:	080031a3 	.word	0x080031a3
 8002f14:	080031a3 	.word	0x080031a3
 8002f18:	080031a3 	.word	0x080031a3
 8002f1c:	080031a3 	.word	0x080031a3
 8002f20:	08002f8b 	.word	0x08002f8b
 8002f24:	080031a3 	.word	0x080031a3
 8002f28:	080031a3 	.word	0x080031a3
 8002f2c:	080031a3 	.word	0x080031a3
 8002f30:	080031a3 	.word	0x080031a3
 8002f34:	080031a3 	.word	0x080031a3
 8002f38:	080031a3 	.word	0x080031a3
 8002f3c:	080031a3 	.word	0x080031a3
 8002f40:	08002f91 	.word	0x08002f91
 8002f44:	080031a3 	.word	0x080031a3
 8002f48:	080031a3 	.word	0x080031a3
 8002f4c:	080031a3 	.word	0x080031a3
 8002f50:	080031a3 	.word	0x080031a3
 8002f54:	080031a3 	.word	0x080031a3
 8002f58:	080031a3 	.word	0x080031a3
 8002f5c:	080031a3 	.word	0x080031a3
 8002f60:	08002f97 	.word	0x08002f97
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f64:	4b94      	ldr	r3, [pc, #592]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0320 	and.w	r3, r3, #32
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d009      	beq.n	8002f84 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002f70:	4b91      	ldr	r3, [pc, #580]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	08db      	lsrs	r3, r3, #3
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	4a90      	ldr	r2, [pc, #576]	; (80031bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f80:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002f82:	e111      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f84:	4b8d      	ldr	r3, [pc, #564]	; (80031bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f86:	61bb      	str	r3, [r7, #24]
    break;
 8002f88:	e10e      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002f8a:	4b8d      	ldr	r3, [pc, #564]	; (80031c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f8c:	61bb      	str	r3, [r7, #24]
    break;
 8002f8e:	e10b      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002f90:	4b8c      	ldr	r3, [pc, #560]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002f92:	61bb      	str	r3, [r7, #24]
    break;
 8002f94:	e108      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f96:	4b88      	ldr	r3, [pc, #544]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002fa0:	4b85      	ldr	r3, [pc, #532]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa4:	091b      	lsrs	r3, r3, #4
 8002fa6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002faa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002fac:	4b82      	ldr	r3, [pc, #520]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002fb6:	4b80      	ldr	r3, [pc, #512]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fba:	08db      	lsrs	r3, r3, #3
 8002fbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	fb02 f303 	mul.w	r3, r2, r3
 8002fc6:	ee07 3a90 	vmov	s15, r3
 8002fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fce:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 80e1 	beq.w	800319c <HAL_RCC_GetSysClockFreq+0x2b8>
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	f000 8083 	beq.w	80030e8 <HAL_RCC_GetSysClockFreq+0x204>
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	f200 80a1 	bhi.w	800312c <HAL_RCC_GetSysClockFreq+0x248>
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d003      	beq.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x114>
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d056      	beq.n	80030a4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002ff6:	e099      	b.n	800312c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ff8:	4b6f      	ldr	r3, [pc, #444]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0320 	and.w	r3, r3, #32
 8003000:	2b00      	cmp	r3, #0
 8003002:	d02d      	beq.n	8003060 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003004:	4b6c      	ldr	r3, [pc, #432]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	08db      	lsrs	r3, r3, #3
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	4a6b      	ldr	r2, [pc, #428]	; (80031bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003010:	fa22 f303 	lsr.w	r3, r2, r3
 8003014:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	ee07 3a90 	vmov	s15, r3
 800301c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	ee07 3a90 	vmov	s15, r3
 8003026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800302a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800302e:	4b62      	ldr	r3, [pc, #392]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003036:	ee07 3a90 	vmov	s15, r3
 800303a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800303e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003042:	eddf 5a61 	vldr	s11, [pc, #388]	; 80031c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800304a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800304e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800305e:	e087      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	ee07 3a90 	vmov	s15, r3
 8003066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800306a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80031cc <HAL_RCC_GetSysClockFreq+0x2e8>
 800306e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003072:	4b51      	ldr	r3, [pc, #324]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800307a:	ee07 3a90 	vmov	s15, r3
 800307e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003082:	ed97 6a02 	vldr	s12, [r7, #8]
 8003086:	eddf 5a50 	vldr	s11, [pc, #320]	; 80031c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800308a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800308e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003092:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800309a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030a2:	e065      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	ee07 3a90 	vmov	s15, r3
 80030aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ae:	eddf 6a48 	vldr	s13, [pc, #288]	; 80031d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80030b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030b6:	4b40      	ldr	r3, [pc, #256]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030be:	ee07 3a90 	vmov	s15, r3
 80030c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80030ca:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80031c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030e6:	e043      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	ee07 3a90 	vmov	s15, r3
 80030ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030f2:	eddf 6a38 	vldr	s13, [pc, #224]	; 80031d4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80030f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030fa:	4b2f      	ldr	r3, [pc, #188]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003102:	ee07 3a90 	vmov	s15, r3
 8003106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800310a:	ed97 6a02 	vldr	s12, [r7, #8]
 800310e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80031c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800311a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800311e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003126:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800312a:	e021      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	ee07 3a90 	vmov	s15, r3
 8003132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003136:	eddf 6a26 	vldr	s13, [pc, #152]	; 80031d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800313a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800313e:	4b1e      	ldr	r3, [pc, #120]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003146:	ee07 3a90 	vmov	s15, r3
 800314a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800314e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003152:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80031c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003156:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800315a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800315e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003162:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800316e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003170:	4b11      	ldr	r3, [pc, #68]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003174:	0a5b      	lsrs	r3, r3, #9
 8003176:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800317a:	3301      	adds	r3, #1
 800317c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	ee07 3a90 	vmov	s15, r3
 8003184:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003188:	edd7 6a07 	vldr	s13, [r7, #28]
 800318c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003194:	ee17 3a90 	vmov	r3, s15
 8003198:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800319a:	e005      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	61bb      	str	r3, [r7, #24]
    break;
 80031a0:	e002      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80031a2:	4b07      	ldr	r3, [pc, #28]	; (80031c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80031a4:	61bb      	str	r3, [r7, #24]
    break;
 80031a6:	bf00      	nop
  }

  return sysclockfreq;
 80031a8:	69bb      	ldr	r3, [r7, #24]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3724      	adds	r7, #36	; 0x24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	58024400 	.word	0x58024400
 80031bc:	03d09000 	.word	0x03d09000
 80031c0:	003d0900 	.word	0x003d0900
 80031c4:	007a1200 	.word	0x007a1200
 80031c8:	46000000 	.word	0x46000000
 80031cc:	4c742400 	.word	0x4c742400
 80031d0:	4a742400 	.word	0x4a742400
 80031d4:	4af42400 	.word	0x4af42400

080031d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80031de:	f7ff fe81 	bl	8002ee4 <HAL_RCC_GetSysClockFreq>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4b10      	ldr	r3, [pc, #64]	; (8003228 <HAL_RCC_GetHCLKFreq+0x50>)
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	0a1b      	lsrs	r3, r3, #8
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	490f      	ldr	r1, [pc, #60]	; (800322c <HAL_RCC_GetHCLKFreq+0x54>)
 80031f0:	5ccb      	ldrb	r3, [r1, r3]
 80031f2:	f003 031f 	and.w	r3, r3, #31
 80031f6:	fa22 f303 	lsr.w	r3, r2, r3
 80031fa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031fc:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <HAL_RCC_GetHCLKFreq+0x50>)
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	f003 030f 	and.w	r3, r3, #15
 8003204:	4a09      	ldr	r2, [pc, #36]	; (800322c <HAL_RCC_GetHCLKFreq+0x54>)
 8003206:	5cd3      	ldrb	r3, [r2, r3]
 8003208:	f003 031f 	and.w	r3, r3, #31
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	fa22 f303 	lsr.w	r3, r2, r3
 8003212:	4a07      	ldr	r2, [pc, #28]	; (8003230 <HAL_RCC_GetHCLKFreq+0x58>)
 8003214:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003216:	4a07      	ldr	r2, [pc, #28]	; (8003234 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800321c:	4b04      	ldr	r3, [pc, #16]	; (8003230 <HAL_RCC_GetHCLKFreq+0x58>)
 800321e:	681b      	ldr	r3, [r3, #0]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3708      	adds	r7, #8
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	58024400 	.word	0x58024400
 800322c:	080060c4 	.word	0x080060c4
 8003230:	24000004 	.word	0x24000004
 8003234:	24000000 	.word	0x24000000

08003238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800323c:	f7ff ffcc 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8003240:	4602      	mov	r2, r0
 8003242:	4b06      	ldr	r3, [pc, #24]	; (800325c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	091b      	lsrs	r3, r3, #4
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	4904      	ldr	r1, [pc, #16]	; (8003260 <HAL_RCC_GetPCLK1Freq+0x28>)
 800324e:	5ccb      	ldrb	r3, [r1, r3]
 8003250:	f003 031f 	and.w	r3, r3, #31
 8003254:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003258:	4618      	mov	r0, r3
 800325a:	bd80      	pop	{r7, pc}
 800325c:	58024400 	.word	0x58024400
 8003260:	080060c4 	.word	0x080060c4

08003264 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003268:	f7ff ffb6 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 800326c:	4602      	mov	r2, r0
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	0a1b      	lsrs	r3, r3, #8
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	4904      	ldr	r1, [pc, #16]	; (800328c <HAL_RCC_GetPCLK2Freq+0x28>)
 800327a:	5ccb      	ldrb	r3, [r1, r3]
 800327c:	f003 031f 	and.w	r3, r3, #31
 8003280:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003284:	4618      	mov	r0, r3
 8003286:	bd80      	pop	{r7, pc}
 8003288:	58024400 	.word	0x58024400
 800328c:	080060c4 	.word	0x080060c4

08003290 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003298:	2300      	movs	r3, #0
 800329a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800329c:	2300      	movs	r3, #0
 800329e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d03f      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032b0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80032b4:	d02a      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80032b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80032ba:	d824      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032c0:	d018      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032c6:	d81e      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032d0:	d007      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032d2:	e018      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032d4:	4ba3      	ldr	r3, [pc, #652]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80032d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d8:	4aa2      	ldr	r2, [pc, #648]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80032da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80032e0:	e015      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3304      	adds	r3, #4
 80032e6:	2102      	movs	r1, #2
 80032e8:	4618      	mov	r0, r3
 80032ea:	f001 f9d5 	bl	8004698 <RCCEx_PLL2_Config>
 80032ee:	4603      	mov	r3, r0
 80032f0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80032f2:	e00c      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3324      	adds	r3, #36	; 0x24
 80032f8:	2102      	movs	r1, #2
 80032fa:	4618      	mov	r0, r3
 80032fc:	f001 fa7e 	bl	80047fc <RCCEx_PLL3_Config>
 8003300:	4603      	mov	r3, r0
 8003302:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003304:	e003      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	75fb      	strb	r3, [r7, #23]
      break;
 800330a:	e000      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800330c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800330e:	7dfb      	ldrb	r3, [r7, #23]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d109      	bne.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003314:	4b93      	ldr	r3, [pc, #588]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003318:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003320:	4990      	ldr	r1, [pc, #576]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003322:	4313      	orrs	r3, r2
 8003324:	650b      	str	r3, [r1, #80]	; 0x50
 8003326:	e001      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003328:	7dfb      	ldrb	r3, [r7, #23]
 800332a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003334:	2b00      	cmp	r3, #0
 8003336:	d03d      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	2b04      	cmp	r3, #4
 800333e:	d826      	bhi.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003340:	a201      	add	r2, pc, #4	; (adr r2, 8003348 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003346:	bf00      	nop
 8003348:	0800335d 	.word	0x0800335d
 800334c:	0800336b 	.word	0x0800336b
 8003350:	0800337d 	.word	0x0800337d
 8003354:	08003395 	.word	0x08003395
 8003358:	08003395 	.word	0x08003395
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800335c:	4b81      	ldr	r3, [pc, #516]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800335e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003360:	4a80      	ldr	r2, [pc, #512]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003366:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003368:	e015      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	3304      	adds	r3, #4
 800336e:	2100      	movs	r1, #0
 8003370:	4618      	mov	r0, r3
 8003372:	f001 f991 	bl	8004698 <RCCEx_PLL2_Config>
 8003376:	4603      	mov	r3, r0
 8003378:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800337a:	e00c      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3324      	adds	r3, #36	; 0x24
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f001 fa3a 	bl	80047fc <RCCEx_PLL3_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800338c:	e003      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	75fb      	strb	r3, [r7, #23]
      break;
 8003392:	e000      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003394:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003396:	7dfb      	ldrb	r3, [r7, #23]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d109      	bne.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800339c:	4b71      	ldr	r3, [pc, #452]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800339e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033a0:	f023 0207 	bic.w	r2, r3, #7
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a8:	496e      	ldr	r1, [pc, #440]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	650b      	str	r3, [r1, #80]	; 0x50
 80033ae:	e001      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b0:	7dfb      	ldrb	r3, [r7, #23]
 80033b2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d042      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033c8:	d02b      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80033ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033ce:	d825      	bhi.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80033d0:	2bc0      	cmp	r3, #192	; 0xc0
 80033d2:	d028      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80033d4:	2bc0      	cmp	r3, #192	; 0xc0
 80033d6:	d821      	bhi.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80033d8:	2b80      	cmp	r3, #128	; 0x80
 80033da:	d016      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80033dc:	2b80      	cmp	r3, #128	; 0x80
 80033de:	d81d      	bhi.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80033e4:	2b40      	cmp	r3, #64	; 0x40
 80033e6:	d007      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80033e8:	e018      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033ea:	4b5e      	ldr	r3, [pc, #376]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ee:	4a5d      	ldr	r2, [pc, #372]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80033f6:	e017      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3304      	adds	r3, #4
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f001 f94a 	bl	8004698 <RCCEx_PLL2_Config>
 8003404:	4603      	mov	r3, r0
 8003406:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003408:	e00e      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	3324      	adds	r3, #36	; 0x24
 800340e:	2100      	movs	r1, #0
 8003410:	4618      	mov	r0, r3
 8003412:	f001 f9f3 	bl	80047fc <RCCEx_PLL3_Config>
 8003416:	4603      	mov	r3, r0
 8003418:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800341a:	e005      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	75fb      	strb	r3, [r7, #23]
      break;
 8003420:	e002      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003422:	bf00      	nop
 8003424:	e000      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003426:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003428:	7dfb      	ldrb	r3, [r7, #23]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d109      	bne.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800342e:	4b4d      	ldr	r3, [pc, #308]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003430:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003432:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800343a:	494a      	ldr	r1, [pc, #296]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800343c:	4313      	orrs	r3, r2
 800343e:	650b      	str	r3, [r1, #80]	; 0x50
 8003440:	e001      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003442:	7dfb      	ldrb	r3, [r7, #23]
 8003444:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800344e:	2b00      	cmp	r3, #0
 8003450:	d049      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003458:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800345c:	d030      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800345e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003462:	d82a      	bhi.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003464:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003468:	d02c      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800346a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800346e:	d824      	bhi.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003470:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003474:	d018      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003476:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800347a:	d81e      	bhi.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003480:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003484:	d007      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003486:	e018      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003488:	4b36      	ldr	r3, [pc, #216]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800348a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348c:	4a35      	ldr	r2, [pc, #212]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800348e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003492:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003494:	e017      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3304      	adds	r3, #4
 800349a:	2100      	movs	r1, #0
 800349c:	4618      	mov	r0, r3
 800349e:	f001 f8fb 	bl	8004698 <RCCEx_PLL2_Config>
 80034a2:	4603      	mov	r3, r0
 80034a4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80034a6:	e00e      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3324      	adds	r3, #36	; 0x24
 80034ac:	2100      	movs	r1, #0
 80034ae:	4618      	mov	r0, r3
 80034b0:	f001 f9a4 	bl	80047fc <RCCEx_PLL3_Config>
 80034b4:	4603      	mov	r3, r0
 80034b6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80034b8:	e005      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	75fb      	strb	r3, [r7, #23]
      break;
 80034be:	e002      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80034c0:	bf00      	nop
 80034c2:	e000      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80034c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034c6:	7dfb      	ldrb	r3, [r7, #23]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10a      	bne.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80034cc:	4b25      	ldr	r3, [pc, #148]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80034ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80034da:	4922      	ldr	r1, [pc, #136]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	658b      	str	r3, [r1, #88]	; 0x58
 80034e0:	e001      	b.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034e2:	7dfb      	ldrb	r3, [r7, #23]
 80034e4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d04b      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80034f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80034fc:	d030      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80034fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003502:	d82a      	bhi.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003504:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003508:	d02e      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800350a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800350e:	d824      	bhi.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003510:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003514:	d018      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003516:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800351a:	d81e      	bhi.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003520:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003524:	d007      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003526:	e018      	b.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003528:	4b0e      	ldr	r3, [pc, #56]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800352a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800352c:	4a0d      	ldr	r2, [pc, #52]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800352e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003532:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003534:	e019      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	3304      	adds	r3, #4
 800353a:	2100      	movs	r1, #0
 800353c:	4618      	mov	r0, r3
 800353e:	f001 f8ab 	bl	8004698 <RCCEx_PLL2_Config>
 8003542:	4603      	mov	r3, r0
 8003544:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003546:	e010      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3324      	adds	r3, #36	; 0x24
 800354c:	2100      	movs	r1, #0
 800354e:	4618      	mov	r0, r3
 8003550:	f001 f954 	bl	80047fc <RCCEx_PLL3_Config>
 8003554:	4603      	mov	r3, r0
 8003556:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003558:	e007      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	75fb      	strb	r3, [r7, #23]
      break;
 800355e:	e004      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8003560:	bf00      	nop
 8003562:	e002      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003564:	58024400 	.word	0x58024400
      break;
 8003568:	bf00      	nop
    }

    if(ret == HAL_OK)
 800356a:	7dfb      	ldrb	r3, [r7, #23]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10a      	bne.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003570:	4b99      	ldr	r3, [pc, #612]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003574:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800357e:	4996      	ldr	r1, [pc, #600]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003580:	4313      	orrs	r3, r2
 8003582:	658b      	str	r3, [r1, #88]	; 0x58
 8003584:	e001      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003586:	7dfb      	ldrb	r3, [r7, #23]
 8003588:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d032      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800359a:	2b30      	cmp	r3, #48	; 0x30
 800359c:	d01c      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800359e:	2b30      	cmp	r3, #48	; 0x30
 80035a0:	d817      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80035a2:	2b20      	cmp	r3, #32
 80035a4:	d00c      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d813      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d016      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80035ae:	2b10      	cmp	r3, #16
 80035b0:	d10f      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035b2:	4b89      	ldr	r3, [pc, #548]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80035b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b6:	4a88      	ldr	r2, [pc, #544]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80035b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035bc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80035be:	e00e      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3304      	adds	r3, #4
 80035c4:	2102      	movs	r1, #2
 80035c6:	4618      	mov	r0, r3
 80035c8:	f001 f866 	bl	8004698 <RCCEx_PLL2_Config>
 80035cc:	4603      	mov	r3, r0
 80035ce:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80035d0:	e005      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	75fb      	strb	r3, [r7, #23]
      break;
 80035d6:	e002      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80035d8:	bf00      	nop
 80035da:	e000      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80035dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035de:	7dfb      	ldrb	r3, [r7, #23]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d109      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80035e4:	4b7c      	ldr	r3, [pc, #496]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80035e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035f0:	4979      	ldr	r1, [pc, #484]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80035f6:	e001      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f8:	7dfb      	ldrb	r3, [r7, #23]
 80035fa:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d047      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800360c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003610:	d030      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003612:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003616:	d82a      	bhi.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003618:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800361c:	d02c      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800361e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003622:	d824      	bhi.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003624:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003628:	d018      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800362a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800362e:	d81e      	bhi.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8003634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003638:	d007      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800363a:	e018      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800363c:	4b66      	ldr	r3, [pc, #408]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800363e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003640:	4a65      	ldr	r2, [pc, #404]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003646:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003648:	e017      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3304      	adds	r3, #4
 800364e:	2100      	movs	r1, #0
 8003650:	4618      	mov	r0, r3
 8003652:	f001 f821 	bl	8004698 <RCCEx_PLL2_Config>
 8003656:	4603      	mov	r3, r0
 8003658:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800365a:	e00e      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3324      	adds	r3, #36	; 0x24
 8003660:	2100      	movs	r1, #0
 8003662:	4618      	mov	r0, r3
 8003664:	f001 f8ca 	bl	80047fc <RCCEx_PLL3_Config>
 8003668:	4603      	mov	r3, r0
 800366a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800366c:	e005      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	75fb      	strb	r3, [r7, #23]
      break;
 8003672:	e002      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8003674:	bf00      	nop
 8003676:	e000      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8003678:	bf00      	nop
    }

    if(ret == HAL_OK)
 800367a:	7dfb      	ldrb	r3, [r7, #23]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d109      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003680:	4b55      	ldr	r3, [pc, #340]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003682:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003684:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800368c:	4952      	ldr	r1, [pc, #328]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800368e:	4313      	orrs	r3, r2
 8003690:	650b      	str	r3, [r1, #80]	; 0x50
 8003692:	e001      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003694:	7dfb      	ldrb	r3, [r7, #23]
 8003696:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d049      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036ac:	d02e      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80036ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036b2:	d828      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80036b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80036b8:	d02a      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80036ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80036be:	d822      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80036c0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80036c4:	d026      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x484>
 80036c6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80036ca:	d81c      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80036cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036d0:	d010      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x464>
 80036d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036d6:	d816      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d01d      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80036dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036e0:	d111      	bne.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	3304      	adds	r3, #4
 80036e6:	2101      	movs	r1, #1
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 ffd5 	bl	8004698 <RCCEx_PLL2_Config>
 80036ee:	4603      	mov	r3, r0
 80036f0:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80036f2:	e012      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3324      	adds	r3, #36	; 0x24
 80036f8:	2101      	movs	r1, #1
 80036fa:	4618      	mov	r0, r3
 80036fc:	f001 f87e 	bl	80047fc <RCCEx_PLL3_Config>
 8003700:	4603      	mov	r3, r0
 8003702:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003704:	e009      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	75fb      	strb	r3, [r7, #23]
      break;
 800370a:	e006      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800370c:	bf00      	nop
 800370e:	e004      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003710:	bf00      	nop
 8003712:	e002      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003714:	bf00      	nop
 8003716:	e000      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003718:	bf00      	nop
    }

    if(ret == HAL_OK)
 800371a:	7dfb      	ldrb	r3, [r7, #23]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d109      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003720:	4b2d      	ldr	r3, [pc, #180]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003724:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800372c:	492a      	ldr	r1, [pc, #168]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800372e:	4313      	orrs	r3, r2
 8003730:	650b      	str	r3, [r1, #80]	; 0x50
 8003732:	e001      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003734:	7dfb      	ldrb	r3, [r7, #23]
 8003736:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d04d      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800374a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800374e:	d02e      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8003750:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003754:	d828      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800375a:	d02a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800375c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003760:	d822      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003762:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003766:	d026      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8003768:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800376c:	d81c      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800376e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003772:	d010      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8003774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003778:	d816      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800377a:	2b00      	cmp	r3, #0
 800377c:	d01d      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800377e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003782:	d111      	bne.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3304      	adds	r3, #4
 8003788:	2101      	movs	r1, #1
 800378a:	4618      	mov	r0, r3
 800378c:	f000 ff84 	bl	8004698 <RCCEx_PLL2_Config>
 8003790:	4603      	mov	r3, r0
 8003792:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003794:	e012      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3324      	adds	r3, #36	; 0x24
 800379a:	2101      	movs	r1, #1
 800379c:	4618      	mov	r0, r3
 800379e:	f001 f82d 	bl	80047fc <RCCEx_PLL3_Config>
 80037a2:	4603      	mov	r3, r0
 80037a4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80037a6:	e009      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	75fb      	strb	r3, [r7, #23]
      break;
 80037ac:	e006      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80037ae:	bf00      	nop
 80037b0:	e004      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80037b2:	bf00      	nop
 80037b4:	e002      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80037b6:	bf00      	nop
 80037b8:	e000      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80037ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037bc:	7dfb      	ldrb	r3, [r7, #23]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10c      	bne.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80037c2:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80037d0:	4901      	ldr	r1, [pc, #4]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	658b      	str	r3, [r1, #88]	; 0x58
 80037d6:	e003      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80037d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037dc:	7dfb      	ldrb	r3, [r7, #23]
 80037de:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d02f      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037f4:	d00e      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80037f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037fa:	d814      	bhi.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x596>
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d015      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003800:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003804:	d10f      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003806:	4baf      	ldr	r3, [pc, #700]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380a:	4aae      	ldr	r2, [pc, #696]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800380c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003810:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003812:	e00c      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3304      	adds	r3, #4
 8003818:	2101      	movs	r1, #1
 800381a:	4618      	mov	r0, r3
 800381c:	f000 ff3c 	bl	8004698 <RCCEx_PLL2_Config>
 8003820:	4603      	mov	r3, r0
 8003822:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003824:	e003      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	75fb      	strb	r3, [r7, #23]
      break;
 800382a:	e000      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 800382c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800382e:	7dfb      	ldrb	r3, [r7, #23]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d109      	bne.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003834:	4ba3      	ldr	r3, [pc, #652]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003838:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003840:	49a0      	ldr	r1, [pc, #640]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003842:	4313      	orrs	r3, r2
 8003844:	650b      	str	r3, [r1, #80]	; 0x50
 8003846:	e001      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003848:	7dfb      	ldrb	r3, [r7, #23]
 800384a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d032      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385c:	2b03      	cmp	r3, #3
 800385e:	d81b      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003860:	a201      	add	r2, pc, #4	; (adr r2, 8003868 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8003862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003866:	bf00      	nop
 8003868:	0800389f 	.word	0x0800389f
 800386c:	08003879 	.word	0x08003879
 8003870:	08003887 	.word	0x08003887
 8003874:	0800389f 	.word	0x0800389f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003878:	4b92      	ldr	r3, [pc, #584]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800387a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387c:	4a91      	ldr	r2, [pc, #580]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800387e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003882:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003884:	e00c      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	3304      	adds	r3, #4
 800388a:	2102      	movs	r1, #2
 800388c:	4618      	mov	r0, r3
 800388e:	f000 ff03 	bl	8004698 <RCCEx_PLL2_Config>
 8003892:	4603      	mov	r3, r0
 8003894:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003896:	e003      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	75fb      	strb	r3, [r7, #23]
      break;
 800389c:	e000      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800389e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038a0:	7dfb      	ldrb	r3, [r7, #23]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d109      	bne.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80038a6:	4b87      	ldr	r3, [pc, #540]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038aa:	f023 0203 	bic.w	r2, r3, #3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b2:	4984      	ldr	r1, [pc, #528]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80038b8:	e001      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ba:	7dfb      	ldrb	r3, [r7, #23]
 80038bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f000 8086 	beq.w	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038cc:	4b7e      	ldr	r3, [pc, #504]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a7d      	ldr	r2, [pc, #500]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80038d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038d8:	f7fd fc04 	bl	80010e4 <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038de:	e009      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e0:	f7fd fc00 	bl	80010e4 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b64      	cmp	r3, #100	; 0x64
 80038ec:	d902      	bls.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	75fb      	strb	r3, [r7, #23]
        break;
 80038f2:	e005      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038f4:	4b74      	ldr	r3, [pc, #464]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0ef      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003900:	7dfb      	ldrb	r3, [r7, #23]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d166      	bne.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003906:	4b6f      	ldr	r3, [pc, #444]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003908:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003910:	4053      	eors	r3, r2
 8003912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003916:	2b00      	cmp	r3, #0
 8003918:	d013      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800391a:	4b6a      	ldr	r3, [pc, #424]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800391c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800391e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003922:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003924:	4b67      	ldr	r3, [pc, #412]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003928:	4a66      	ldr	r2, [pc, #408]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800392a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800392e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003930:	4b64      	ldr	r3, [pc, #400]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003934:	4a63      	ldr	r2, [pc, #396]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800393a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800393c:	4a61      	ldr	r2, [pc, #388]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800394c:	d115      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800394e:	f7fd fbc9 	bl	80010e4 <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003954:	e00b      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003956:	f7fd fbc5 	bl	80010e4 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	f241 3288 	movw	r2, #5000	; 0x1388
 8003964:	4293      	cmp	r3, r2
 8003966:	d902      	bls.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	75fb      	strb	r3, [r7, #23]
            break;
 800396c:	e005      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800396e:	4b55      	ldr	r3, [pc, #340]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d0ed      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800397a:	7dfb      	ldrb	r3, [r7, #23]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d126      	bne.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800398a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800398e:	d10d      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003990:	4b4c      	ldr	r3, [pc, #304]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800399e:	0919      	lsrs	r1, r3, #4
 80039a0:	4b4a      	ldr	r3, [pc, #296]	; (8003acc <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80039a2:	400b      	ands	r3, r1
 80039a4:	4947      	ldr	r1, [pc, #284]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	610b      	str	r3, [r1, #16]
 80039aa:	e005      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80039ac:	4b45      	ldr	r3, [pc, #276]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	4a44      	ldr	r2, [pc, #272]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039b2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80039b6:	6113      	str	r3, [r2, #16]
 80039b8:	4b42      	ldr	r3, [pc, #264]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80039c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c6:	493f      	ldr	r1, [pc, #252]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	670b      	str	r3, [r1, #112]	; 0x70
 80039cc:	e004      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039ce:	7dfb      	ldrb	r3, [r7, #23]
 80039d0:	75bb      	strb	r3, [r7, #22]
 80039d2:	e001      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d4:	7dfb      	ldrb	r3, [r7, #23]
 80039d6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8085 	beq.w	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039ea:	2b28      	cmp	r3, #40	; 0x28
 80039ec:	d866      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80039ee:	a201      	add	r2, pc, #4	; (adr r2, 80039f4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80039f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f4:	08003ad1 	.word	0x08003ad1
 80039f8:	08003abd 	.word	0x08003abd
 80039fc:	08003abd 	.word	0x08003abd
 8003a00:	08003abd 	.word	0x08003abd
 8003a04:	08003abd 	.word	0x08003abd
 8003a08:	08003abd 	.word	0x08003abd
 8003a0c:	08003abd 	.word	0x08003abd
 8003a10:	08003abd 	.word	0x08003abd
 8003a14:	08003a99 	.word	0x08003a99
 8003a18:	08003abd 	.word	0x08003abd
 8003a1c:	08003abd 	.word	0x08003abd
 8003a20:	08003abd 	.word	0x08003abd
 8003a24:	08003abd 	.word	0x08003abd
 8003a28:	08003abd 	.word	0x08003abd
 8003a2c:	08003abd 	.word	0x08003abd
 8003a30:	08003abd 	.word	0x08003abd
 8003a34:	08003aab 	.word	0x08003aab
 8003a38:	08003abd 	.word	0x08003abd
 8003a3c:	08003abd 	.word	0x08003abd
 8003a40:	08003abd 	.word	0x08003abd
 8003a44:	08003abd 	.word	0x08003abd
 8003a48:	08003abd 	.word	0x08003abd
 8003a4c:	08003abd 	.word	0x08003abd
 8003a50:	08003abd 	.word	0x08003abd
 8003a54:	08003ad1 	.word	0x08003ad1
 8003a58:	08003abd 	.word	0x08003abd
 8003a5c:	08003abd 	.word	0x08003abd
 8003a60:	08003abd 	.word	0x08003abd
 8003a64:	08003abd 	.word	0x08003abd
 8003a68:	08003abd 	.word	0x08003abd
 8003a6c:	08003abd 	.word	0x08003abd
 8003a70:	08003abd 	.word	0x08003abd
 8003a74:	08003ad1 	.word	0x08003ad1
 8003a78:	08003abd 	.word	0x08003abd
 8003a7c:	08003abd 	.word	0x08003abd
 8003a80:	08003abd 	.word	0x08003abd
 8003a84:	08003abd 	.word	0x08003abd
 8003a88:	08003abd 	.word	0x08003abd
 8003a8c:	08003abd 	.word	0x08003abd
 8003a90:	08003abd 	.word	0x08003abd
 8003a94:	08003ad1 	.word	0x08003ad1
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fdfa 	bl	8004698 <RCCEx_PLL2_Config>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003aa8:	e013      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3324      	adds	r3, #36	; 0x24
 8003aae:	2101      	movs	r1, #1
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fea3 	bl	80047fc <RCCEx_PLL3_Config>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	75fb      	strb	r3, [r7, #23]
      break;
 8003ac0:	e007      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003ac2:	bf00      	nop
 8003ac4:	58024400 	.word	0x58024400
 8003ac8:	58024800 	.word	0x58024800
 8003acc:	00ffffcf 	.word	0x00ffffcf
      break;
 8003ad0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ad2:	7dfb      	ldrb	r3, [r7, #23]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d109      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ad8:	4b96      	ldr	r3, [pc, #600]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003adc:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ae4:	4993      	ldr	r1, [pc, #588]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	654b      	str	r3, [r1, #84]	; 0x54
 8003aea:	e001      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aec:	7dfb      	ldrb	r3, [r7, #23]
 8003aee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d038      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b00:	2b05      	cmp	r3, #5
 8003b02:	d821      	bhi.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8003b04:	a201      	add	r2, pc, #4	; (adr r2, 8003b0c <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8003b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0a:	bf00      	nop
 8003b0c:	08003b4f 	.word	0x08003b4f
 8003b10:	08003b25 	.word	0x08003b25
 8003b14:	08003b37 	.word	0x08003b37
 8003b18:	08003b4f 	.word	0x08003b4f
 8003b1c:	08003b4f 	.word	0x08003b4f
 8003b20:	08003b4f 	.word	0x08003b4f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3304      	adds	r3, #4
 8003b28:	2101      	movs	r1, #1
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 fdb4 	bl	8004698 <RCCEx_PLL2_Config>
 8003b30:	4603      	mov	r3, r0
 8003b32:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003b34:	e00c      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3324      	adds	r3, #36	; 0x24
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f000 fe5d 	bl	80047fc <RCCEx_PLL3_Config>
 8003b42:	4603      	mov	r3, r0
 8003b44:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003b46:	e003      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b4c:	e000      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8003b4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b50:	7dfb      	ldrb	r3, [r7, #23]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d109      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003b56:	4b77      	ldr	r3, [pc, #476]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5a:	f023 0207 	bic.w	r2, r3, #7
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b62:	4974      	ldr	r1, [pc, #464]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	654b      	str	r3, [r1, #84]	; 0x54
 8003b68:	e001      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6a:	7dfb      	ldrb	r3, [r7, #23]
 8003b6c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0304 	and.w	r3, r3, #4
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d03a      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b80:	2b05      	cmp	r3, #5
 8003b82:	d821      	bhi.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8003b84:	a201      	add	r2, pc, #4	; (adr r2, 8003b8c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8003b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8a:	bf00      	nop
 8003b8c:	08003bcf 	.word	0x08003bcf
 8003b90:	08003ba5 	.word	0x08003ba5
 8003b94:	08003bb7 	.word	0x08003bb7
 8003b98:	08003bcf 	.word	0x08003bcf
 8003b9c:	08003bcf 	.word	0x08003bcf
 8003ba0:	08003bcf 	.word	0x08003bcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	2101      	movs	r1, #1
 8003baa:	4618      	mov	r0, r3
 8003bac:	f000 fd74 	bl	8004698 <RCCEx_PLL2_Config>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003bb4:	e00c      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	3324      	adds	r3, #36	; 0x24
 8003bba:	2101      	movs	r1, #1
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 fe1d 	bl	80047fc <RCCEx_PLL3_Config>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003bc6:	e003      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	75fb      	strb	r3, [r7, #23]
      break;
 8003bcc:	e000      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8003bce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bd0:	7dfb      	ldrb	r3, [r7, #23]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10a      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bd6:	4b57      	ldr	r3, [pc, #348]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bda:	f023 0207 	bic.w	r2, r3, #7
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003be4:	4953      	ldr	r1, [pc, #332]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	658b      	str	r3, [r1, #88]	; 0x58
 8003bea:	e001      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bec:	7dfb      	ldrb	r3, [r7, #23]
 8003bee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0320 	and.w	r3, r3, #32
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d04b      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c06:	d02e      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003c08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c0c:	d828      	bhi.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c12:	d02a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8003c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c18:	d822      	bhi.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003c1a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003c1e:	d026      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003c20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003c24:	d81c      	bhi.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003c26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c2a:	d010      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8003c2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c30:	d816      	bhi.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d01d      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8003c36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c3a:	d111      	bne.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3304      	adds	r3, #4
 8003c40:	2100      	movs	r1, #0
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 fd28 	bl	8004698 <RCCEx_PLL2_Config>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003c4c:	e012      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3324      	adds	r3, #36	; 0x24
 8003c52:	2102      	movs	r1, #2
 8003c54:	4618      	mov	r0, r3
 8003c56:	f000 fdd1 	bl	80047fc <RCCEx_PLL3_Config>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003c5e:	e009      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	75fb      	strb	r3, [r7, #23]
      break;
 8003c64:	e006      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003c66:	bf00      	nop
 8003c68:	e004      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e002      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003c6e:	bf00      	nop
 8003c70:	e000      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003c72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c74:	7dfb      	ldrb	r3, [r7, #23]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10a      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c7a:	4b2e      	ldr	r3, [pc, #184]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c88:	492a      	ldr	r1, [pc, #168]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	654b      	str	r3, [r1, #84]	; 0x54
 8003c8e:	e001      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c90:	7dfb      	ldrb	r3, [r7, #23]
 8003c92:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d04d      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ca6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003caa:	d02e      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003cac:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003cb0:	d828      	bhi.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003cb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cb6:	d02a      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003cb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cbc:	d822      	bhi.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003cbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003cc2:	d026      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8003cc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003cc8:	d81c      	bhi.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003cca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cce:	d010      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003cd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cd4:	d816      	bhi.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d01d      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003cda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cde:	d111      	bne.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 fcd6 	bl	8004698 <RCCEx_PLL2_Config>
 8003cec:	4603      	mov	r3, r0
 8003cee:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003cf0:	e012      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3324      	adds	r3, #36	; 0x24
 8003cf6:	2102      	movs	r1, #2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 fd7f 	bl	80047fc <RCCEx_PLL3_Config>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003d02:	e009      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	75fb      	strb	r3, [r7, #23]
      break;
 8003d08:	e006      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003d0a:	bf00      	nop
 8003d0c:	e004      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003d0e:	bf00      	nop
 8003d10:	e002      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003d12:	bf00      	nop
 8003d14:	e000      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003d16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d18:	7dfb      	ldrb	r3, [r7, #23]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10c      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d1e:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d22:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d2c:	4901      	ldr	r1, [pc, #4]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	658b      	str	r3, [r1, #88]	; 0x58
 8003d32:	e003      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003d34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d38:	7dfb      	ldrb	r3, [r7, #23]
 8003d3a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d04b      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d4e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003d52:	d02e      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003d54:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003d58:	d828      	bhi.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003d5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d5e:	d02a      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003d60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d64:	d822      	bhi.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003d66:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003d6a:	d026      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003d6c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003d70:	d81c      	bhi.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003d72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d76:	d010      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8003d78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d7c:	d816      	bhi.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d01d      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8003d82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d86:	d111      	bne.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 fc82 	bl	8004698 <RCCEx_PLL2_Config>
 8003d94:	4603      	mov	r3, r0
 8003d96:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003d98:	e012      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	3324      	adds	r3, #36	; 0x24
 8003d9e:	2102      	movs	r1, #2
 8003da0:	4618      	mov	r0, r3
 8003da2:	f000 fd2b 	bl	80047fc <RCCEx_PLL3_Config>
 8003da6:	4603      	mov	r3, r0
 8003da8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003daa:	e009      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	75fb      	strb	r3, [r7, #23]
      break;
 8003db0:	e006      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003db2:	bf00      	nop
 8003db4:	e004      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003db6:	bf00      	nop
 8003db8:	e002      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003dba:	bf00      	nop
 8003dbc:	e000      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003dbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10a      	bne.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003dc6:	4b9d      	ldr	r3, [pc, #628]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003dd4:	4999      	ldr	r1, [pc, #612]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	658b      	str	r3, [r1, #88]	; 0x58
 8003dda:	e001      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ddc:	7dfb      	ldrb	r3, [r7, #23]
 8003dde:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d01a      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003df2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003df6:	d10a      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3324      	adds	r3, #36	; 0x24
 8003dfc:	2102      	movs	r1, #2
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fcfc 	bl	80047fc <RCCEx_PLL3_Config>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003e0e:	4b8b      	ldr	r3, [pc, #556]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e1c:	4987      	ldr	r1, [pc, #540]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0310 	and.w	r3, r3, #16
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d01a      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e38:	d10a      	bne.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	3324      	adds	r3, #36	; 0x24
 8003e3e:	2102      	movs	r1, #2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fcdb 	bl	80047fc <RCCEx_PLL3_Config>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e50:	4b7a      	ldr	r3, [pc, #488]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e5e:	4977      	ldr	r1, [pc, #476]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d034      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003e76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e7a:	d01d      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003e7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e80:	d817      	bhi.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8003e86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e8a:	d009      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003e8c:	e011      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3304      	adds	r3, #4
 8003e92:	2100      	movs	r1, #0
 8003e94:	4618      	mov	r0, r3
 8003e96:	f000 fbff 	bl	8004698 <RCCEx_PLL2_Config>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003e9e:	e00c      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	3324      	adds	r3, #36	; 0x24
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fca8 	bl	80047fc <RCCEx_PLL3_Config>
 8003eac:	4603      	mov	r3, r0
 8003eae:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003eb0:	e003      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	75fb      	strb	r3, [r7, #23]
      break;
 8003eb6:	e000      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003eb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eba:	7dfb      	ldrb	r3, [r7, #23]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d10a      	bne.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ec0:	4b5e      	ldr	r3, [pc, #376]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003ece:	495b      	ldr	r1, [pc, #364]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	658b      	str	r3, [r1, #88]	; 0x58
 8003ed4:	e001      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed6:	7dfb      	ldrb	r3, [r7, #23]
 8003ed8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d033      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003ef0:	d01c      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8003ef2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003ef6:	d816      	bhi.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8003ef8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003efc:	d003      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003efe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f02:	d007      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8003f04:	e00f      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f06:	4b4d      	ldr	r3, [pc, #308]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f0a:	4a4c      	ldr	r2, [pc, #304]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f10:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003f12:	e00c      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3324      	adds	r3, #36	; 0x24
 8003f18:	2101      	movs	r1, #1
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 fc6e 	bl	80047fc <RCCEx_PLL3_Config>
 8003f20:	4603      	mov	r3, r0
 8003f22:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003f24:	e003      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	75fb      	strb	r3, [r7, #23]
      break;
 8003f2a:	e000      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8003f2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f2e:	7dfb      	ldrb	r3, [r7, #23]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10a      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f34:	4b41      	ldr	r3, [pc, #260]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f38:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f42:	493e      	ldr	r1, [pc, #248]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	654b      	str	r3, [r1, #84]	; 0x54
 8003f48:	e001      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f4a:	7dfb      	ldrb	r3, [r7, #23]
 8003f4c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d029      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8003f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f66:	d007      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8003f68:	e00f      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f6a:	4b34      	ldr	r3, [pc, #208]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6e:	4a33      	ldr	r2, [pc, #204]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f74:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003f76:	e00b      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	2102      	movs	r1, #2
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 fb8a 	bl	8004698 <RCCEx_PLL2_Config>
 8003f84:	4603      	mov	r3, r0
 8003f86:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003f88:	e002      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	75fb      	strb	r3, [r7, #23]
      break;
 8003f8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f90:	7dfb      	ldrb	r3, [r7, #23]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d109      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003f96:	4b29      	ldr	r3, [pc, #164]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa2:	4926      	ldr	r1, [pc, #152]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003fa8:	e001      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003faa:	7dfb      	ldrb	r3, [r7, #23]
 8003fac:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3324      	adds	r3, #36	; 0x24
 8003fbe:	2102      	movs	r1, #2
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 fc1b 	bl	80047fc <RCCEx_PLL3_Config>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d033      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fe0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fe4:	d017      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8003fe6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fea:	d811      	bhi.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003fec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ff0:	d013      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8003ff2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ff6:	d80b      	bhi.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d010      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8003ffc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004000:	d106      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004002:	4b0e      	ldr	r3, [pc, #56]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004006:	4a0d      	ldr	r2, [pc, #52]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800400c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800400e:	e007      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	75fb      	strb	r3, [r7, #23]
      break;
 8004014:	e004      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8004016:	bf00      	nop
 8004018:	e002      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800401a:	bf00      	nop
 800401c:	e000      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800401e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004020:	7dfb      	ldrb	r3, [r7, #23]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10c      	bne.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004026:	4b05      	ldr	r3, [pc, #20]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004032:	4902      	ldr	r1, [pc, #8]	; (800403c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004034:	4313      	orrs	r3, r2
 8004036:	654b      	str	r3, [r1, #84]	; 0x54
 8004038:	e004      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800403a:	bf00      	nop
 800403c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004040:	7dfb      	ldrb	r3, [r7, #23]
 8004042:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d008      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004050:	4b31      	ldr	r3, [pc, #196]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004052:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004054:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405c:	492e      	ldr	r1, [pc, #184]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800405e:	4313      	orrs	r3, r2
 8004060:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d009      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800406e:	4b2a      	ldr	r3, [pc, #168]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800407c:	4926      	ldr	r1, [pc, #152]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800407e:	4313      	orrs	r3, r2
 8004080:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d008      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800408e:	4b22      	ldr	r3, [pc, #136]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004090:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004092:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800409a:	491f      	ldr	r1, [pc, #124]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800409c:	4313      	orrs	r3, r2
 800409e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00d      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80040ac:	4b1a      	ldr	r3, [pc, #104]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	4a19      	ldr	r2, [pc, #100]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80040b6:	6113      	str	r3, [r2, #16]
 80040b8:	4b17      	ldr	r3, [pc, #92]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040ba:	691a      	ldr	r2, [r3, #16]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80040c2:	4915      	ldr	r1, [pc, #84]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	da08      	bge.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80040d0:	4b11      	ldr	r3, [pc, #68]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040d4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040dc:	490e      	ldr	r1, [pc, #56]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d009      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80040ee:	4b0a      	ldr	r3, [pc, #40]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fc:	4906      	ldr	r1, [pc, #24]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004102:	7dbb      	ldrb	r3, [r7, #22]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8004108:	2300      	movs	r3, #0
 800410a:	e000      	b.n	800410e <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
}
 800410e:	4618      	mov	r0, r3
 8004110:	3718      	adds	r7, #24
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	58024400 	.word	0x58024400

0800411c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004120:	f7ff f85a 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8004124:	4602      	mov	r2, r0
 8004126:	4b06      	ldr	r3, [pc, #24]	; (8004140 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	091b      	lsrs	r3, r3, #4
 800412c:	f003 0307 	and.w	r3, r3, #7
 8004130:	4904      	ldr	r1, [pc, #16]	; (8004144 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004132:	5ccb      	ldrb	r3, [r1, r3]
 8004134:	f003 031f 	and.w	r3, r3, #31
 8004138:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800413c:	4618      	mov	r0, r3
 800413e:	bd80      	pop	{r7, pc}
 8004140:	58024400 	.word	0x58024400
 8004144:	080060c4 	.word	0x080060c4

08004148 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004148:	b480      	push	{r7}
 800414a:	b089      	sub	sp, #36	; 0x24
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004150:	4ba1      	ldr	r3, [pc, #644]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004154:	f003 0303 	and.w	r3, r3, #3
 8004158:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800415a:	4b9f      	ldr	r3, [pc, #636]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800415c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415e:	0b1b      	lsrs	r3, r3, #12
 8004160:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004164:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004166:	4b9c      	ldr	r3, [pc, #624]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416a:	091b      	lsrs	r3, r3, #4
 800416c:	f003 0301 	and.w	r3, r3, #1
 8004170:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004172:	4b99      	ldr	r3, [pc, #612]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004176:	08db      	lsrs	r3, r3, #3
 8004178:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	fb02 f303 	mul.w	r3, r2, r3
 8004182:	ee07 3a90 	vmov	s15, r3
 8004186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800418a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 8111 	beq.w	80043b8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	2b02      	cmp	r3, #2
 800419a:	f000 8083 	beq.w	80042a4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	f200 80a1 	bhi.w	80042e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d003      	beq.n	80041b4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d056      	beq.n	8004260 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80041b2:	e099      	b.n	80042e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041b4:	4b88      	ldr	r3, [pc, #544]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0320 	and.w	r3, r3, #32
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d02d      	beq.n	800421c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80041c0:	4b85      	ldr	r3, [pc, #532]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	08db      	lsrs	r3, r3, #3
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	4a84      	ldr	r2, [pc, #528]	; (80043dc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80041cc:	fa22 f303 	lsr.w	r3, r2, r3
 80041d0:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	ee07 3a90 	vmov	s15, r3
 80041d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	ee07 3a90 	vmov	s15, r3
 80041e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041ea:	4b7b      	ldr	r3, [pc, #492]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041f2:	ee07 3a90 	vmov	s15, r3
 80041f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80041fe:	eddf 5a78 	vldr	s11, [pc, #480]	; 80043e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800420a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800420e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004216:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800421a:	e087      	b.n	800432c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	ee07 3a90 	vmov	s15, r3
 8004222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004226:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80043e4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800422a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800422e:	4b6a      	ldr	r3, [pc, #424]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004236:	ee07 3a90 	vmov	s15, r3
 800423a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800423e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004242:	eddf 5a67 	vldr	s11, [pc, #412]	; 80043e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800424a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800424e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800425a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800425e:	e065      	b.n	800432c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	ee07 3a90 	vmov	s15, r3
 8004266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800426a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80043e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800426e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004272:	4b59      	ldr	r3, [pc, #356]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800427a:	ee07 3a90 	vmov	s15, r3
 800427e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004282:	ed97 6a03 	vldr	s12, [r7, #12]
 8004286:	eddf 5a56 	vldr	s11, [pc, #344]	; 80043e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800428a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800428e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004292:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800429a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800429e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80042a2:	e043      	b.n	800432c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	ee07 3a90 	vmov	s15, r3
 80042aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ae:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80043ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80042b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042b6:	4b48      	ldr	r3, [pc, #288]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042be:	ee07 3a90 	vmov	s15, r3
 80042c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80042ca:	eddf 5a45 	vldr	s11, [pc, #276]	; 80043e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80042ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80042e6:	e021      	b.n	800432c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	ee07 3a90 	vmov	s15, r3
 80042ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042f2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80043e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80042f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042fa:	4b37      	ldr	r3, [pc, #220]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004302:	ee07 3a90 	vmov	s15, r3
 8004306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800430a:	ed97 6a03 	vldr	s12, [r7, #12]
 800430e:	eddf 5a34 	vldr	s11, [pc, #208]	; 80043e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800431a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800431e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004326:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800432a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800432c:	4b2a      	ldr	r3, [pc, #168]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800432e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004330:	0a5b      	lsrs	r3, r3, #9
 8004332:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004336:	ee07 3a90 	vmov	s15, r3
 800433a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800433e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004342:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004346:	edd7 6a07 	vldr	s13, [r7, #28]
 800434a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800434e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004352:	ee17 2a90 	vmov	r2, s15
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800435a:	4b1f      	ldr	r3, [pc, #124]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800435c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800435e:	0c1b      	lsrs	r3, r3, #16
 8004360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004364:	ee07 3a90 	vmov	s15, r3
 8004368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800436c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004370:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004374:	edd7 6a07 	vldr	s13, [r7, #28]
 8004378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800437c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004380:	ee17 2a90 	vmov	r2, s15
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004388:	4b13      	ldr	r3, [pc, #76]	; (80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800438a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438c:	0e1b      	lsrs	r3, r3, #24
 800438e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004392:	ee07 3a90 	vmov	s15, r3
 8004396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800439a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800439e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80043a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ae:	ee17 2a90 	vmov	r2, s15
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80043b6:	e008      	b.n	80043ca <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	609a      	str	r2, [r3, #8]
}
 80043ca:	bf00      	nop
 80043cc:	3724      	adds	r7, #36	; 0x24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	58024400 	.word	0x58024400
 80043dc:	03d09000 	.word	0x03d09000
 80043e0:	46000000 	.word	0x46000000
 80043e4:	4c742400 	.word	0x4c742400
 80043e8:	4a742400 	.word	0x4a742400
 80043ec:	4af42400 	.word	0x4af42400

080043f0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b089      	sub	sp, #36	; 0x24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80043f8:	4ba1      	ldr	r3, [pc, #644]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fc:	f003 0303 	and.w	r3, r3, #3
 8004400:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004402:	4b9f      	ldr	r3, [pc, #636]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004406:	0d1b      	lsrs	r3, r3, #20
 8004408:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800440c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800440e:	4b9c      	ldr	r3, [pc, #624]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004412:	0a1b      	lsrs	r3, r3, #8
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800441a:	4b99      	ldr	r3, [pc, #612]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	08db      	lsrs	r3, r3, #3
 8004420:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	fb02 f303 	mul.w	r3, r2, r3
 800442a:	ee07 3a90 	vmov	s15, r3
 800442e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004432:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 8111 	beq.w	8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	2b02      	cmp	r3, #2
 8004442:	f000 8083 	beq.w	800454c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	2b02      	cmp	r3, #2
 800444a:	f200 80a1 	bhi.w	8004590 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d056      	beq.n	8004508 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800445a:	e099      	b.n	8004590 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800445c:	4b88      	ldr	r3, [pc, #544]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0320 	and.w	r3, r3, #32
 8004464:	2b00      	cmp	r3, #0
 8004466:	d02d      	beq.n	80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004468:	4b85      	ldr	r3, [pc, #532]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	08db      	lsrs	r3, r3, #3
 800446e:	f003 0303 	and.w	r3, r3, #3
 8004472:	4a84      	ldr	r2, [pc, #528]	; (8004684 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004474:	fa22 f303 	lsr.w	r3, r2, r3
 8004478:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	ee07 3a90 	vmov	s15, r3
 8004480:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	ee07 3a90 	vmov	s15, r3
 800448a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800448e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004492:	4b7b      	ldr	r3, [pc, #492]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80044a6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044be:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80044c2:	e087      	b.n	80045d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	ee07 3a90 	vmov	s15, r3
 80044ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044ce:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800468c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80044d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044d6:	4b6a      	ldr	r3, [pc, #424]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044de:	ee07 3a90 	vmov	s15, r3
 80044e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80044ea:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004502:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004506:	e065      	b.n	80045d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	ee07 3a90 	vmov	s15, r3
 800450e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004512:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004690 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800451a:	4b59      	ldr	r3, [pc, #356]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004522:	ee07 3a90 	vmov	s15, r3
 8004526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800452a:	ed97 6a03 	vldr	s12, [r7, #12]
 800452e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800453a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800453e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004546:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800454a:	e043      	b.n	80045d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	ee07 3a90 	vmov	s15, r3
 8004552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004556:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004694 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800455a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800455e:	4b48      	ldr	r3, [pc, #288]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004566:	ee07 3a90 	vmov	s15, r3
 800456a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800456e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004572:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800457a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800457e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800458a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800458e:	e021      	b.n	80045d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	ee07 3a90 	vmov	s15, r3
 8004596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800459a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004690 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800459e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045a2:	4b37      	ldr	r3, [pc, #220]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045aa:	ee07 3a90 	vmov	s15, r3
 80045ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80045b6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80045ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80045c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80045d2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80045d4:	4b2a      	ldr	r3, [pc, #168]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d8:	0a5b      	lsrs	r3, r3, #9
 80045da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045de:	ee07 3a90 	vmov	s15, r3
 80045e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80045ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80045ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80045f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045fa:	ee17 2a90 	vmov	r2, s15
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004602:	4b1f      	ldr	r3, [pc, #124]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004606:	0c1b      	lsrs	r3, r3, #16
 8004608:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800460c:	ee07 3a90 	vmov	s15, r3
 8004610:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004614:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004618:	ee37 7a87 	vadd.f32	s14, s15, s14
 800461c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004628:	ee17 2a90 	vmov	r2, s15
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004630:	4b13      	ldr	r3, [pc, #76]	; (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004634:	0e1b      	lsrs	r3, r3, #24
 8004636:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800463a:	ee07 3a90 	vmov	s15, r3
 800463e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004642:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004646:	ee37 7a87 	vadd.f32	s14, s15, s14
 800464a:	edd7 6a07 	vldr	s13, [r7, #28]
 800464e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004652:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004656:	ee17 2a90 	vmov	r2, s15
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800465e:	e008      	b.n	8004672 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	609a      	str	r2, [r3, #8]
}
 8004672:	bf00      	nop
 8004674:	3724      	adds	r7, #36	; 0x24
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	58024400 	.word	0x58024400
 8004684:	03d09000 	.word	0x03d09000
 8004688:	46000000 	.word	0x46000000
 800468c:	4c742400 	.word	0x4c742400
 8004690:	4a742400 	.word	0x4a742400
 8004694:	4af42400 	.word	0x4af42400

08004698 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046a2:	2300      	movs	r3, #0
 80046a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80046a6:	4b53      	ldr	r3, [pc, #332]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80046a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046aa:	f003 0303 	and.w	r3, r3, #3
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d101      	bne.n	80046b6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e099      	b.n	80047ea <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80046b6:	4b4f      	ldr	r3, [pc, #316]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a4e      	ldr	r2, [pc, #312]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80046bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80046c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046c2:	f7fc fd0f 	bl	80010e4 <HAL_GetTick>
 80046c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80046c8:	e008      	b.n	80046dc <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80046ca:	f7fc fd0b 	bl	80010e4 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e086      	b.n	80047ea <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80046dc:	4b45      	ldr	r3, [pc, #276]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1f0      	bne.n	80046ca <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80046e8:	4b42      	ldr	r3, [pc, #264]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80046ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ec:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	031b      	lsls	r3, r3, #12
 80046f6:	493f      	ldr	r1, [pc, #252]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	628b      	str	r3, [r1, #40]	; 0x28
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	3b01      	subs	r3, #1
 8004702:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	3b01      	subs	r3, #1
 800470c:	025b      	lsls	r3, r3, #9
 800470e:	b29b      	uxth	r3, r3
 8004710:	431a      	orrs	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	3b01      	subs	r3, #1
 8004718:	041b      	lsls	r3, r3, #16
 800471a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	3b01      	subs	r3, #1
 8004726:	061b      	lsls	r3, r3, #24
 8004728:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800472c:	4931      	ldr	r1, [pc, #196]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 800472e:	4313      	orrs	r3, r2
 8004730:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004732:	4b30      	ldr	r3, [pc, #192]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004736:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	492d      	ldr	r1, [pc, #180]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004740:	4313      	orrs	r3, r2
 8004742:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004744:	4b2b      	ldr	r3, [pc, #172]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	f023 0220 	bic.w	r2, r3, #32
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	4928      	ldr	r1, [pc, #160]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004752:	4313      	orrs	r3, r2
 8004754:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004756:	4b27      	ldr	r3, [pc, #156]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	4a26      	ldr	r2, [pc, #152]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 800475c:	f023 0310 	bic.w	r3, r3, #16
 8004760:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004762:	4b24      	ldr	r3, [pc, #144]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004764:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004766:	4b24      	ldr	r3, [pc, #144]	; (80047f8 <RCCEx_PLL2_Config+0x160>)
 8004768:	4013      	ands	r3, r2
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	69d2      	ldr	r2, [r2, #28]
 800476e:	00d2      	lsls	r2, r2, #3
 8004770:	4920      	ldr	r1, [pc, #128]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004772:	4313      	orrs	r3, r2
 8004774:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004776:	4b1f      	ldr	r3, [pc, #124]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 8004778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477a:	4a1e      	ldr	r2, [pc, #120]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 800477c:	f043 0310 	orr.w	r3, r3, #16
 8004780:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d106      	bne.n	8004796 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004788:	4b1a      	ldr	r3, [pc, #104]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 800478a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478c:	4a19      	ldr	r2, [pc, #100]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 800478e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004792:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004794:	e00f      	b.n	80047b6 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d106      	bne.n	80047aa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800479c:	4b15      	ldr	r3, [pc, #84]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 800479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a0:	4a14      	ldr	r2, [pc, #80]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80047a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80047a8:	e005      	b.n	80047b6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80047aa:	4b12      	ldr	r3, [pc, #72]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	4a11      	ldr	r2, [pc, #68]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80047b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80047b4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80047b6:	4b0f      	ldr	r3, [pc, #60]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a0e      	ldr	r2, [pc, #56]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80047bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047c2:	f7fc fc8f 	bl	80010e4 <HAL_GetTick>
 80047c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047c8:	e008      	b.n	80047dc <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80047ca:	f7fc fc8b 	bl	80010e4 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e006      	b.n	80047ea <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047dc:	4b05      	ldr	r3, [pc, #20]	; (80047f4 <RCCEx_PLL2_Config+0x15c>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0f0      	beq.n	80047ca <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80047e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	58024400 	.word	0x58024400
 80047f8:	ffff0007 	.word	0xffff0007

080047fc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800480a:	4b53      	ldr	r3, [pc, #332]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 800480c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480e:	f003 0303 	and.w	r3, r3, #3
 8004812:	2b03      	cmp	r3, #3
 8004814:	d101      	bne.n	800481a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e099      	b.n	800494e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800481a:	4b4f      	ldr	r3, [pc, #316]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a4e      	ldr	r2, [pc, #312]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004820:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004824:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004826:	f7fc fc5d 	bl	80010e4 <HAL_GetTick>
 800482a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800482c:	e008      	b.n	8004840 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800482e:	f7fc fc59 	bl	80010e4 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	2b02      	cmp	r3, #2
 800483a:	d901      	bls.n	8004840 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e086      	b.n	800494e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004840:	4b45      	ldr	r3, [pc, #276]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1f0      	bne.n	800482e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800484c:	4b42      	ldr	r3, [pc, #264]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 800484e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004850:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	051b      	lsls	r3, r3, #20
 800485a:	493f      	ldr	r1, [pc, #252]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 800485c:	4313      	orrs	r3, r2
 800485e:	628b      	str	r3, [r1, #40]	; 0x28
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	3b01      	subs	r3, #1
 8004866:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	3b01      	subs	r3, #1
 8004870:	025b      	lsls	r3, r3, #9
 8004872:	b29b      	uxth	r3, r3
 8004874:	431a      	orrs	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	3b01      	subs	r3, #1
 800487c:	041b      	lsls	r3, r3, #16
 800487e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	3b01      	subs	r3, #1
 800488a:	061b      	lsls	r3, r3, #24
 800488c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004890:	4931      	ldr	r1, [pc, #196]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004892:	4313      	orrs	r3, r2
 8004894:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004896:	4b30      	ldr	r3, [pc, #192]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	492d      	ldr	r1, [pc, #180]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80048a8:	4b2b      	ldr	r3, [pc, #172]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ac:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	4928      	ldr	r1, [pc, #160]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80048ba:	4b27      	ldr	r3, [pc, #156]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048be:	4a26      	ldr	r2, [pc, #152]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80048c6:	4b24      	ldr	r3, [pc, #144]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ca:	4b24      	ldr	r3, [pc, #144]	; (800495c <RCCEx_PLL3_Config+0x160>)
 80048cc:	4013      	ands	r3, r2
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	69d2      	ldr	r2, [r2, #28]
 80048d2:	00d2      	lsls	r2, r2, #3
 80048d4:	4920      	ldr	r1, [pc, #128]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80048da:	4b1f      	ldr	r3, [pc, #124]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048de:	4a1e      	ldr	r2, [pc, #120]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d106      	bne.n	80048fa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80048ec:	4b1a      	ldr	r3, [pc, #104]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	4a19      	ldr	r2, [pc, #100]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 80048f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80048f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80048f8:	e00f      	b.n	800491a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d106      	bne.n	800490e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004900:	4b15      	ldr	r3, [pc, #84]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004904:	4a14      	ldr	r2, [pc, #80]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004906:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800490a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800490c:	e005      	b.n	800491a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800490e:	4b12      	ldr	r3, [pc, #72]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004912:	4a11      	ldr	r2, [pc, #68]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004914:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004918:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800491a:	4b0f      	ldr	r3, [pc, #60]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a0e      	ldr	r2, [pc, #56]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004924:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004926:	f7fc fbdd 	bl	80010e4 <HAL_GetTick>
 800492a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800492c:	e008      	b.n	8004940 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800492e:	f7fc fbd9 	bl	80010e4 <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	2b02      	cmp	r3, #2
 800493a:	d901      	bls.n	8004940 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e006      	b.n	800494e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004940:	4b05      	ldr	r3, [pc, #20]	; (8004958 <RCCEx_PLL3_Config+0x15c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d0f0      	beq.n	800492e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800494c:	7bfb      	ldrb	r3, [r7, #15]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	58024400 	.word	0x58024400
 800495c:	ffff0007 	.word	0xffff0007

08004960 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e042      	b.n	80049f8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004978:	2b00      	cmp	r3, #0
 800497a:	d106      	bne.n	800498a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f7fc f9e5 	bl	8000d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2224      	movs	r2, #36	; 0x24
 800498e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 0201 	bic.w	r2, r2, #1
 80049a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 f82c 	bl	8004a00 <UART_SetConfig>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d101      	bne.n	80049b2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e022      	b.n	80049f8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d002      	beq.n	80049c0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 fd88 	bl	80054d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0201 	orr.w	r2, r2, #1
 80049ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 fe0f 	bl	8005614 <UART_CheckIdleState>
 80049f6:	4603      	mov	r3, r0
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a04:	b092      	sub	sp, #72	; 0x48
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	4bbe      	ldr	r3, [pc, #760]	; (8004d28 <UART_SetConfig+0x328>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	6812      	ldr	r2, [r2, #0]
 8004a36:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004a38:	430b      	orrs	r3, r1
 8004a3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4ab3      	ldr	r2, [pc, #716]	; (8004d2c <UART_SetConfig+0x32c>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d004      	beq.n	8004a6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689a      	ldr	r2, [r3, #8]
 8004a72:	4baf      	ldr	r3, [pc, #700]	; (8004d30 <UART_SetConfig+0x330>)
 8004a74:	4013      	ands	r3, r2
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	6812      	ldr	r2, [r2, #0]
 8004a7a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004a7c:	430b      	orrs	r3, r1
 8004a7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a86:	f023 010f 	bic.w	r1, r3, #15
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4aa6      	ldr	r2, [pc, #664]	; (8004d34 <UART_SetConfig+0x334>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d177      	bne.n	8004b90 <UART_SetConfig+0x190>
 8004aa0:	4ba5      	ldr	r3, [pc, #660]	; (8004d38 <UART_SetConfig+0x338>)
 8004aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004aa8:	2b28      	cmp	r3, #40	; 0x28
 8004aaa:	d86d      	bhi.n	8004b88 <UART_SetConfig+0x188>
 8004aac:	a201      	add	r2, pc, #4	; (adr r2, 8004ab4 <UART_SetConfig+0xb4>)
 8004aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab2:	bf00      	nop
 8004ab4:	08004b59 	.word	0x08004b59
 8004ab8:	08004b89 	.word	0x08004b89
 8004abc:	08004b89 	.word	0x08004b89
 8004ac0:	08004b89 	.word	0x08004b89
 8004ac4:	08004b89 	.word	0x08004b89
 8004ac8:	08004b89 	.word	0x08004b89
 8004acc:	08004b89 	.word	0x08004b89
 8004ad0:	08004b89 	.word	0x08004b89
 8004ad4:	08004b61 	.word	0x08004b61
 8004ad8:	08004b89 	.word	0x08004b89
 8004adc:	08004b89 	.word	0x08004b89
 8004ae0:	08004b89 	.word	0x08004b89
 8004ae4:	08004b89 	.word	0x08004b89
 8004ae8:	08004b89 	.word	0x08004b89
 8004aec:	08004b89 	.word	0x08004b89
 8004af0:	08004b89 	.word	0x08004b89
 8004af4:	08004b69 	.word	0x08004b69
 8004af8:	08004b89 	.word	0x08004b89
 8004afc:	08004b89 	.word	0x08004b89
 8004b00:	08004b89 	.word	0x08004b89
 8004b04:	08004b89 	.word	0x08004b89
 8004b08:	08004b89 	.word	0x08004b89
 8004b0c:	08004b89 	.word	0x08004b89
 8004b10:	08004b89 	.word	0x08004b89
 8004b14:	08004b71 	.word	0x08004b71
 8004b18:	08004b89 	.word	0x08004b89
 8004b1c:	08004b89 	.word	0x08004b89
 8004b20:	08004b89 	.word	0x08004b89
 8004b24:	08004b89 	.word	0x08004b89
 8004b28:	08004b89 	.word	0x08004b89
 8004b2c:	08004b89 	.word	0x08004b89
 8004b30:	08004b89 	.word	0x08004b89
 8004b34:	08004b79 	.word	0x08004b79
 8004b38:	08004b89 	.word	0x08004b89
 8004b3c:	08004b89 	.word	0x08004b89
 8004b40:	08004b89 	.word	0x08004b89
 8004b44:	08004b89 	.word	0x08004b89
 8004b48:	08004b89 	.word	0x08004b89
 8004b4c:	08004b89 	.word	0x08004b89
 8004b50:	08004b89 	.word	0x08004b89
 8004b54:	08004b81 	.word	0x08004b81
 8004b58:	2301      	movs	r3, #1
 8004b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b5e:	e222      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004b60:	2304      	movs	r3, #4
 8004b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b66:	e21e      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004b68:	2308      	movs	r3, #8
 8004b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b6e:	e21a      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004b70:	2310      	movs	r3, #16
 8004b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b76:	e216      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004b78:	2320      	movs	r3, #32
 8004b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b7e:	e212      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004b80:	2340      	movs	r3, #64	; 0x40
 8004b82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b86:	e20e      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004b88:	2380      	movs	r3, #128	; 0x80
 8004b8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b8e:	e20a      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a69      	ldr	r2, [pc, #420]	; (8004d3c <UART_SetConfig+0x33c>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d130      	bne.n	8004bfc <UART_SetConfig+0x1fc>
 8004b9a:	4b67      	ldr	r3, [pc, #412]	; (8004d38 <UART_SetConfig+0x338>)
 8004b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	2b05      	cmp	r3, #5
 8004ba4:	d826      	bhi.n	8004bf4 <UART_SetConfig+0x1f4>
 8004ba6:	a201      	add	r2, pc, #4	; (adr r2, 8004bac <UART_SetConfig+0x1ac>)
 8004ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bac:	08004bc5 	.word	0x08004bc5
 8004bb0:	08004bcd 	.word	0x08004bcd
 8004bb4:	08004bd5 	.word	0x08004bd5
 8004bb8:	08004bdd 	.word	0x08004bdd
 8004bbc:	08004be5 	.word	0x08004be5
 8004bc0:	08004bed 	.word	0x08004bed
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bca:	e1ec      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004bcc:	2304      	movs	r3, #4
 8004bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bd2:	e1e8      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004bd4:	2308      	movs	r3, #8
 8004bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bda:	e1e4      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004bdc:	2310      	movs	r3, #16
 8004bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004be2:	e1e0      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004be4:	2320      	movs	r3, #32
 8004be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bea:	e1dc      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004bec:	2340      	movs	r3, #64	; 0x40
 8004bee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bf2:	e1d8      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004bf4:	2380      	movs	r3, #128	; 0x80
 8004bf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bfa:	e1d4      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a4f      	ldr	r2, [pc, #316]	; (8004d40 <UART_SetConfig+0x340>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d130      	bne.n	8004c68 <UART_SetConfig+0x268>
 8004c06:	4b4c      	ldr	r3, [pc, #304]	; (8004d38 <UART_SetConfig+0x338>)
 8004c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	2b05      	cmp	r3, #5
 8004c10:	d826      	bhi.n	8004c60 <UART_SetConfig+0x260>
 8004c12:	a201      	add	r2, pc, #4	; (adr r2, 8004c18 <UART_SetConfig+0x218>)
 8004c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c18:	08004c31 	.word	0x08004c31
 8004c1c:	08004c39 	.word	0x08004c39
 8004c20:	08004c41 	.word	0x08004c41
 8004c24:	08004c49 	.word	0x08004c49
 8004c28:	08004c51 	.word	0x08004c51
 8004c2c:	08004c59 	.word	0x08004c59
 8004c30:	2300      	movs	r3, #0
 8004c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c36:	e1b6      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004c38:	2304      	movs	r3, #4
 8004c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c3e:	e1b2      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004c40:	2308      	movs	r3, #8
 8004c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c46:	e1ae      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004c48:	2310      	movs	r3, #16
 8004c4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c4e:	e1aa      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004c50:	2320      	movs	r3, #32
 8004c52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c56:	e1a6      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004c58:	2340      	movs	r3, #64	; 0x40
 8004c5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c5e:	e1a2      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004c60:	2380      	movs	r3, #128	; 0x80
 8004c62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c66:	e19e      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a35      	ldr	r2, [pc, #212]	; (8004d44 <UART_SetConfig+0x344>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d130      	bne.n	8004cd4 <UART_SetConfig+0x2d4>
 8004c72:	4b31      	ldr	r3, [pc, #196]	; (8004d38 <UART_SetConfig+0x338>)
 8004c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c76:	f003 0307 	and.w	r3, r3, #7
 8004c7a:	2b05      	cmp	r3, #5
 8004c7c:	d826      	bhi.n	8004ccc <UART_SetConfig+0x2cc>
 8004c7e:	a201      	add	r2, pc, #4	; (adr r2, 8004c84 <UART_SetConfig+0x284>)
 8004c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c84:	08004c9d 	.word	0x08004c9d
 8004c88:	08004ca5 	.word	0x08004ca5
 8004c8c:	08004cad 	.word	0x08004cad
 8004c90:	08004cb5 	.word	0x08004cb5
 8004c94:	08004cbd 	.word	0x08004cbd
 8004c98:	08004cc5 	.word	0x08004cc5
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ca2:	e180      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004ca4:	2304      	movs	r3, #4
 8004ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004caa:	e17c      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004cac:	2308      	movs	r3, #8
 8004cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cb2:	e178      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004cb4:	2310      	movs	r3, #16
 8004cb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cba:	e174      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004cbc:	2320      	movs	r3, #32
 8004cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cc2:	e170      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004cc4:	2340      	movs	r3, #64	; 0x40
 8004cc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cca:	e16c      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004ccc:	2380      	movs	r3, #128	; 0x80
 8004cce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cd2:	e168      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a1b      	ldr	r2, [pc, #108]	; (8004d48 <UART_SetConfig+0x348>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d142      	bne.n	8004d64 <UART_SetConfig+0x364>
 8004cde:	4b16      	ldr	r3, [pc, #88]	; (8004d38 <UART_SetConfig+0x338>)
 8004ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce2:	f003 0307 	and.w	r3, r3, #7
 8004ce6:	2b05      	cmp	r3, #5
 8004ce8:	d838      	bhi.n	8004d5c <UART_SetConfig+0x35c>
 8004cea:	a201      	add	r2, pc, #4	; (adr r2, 8004cf0 <UART_SetConfig+0x2f0>)
 8004cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf0:	08004d09 	.word	0x08004d09
 8004cf4:	08004d11 	.word	0x08004d11
 8004cf8:	08004d19 	.word	0x08004d19
 8004cfc:	08004d21 	.word	0x08004d21
 8004d00:	08004d4d 	.word	0x08004d4d
 8004d04:	08004d55 	.word	0x08004d55
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d0e:	e14a      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004d10:	2304      	movs	r3, #4
 8004d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d16:	e146      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004d18:	2308      	movs	r3, #8
 8004d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d1e:	e142      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004d20:	2310      	movs	r3, #16
 8004d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d26:	e13e      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004d28:	cfff69f3 	.word	0xcfff69f3
 8004d2c:	58000c00 	.word	0x58000c00
 8004d30:	11fff4ff 	.word	0x11fff4ff
 8004d34:	40011000 	.word	0x40011000
 8004d38:	58024400 	.word	0x58024400
 8004d3c:	40004400 	.word	0x40004400
 8004d40:	40004800 	.word	0x40004800
 8004d44:	40004c00 	.word	0x40004c00
 8004d48:	40005000 	.word	0x40005000
 8004d4c:	2320      	movs	r3, #32
 8004d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d52:	e128      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004d54:	2340      	movs	r3, #64	; 0x40
 8004d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d5a:	e124      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004d5c:	2380      	movs	r3, #128	; 0x80
 8004d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d62:	e120      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4acb      	ldr	r2, [pc, #812]	; (8005098 <UART_SetConfig+0x698>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d176      	bne.n	8004e5c <UART_SetConfig+0x45c>
 8004d6e:	4bcb      	ldr	r3, [pc, #812]	; (800509c <UART_SetConfig+0x69c>)
 8004d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d76:	2b28      	cmp	r3, #40	; 0x28
 8004d78:	d86c      	bhi.n	8004e54 <UART_SetConfig+0x454>
 8004d7a:	a201      	add	r2, pc, #4	; (adr r2, 8004d80 <UART_SetConfig+0x380>)
 8004d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d80:	08004e25 	.word	0x08004e25
 8004d84:	08004e55 	.word	0x08004e55
 8004d88:	08004e55 	.word	0x08004e55
 8004d8c:	08004e55 	.word	0x08004e55
 8004d90:	08004e55 	.word	0x08004e55
 8004d94:	08004e55 	.word	0x08004e55
 8004d98:	08004e55 	.word	0x08004e55
 8004d9c:	08004e55 	.word	0x08004e55
 8004da0:	08004e2d 	.word	0x08004e2d
 8004da4:	08004e55 	.word	0x08004e55
 8004da8:	08004e55 	.word	0x08004e55
 8004dac:	08004e55 	.word	0x08004e55
 8004db0:	08004e55 	.word	0x08004e55
 8004db4:	08004e55 	.word	0x08004e55
 8004db8:	08004e55 	.word	0x08004e55
 8004dbc:	08004e55 	.word	0x08004e55
 8004dc0:	08004e35 	.word	0x08004e35
 8004dc4:	08004e55 	.word	0x08004e55
 8004dc8:	08004e55 	.word	0x08004e55
 8004dcc:	08004e55 	.word	0x08004e55
 8004dd0:	08004e55 	.word	0x08004e55
 8004dd4:	08004e55 	.word	0x08004e55
 8004dd8:	08004e55 	.word	0x08004e55
 8004ddc:	08004e55 	.word	0x08004e55
 8004de0:	08004e3d 	.word	0x08004e3d
 8004de4:	08004e55 	.word	0x08004e55
 8004de8:	08004e55 	.word	0x08004e55
 8004dec:	08004e55 	.word	0x08004e55
 8004df0:	08004e55 	.word	0x08004e55
 8004df4:	08004e55 	.word	0x08004e55
 8004df8:	08004e55 	.word	0x08004e55
 8004dfc:	08004e55 	.word	0x08004e55
 8004e00:	08004e45 	.word	0x08004e45
 8004e04:	08004e55 	.word	0x08004e55
 8004e08:	08004e55 	.word	0x08004e55
 8004e0c:	08004e55 	.word	0x08004e55
 8004e10:	08004e55 	.word	0x08004e55
 8004e14:	08004e55 	.word	0x08004e55
 8004e18:	08004e55 	.word	0x08004e55
 8004e1c:	08004e55 	.word	0x08004e55
 8004e20:	08004e4d 	.word	0x08004e4d
 8004e24:	2301      	movs	r3, #1
 8004e26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e2a:	e0bc      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e32:	e0b8      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e34:	2308      	movs	r3, #8
 8004e36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e3a:	e0b4      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e3c:	2310      	movs	r3, #16
 8004e3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e42:	e0b0      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e44:	2320      	movs	r3, #32
 8004e46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e4a:	e0ac      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e4c:	2340      	movs	r3, #64	; 0x40
 8004e4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e52:	e0a8      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e54:	2380      	movs	r3, #128	; 0x80
 8004e56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e5a:	e0a4      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a8f      	ldr	r2, [pc, #572]	; (80050a0 <UART_SetConfig+0x6a0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d130      	bne.n	8004ec8 <UART_SetConfig+0x4c8>
 8004e66:	4b8d      	ldr	r3, [pc, #564]	; (800509c <UART_SetConfig+0x69c>)
 8004e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e6a:	f003 0307 	and.w	r3, r3, #7
 8004e6e:	2b05      	cmp	r3, #5
 8004e70:	d826      	bhi.n	8004ec0 <UART_SetConfig+0x4c0>
 8004e72:	a201      	add	r2, pc, #4	; (adr r2, 8004e78 <UART_SetConfig+0x478>)
 8004e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e78:	08004e91 	.word	0x08004e91
 8004e7c:	08004e99 	.word	0x08004e99
 8004e80:	08004ea1 	.word	0x08004ea1
 8004e84:	08004ea9 	.word	0x08004ea9
 8004e88:	08004eb1 	.word	0x08004eb1
 8004e8c:	08004eb9 	.word	0x08004eb9
 8004e90:	2300      	movs	r3, #0
 8004e92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e96:	e086      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004e98:	2304      	movs	r3, #4
 8004e9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e9e:	e082      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004ea0:	2308      	movs	r3, #8
 8004ea2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ea6:	e07e      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004ea8:	2310      	movs	r3, #16
 8004eaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eae:	e07a      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004eb0:	2320      	movs	r3, #32
 8004eb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eb6:	e076      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004eb8:	2340      	movs	r3, #64	; 0x40
 8004eba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ebe:	e072      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004ec0:	2380      	movs	r3, #128	; 0x80
 8004ec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ec6:	e06e      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a75      	ldr	r2, [pc, #468]	; (80050a4 <UART_SetConfig+0x6a4>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d130      	bne.n	8004f34 <UART_SetConfig+0x534>
 8004ed2:	4b72      	ldr	r3, [pc, #456]	; (800509c <UART_SetConfig+0x69c>)
 8004ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	2b05      	cmp	r3, #5
 8004edc:	d826      	bhi.n	8004f2c <UART_SetConfig+0x52c>
 8004ede:	a201      	add	r2, pc, #4	; (adr r2, 8004ee4 <UART_SetConfig+0x4e4>)
 8004ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee4:	08004efd 	.word	0x08004efd
 8004ee8:	08004f05 	.word	0x08004f05
 8004eec:	08004f0d 	.word	0x08004f0d
 8004ef0:	08004f15 	.word	0x08004f15
 8004ef4:	08004f1d 	.word	0x08004f1d
 8004ef8:	08004f25 	.word	0x08004f25
 8004efc:	2300      	movs	r3, #0
 8004efe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f02:	e050      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f04:	2304      	movs	r3, #4
 8004f06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f0a:	e04c      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f0c:	2308      	movs	r3, #8
 8004f0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f12:	e048      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f14:	2310      	movs	r3, #16
 8004f16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f1a:	e044      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f1c:	2320      	movs	r3, #32
 8004f1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f22:	e040      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f24:	2340      	movs	r3, #64	; 0x40
 8004f26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f2a:	e03c      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f2c:	2380      	movs	r3, #128	; 0x80
 8004f2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f32:	e038      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a5b      	ldr	r2, [pc, #364]	; (80050a8 <UART_SetConfig+0x6a8>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d130      	bne.n	8004fa0 <UART_SetConfig+0x5a0>
 8004f3e:	4b57      	ldr	r3, [pc, #348]	; (800509c <UART_SetConfig+0x69c>)
 8004f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f42:	f003 0307 	and.w	r3, r3, #7
 8004f46:	2b05      	cmp	r3, #5
 8004f48:	d826      	bhi.n	8004f98 <UART_SetConfig+0x598>
 8004f4a:	a201      	add	r2, pc, #4	; (adr r2, 8004f50 <UART_SetConfig+0x550>)
 8004f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f50:	08004f69 	.word	0x08004f69
 8004f54:	08004f71 	.word	0x08004f71
 8004f58:	08004f79 	.word	0x08004f79
 8004f5c:	08004f81 	.word	0x08004f81
 8004f60:	08004f89 	.word	0x08004f89
 8004f64:	08004f91 	.word	0x08004f91
 8004f68:	2302      	movs	r3, #2
 8004f6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f6e:	e01a      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f70:	2304      	movs	r3, #4
 8004f72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f76:	e016      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f78:	2308      	movs	r3, #8
 8004f7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f7e:	e012      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f80:	2310      	movs	r3, #16
 8004f82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f86:	e00e      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f88:	2320      	movs	r3, #32
 8004f8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f8e:	e00a      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f90:	2340      	movs	r3, #64	; 0x40
 8004f92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f96:	e006      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004f98:	2380      	movs	r3, #128	; 0x80
 8004f9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f9e:	e002      	b.n	8004fa6 <UART_SetConfig+0x5a6>
 8004fa0:	2380      	movs	r3, #128	; 0x80
 8004fa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a3f      	ldr	r2, [pc, #252]	; (80050a8 <UART_SetConfig+0x6a8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	f040 80f8 	bne.w	80051a2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fb2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004fb6:	2b20      	cmp	r3, #32
 8004fb8:	dc46      	bgt.n	8005048 <UART_SetConfig+0x648>
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	f2c0 8082 	blt.w	80050c4 <UART_SetConfig+0x6c4>
 8004fc0:	3b02      	subs	r3, #2
 8004fc2:	2b1e      	cmp	r3, #30
 8004fc4:	d87e      	bhi.n	80050c4 <UART_SetConfig+0x6c4>
 8004fc6:	a201      	add	r2, pc, #4	; (adr r2, 8004fcc <UART_SetConfig+0x5cc>)
 8004fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fcc:	0800504f 	.word	0x0800504f
 8004fd0:	080050c5 	.word	0x080050c5
 8004fd4:	08005057 	.word	0x08005057
 8004fd8:	080050c5 	.word	0x080050c5
 8004fdc:	080050c5 	.word	0x080050c5
 8004fe0:	080050c5 	.word	0x080050c5
 8004fe4:	08005067 	.word	0x08005067
 8004fe8:	080050c5 	.word	0x080050c5
 8004fec:	080050c5 	.word	0x080050c5
 8004ff0:	080050c5 	.word	0x080050c5
 8004ff4:	080050c5 	.word	0x080050c5
 8004ff8:	080050c5 	.word	0x080050c5
 8004ffc:	080050c5 	.word	0x080050c5
 8005000:	080050c5 	.word	0x080050c5
 8005004:	08005077 	.word	0x08005077
 8005008:	080050c5 	.word	0x080050c5
 800500c:	080050c5 	.word	0x080050c5
 8005010:	080050c5 	.word	0x080050c5
 8005014:	080050c5 	.word	0x080050c5
 8005018:	080050c5 	.word	0x080050c5
 800501c:	080050c5 	.word	0x080050c5
 8005020:	080050c5 	.word	0x080050c5
 8005024:	080050c5 	.word	0x080050c5
 8005028:	080050c5 	.word	0x080050c5
 800502c:	080050c5 	.word	0x080050c5
 8005030:	080050c5 	.word	0x080050c5
 8005034:	080050c5 	.word	0x080050c5
 8005038:	080050c5 	.word	0x080050c5
 800503c:	080050c5 	.word	0x080050c5
 8005040:	080050c5 	.word	0x080050c5
 8005044:	080050b7 	.word	0x080050b7
 8005048:	2b40      	cmp	r3, #64	; 0x40
 800504a:	d037      	beq.n	80050bc <UART_SetConfig+0x6bc>
 800504c:	e03a      	b.n	80050c4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800504e:	f7ff f865 	bl	800411c <HAL_RCCEx_GetD3PCLK1Freq>
 8005052:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005054:	e03c      	b.n	80050d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff f874 	bl	8004148 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005062:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005064:	e034      	b.n	80050d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005066:	f107 0318 	add.w	r3, r7, #24
 800506a:	4618      	mov	r0, r3
 800506c:	f7ff f9c0 	bl	80043f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005074:	e02c      	b.n	80050d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005076:	4b09      	ldr	r3, [pc, #36]	; (800509c <UART_SetConfig+0x69c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0320 	and.w	r3, r3, #32
 800507e:	2b00      	cmp	r3, #0
 8005080:	d016      	beq.n	80050b0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005082:	4b06      	ldr	r3, [pc, #24]	; (800509c <UART_SetConfig+0x69c>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	08db      	lsrs	r3, r3, #3
 8005088:	f003 0303 	and.w	r3, r3, #3
 800508c:	4a07      	ldr	r2, [pc, #28]	; (80050ac <UART_SetConfig+0x6ac>)
 800508e:	fa22 f303 	lsr.w	r3, r2, r3
 8005092:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005094:	e01c      	b.n	80050d0 <UART_SetConfig+0x6d0>
 8005096:	bf00      	nop
 8005098:	40011400 	.word	0x40011400
 800509c:	58024400 	.word	0x58024400
 80050a0:	40007800 	.word	0x40007800
 80050a4:	40007c00 	.word	0x40007c00
 80050a8:	58000c00 	.word	0x58000c00
 80050ac:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80050b0:	4b9d      	ldr	r3, [pc, #628]	; (8005328 <UART_SetConfig+0x928>)
 80050b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80050b4:	e00c      	b.n	80050d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80050b6:	4b9d      	ldr	r3, [pc, #628]	; (800532c <UART_SetConfig+0x92c>)
 80050b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80050ba:	e009      	b.n	80050d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80050c2:	e005      	b.n	80050d0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80050ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 81de 	beq.w	8005494 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050dc:	4a94      	ldr	r2, [pc, #592]	; (8005330 <UART_SetConfig+0x930>)
 80050de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050e2:	461a      	mov	r2, r3
 80050e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80050ea:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	4613      	mov	r3, r2
 80050f2:	005b      	lsls	r3, r3, #1
 80050f4:	4413      	add	r3, r2
 80050f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d305      	bcc.n	8005108 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005104:	429a      	cmp	r2, r3
 8005106:	d903      	bls.n	8005110 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800510e:	e1c1      	b.n	8005494 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005112:	2200      	movs	r2, #0
 8005114:	60bb      	str	r3, [r7, #8]
 8005116:	60fa      	str	r2, [r7, #12]
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511c:	4a84      	ldr	r2, [pc, #528]	; (8005330 <UART_SetConfig+0x930>)
 800511e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005122:	b29b      	uxth	r3, r3
 8005124:	2200      	movs	r2, #0
 8005126:	603b      	str	r3, [r7, #0]
 8005128:	607a      	str	r2, [r7, #4]
 800512a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800512e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005132:	f7fb f8d1 	bl	80002d8 <__aeabi_uldivmod>
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	4610      	mov	r0, r2
 800513c:	4619      	mov	r1, r3
 800513e:	f04f 0200 	mov.w	r2, #0
 8005142:	f04f 0300 	mov.w	r3, #0
 8005146:	020b      	lsls	r3, r1, #8
 8005148:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800514c:	0202      	lsls	r2, r0, #8
 800514e:	6979      	ldr	r1, [r7, #20]
 8005150:	6849      	ldr	r1, [r1, #4]
 8005152:	0849      	lsrs	r1, r1, #1
 8005154:	2000      	movs	r0, #0
 8005156:	460c      	mov	r4, r1
 8005158:	4605      	mov	r5, r0
 800515a:	eb12 0804 	adds.w	r8, r2, r4
 800515e:	eb43 0905 	adc.w	r9, r3, r5
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	469a      	mov	sl, r3
 800516a:	4693      	mov	fp, r2
 800516c:	4652      	mov	r2, sl
 800516e:	465b      	mov	r3, fp
 8005170:	4640      	mov	r0, r8
 8005172:	4649      	mov	r1, r9
 8005174:	f7fb f8b0 	bl	80002d8 <__aeabi_uldivmod>
 8005178:	4602      	mov	r2, r0
 800517a:	460b      	mov	r3, r1
 800517c:	4613      	mov	r3, r2
 800517e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005182:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005186:	d308      	bcc.n	800519a <UART_SetConfig+0x79a>
 8005188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800518a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800518e:	d204      	bcs.n	800519a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005196:	60da      	str	r2, [r3, #12]
 8005198:	e17c      	b.n	8005494 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80051a0:	e178      	b.n	8005494 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051aa:	f040 80c5 	bne.w	8005338 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80051ae:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	dc48      	bgt.n	8005248 <UART_SetConfig+0x848>
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	db7b      	blt.n	80052b2 <UART_SetConfig+0x8b2>
 80051ba:	2b20      	cmp	r3, #32
 80051bc:	d879      	bhi.n	80052b2 <UART_SetConfig+0x8b2>
 80051be:	a201      	add	r2, pc, #4	; (adr r2, 80051c4 <UART_SetConfig+0x7c4>)
 80051c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c4:	0800524f 	.word	0x0800524f
 80051c8:	08005257 	.word	0x08005257
 80051cc:	080052b3 	.word	0x080052b3
 80051d0:	080052b3 	.word	0x080052b3
 80051d4:	0800525f 	.word	0x0800525f
 80051d8:	080052b3 	.word	0x080052b3
 80051dc:	080052b3 	.word	0x080052b3
 80051e0:	080052b3 	.word	0x080052b3
 80051e4:	0800526f 	.word	0x0800526f
 80051e8:	080052b3 	.word	0x080052b3
 80051ec:	080052b3 	.word	0x080052b3
 80051f0:	080052b3 	.word	0x080052b3
 80051f4:	080052b3 	.word	0x080052b3
 80051f8:	080052b3 	.word	0x080052b3
 80051fc:	080052b3 	.word	0x080052b3
 8005200:	080052b3 	.word	0x080052b3
 8005204:	0800527f 	.word	0x0800527f
 8005208:	080052b3 	.word	0x080052b3
 800520c:	080052b3 	.word	0x080052b3
 8005210:	080052b3 	.word	0x080052b3
 8005214:	080052b3 	.word	0x080052b3
 8005218:	080052b3 	.word	0x080052b3
 800521c:	080052b3 	.word	0x080052b3
 8005220:	080052b3 	.word	0x080052b3
 8005224:	080052b3 	.word	0x080052b3
 8005228:	080052b3 	.word	0x080052b3
 800522c:	080052b3 	.word	0x080052b3
 8005230:	080052b3 	.word	0x080052b3
 8005234:	080052b3 	.word	0x080052b3
 8005238:	080052b3 	.word	0x080052b3
 800523c:	080052b3 	.word	0x080052b3
 8005240:	080052b3 	.word	0x080052b3
 8005244:	080052a5 	.word	0x080052a5
 8005248:	2b40      	cmp	r3, #64	; 0x40
 800524a:	d02e      	beq.n	80052aa <UART_SetConfig+0x8aa>
 800524c:	e031      	b.n	80052b2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800524e:	f7fd fff3 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 8005252:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005254:	e033      	b.n	80052be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005256:	f7fe f805 	bl	8003264 <HAL_RCC_GetPCLK2Freq>
 800525a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800525c:	e02f      	b.n	80052be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800525e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005262:	4618      	mov	r0, r3
 8005264:	f7fe ff70 	bl	8004148 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800526c:	e027      	b.n	80052be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800526e:	f107 0318 	add.w	r3, r7, #24
 8005272:	4618      	mov	r0, r3
 8005274:	f7ff f8bc 	bl	80043f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800527c:	e01f      	b.n	80052be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800527e:	4b2d      	ldr	r3, [pc, #180]	; (8005334 <UART_SetConfig+0x934>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0320 	and.w	r3, r3, #32
 8005286:	2b00      	cmp	r3, #0
 8005288:	d009      	beq.n	800529e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800528a:	4b2a      	ldr	r3, [pc, #168]	; (8005334 <UART_SetConfig+0x934>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	08db      	lsrs	r3, r3, #3
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	4a24      	ldr	r2, [pc, #144]	; (8005328 <UART_SetConfig+0x928>)
 8005296:	fa22 f303 	lsr.w	r3, r2, r3
 800529a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800529c:	e00f      	b.n	80052be <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800529e:	4b22      	ldr	r3, [pc, #136]	; (8005328 <UART_SetConfig+0x928>)
 80052a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80052a2:	e00c      	b.n	80052be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80052a4:	4b21      	ldr	r3, [pc, #132]	; (800532c <UART_SetConfig+0x92c>)
 80052a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80052a8:	e009      	b.n	80052be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80052b0:	e005      	b.n	80052be <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80052b2:	2300      	movs	r3, #0
 80052b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80052bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 80e7 	beq.w	8005494 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	4a19      	ldr	r2, [pc, #100]	; (8005330 <UART_SetConfig+0x930>)
 80052cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052d0:	461a      	mov	r2, r3
 80052d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80052d8:	005a      	lsls	r2, r3, #1
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	085b      	lsrs	r3, r3, #1
 80052e0:	441a      	add	r2, r3
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ea:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ee:	2b0f      	cmp	r3, #15
 80052f0:	d916      	bls.n	8005320 <UART_SetConfig+0x920>
 80052f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f8:	d212      	bcs.n	8005320 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	f023 030f 	bic.w	r3, r3, #15
 8005302:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005306:	085b      	lsrs	r3, r3, #1
 8005308:	b29b      	uxth	r3, r3
 800530a:	f003 0307 	and.w	r3, r3, #7
 800530e:	b29a      	uxth	r2, r3
 8005310:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005312:	4313      	orrs	r3, r2
 8005314:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800531c:	60da      	str	r2, [r3, #12]
 800531e:	e0b9      	b.n	8005494 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005326:	e0b5      	b.n	8005494 <UART_SetConfig+0xa94>
 8005328:	03d09000 	.word	0x03d09000
 800532c:	003d0900 	.word	0x003d0900
 8005330:	080060d4 	.word	0x080060d4
 8005334:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005338:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800533c:	2b20      	cmp	r3, #32
 800533e:	dc49      	bgt.n	80053d4 <UART_SetConfig+0x9d4>
 8005340:	2b00      	cmp	r3, #0
 8005342:	db7c      	blt.n	800543e <UART_SetConfig+0xa3e>
 8005344:	2b20      	cmp	r3, #32
 8005346:	d87a      	bhi.n	800543e <UART_SetConfig+0xa3e>
 8005348:	a201      	add	r2, pc, #4	; (adr r2, 8005350 <UART_SetConfig+0x950>)
 800534a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534e:	bf00      	nop
 8005350:	080053db 	.word	0x080053db
 8005354:	080053e3 	.word	0x080053e3
 8005358:	0800543f 	.word	0x0800543f
 800535c:	0800543f 	.word	0x0800543f
 8005360:	080053eb 	.word	0x080053eb
 8005364:	0800543f 	.word	0x0800543f
 8005368:	0800543f 	.word	0x0800543f
 800536c:	0800543f 	.word	0x0800543f
 8005370:	080053fb 	.word	0x080053fb
 8005374:	0800543f 	.word	0x0800543f
 8005378:	0800543f 	.word	0x0800543f
 800537c:	0800543f 	.word	0x0800543f
 8005380:	0800543f 	.word	0x0800543f
 8005384:	0800543f 	.word	0x0800543f
 8005388:	0800543f 	.word	0x0800543f
 800538c:	0800543f 	.word	0x0800543f
 8005390:	0800540b 	.word	0x0800540b
 8005394:	0800543f 	.word	0x0800543f
 8005398:	0800543f 	.word	0x0800543f
 800539c:	0800543f 	.word	0x0800543f
 80053a0:	0800543f 	.word	0x0800543f
 80053a4:	0800543f 	.word	0x0800543f
 80053a8:	0800543f 	.word	0x0800543f
 80053ac:	0800543f 	.word	0x0800543f
 80053b0:	0800543f 	.word	0x0800543f
 80053b4:	0800543f 	.word	0x0800543f
 80053b8:	0800543f 	.word	0x0800543f
 80053bc:	0800543f 	.word	0x0800543f
 80053c0:	0800543f 	.word	0x0800543f
 80053c4:	0800543f 	.word	0x0800543f
 80053c8:	0800543f 	.word	0x0800543f
 80053cc:	0800543f 	.word	0x0800543f
 80053d0:	08005431 	.word	0x08005431
 80053d4:	2b40      	cmp	r3, #64	; 0x40
 80053d6:	d02e      	beq.n	8005436 <UART_SetConfig+0xa36>
 80053d8:	e031      	b.n	800543e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053da:	f7fd ff2d 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 80053de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80053e0:	e033      	b.n	800544a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e2:	f7fd ff3f 	bl	8003264 <HAL_RCC_GetPCLK2Freq>
 80053e6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80053e8:	e02f      	b.n	800544a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7fe feaa 	bl	8004148 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80053f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80053f8:	e027      	b.n	800544a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80053fa:	f107 0318 	add.w	r3, r7, #24
 80053fe:	4618      	mov	r0, r3
 8005400:	f7fe fff6 	bl	80043f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005408:	e01f      	b.n	800544a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800540a:	4b2d      	ldr	r3, [pc, #180]	; (80054c0 <UART_SetConfig+0xac0>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d009      	beq.n	800542a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005416:	4b2a      	ldr	r3, [pc, #168]	; (80054c0 <UART_SetConfig+0xac0>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	08db      	lsrs	r3, r3, #3
 800541c:	f003 0303 	and.w	r3, r3, #3
 8005420:	4a28      	ldr	r2, [pc, #160]	; (80054c4 <UART_SetConfig+0xac4>)
 8005422:	fa22 f303 	lsr.w	r3, r2, r3
 8005426:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005428:	e00f      	b.n	800544a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800542a:	4b26      	ldr	r3, [pc, #152]	; (80054c4 <UART_SetConfig+0xac4>)
 800542c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800542e:	e00c      	b.n	800544a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005430:	4b25      	ldr	r3, [pc, #148]	; (80054c8 <UART_SetConfig+0xac8>)
 8005432:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005434:	e009      	b.n	800544a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005436:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800543a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800543c:	e005      	b.n	800544a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800543e:	2300      	movs	r3, #0
 8005440:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005448:	bf00      	nop
    }

    if (pclk != 0U)
 800544a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544c:	2b00      	cmp	r3, #0
 800544e:	d021      	beq.n	8005494 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005454:	4a1d      	ldr	r2, [pc, #116]	; (80054cc <UART_SetConfig+0xacc>)
 8005456:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800545a:	461a      	mov	r2, r3
 800545c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800545e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	085b      	lsrs	r3, r3, #1
 8005468:	441a      	add	r2, r3
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005472:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005476:	2b0f      	cmp	r3, #15
 8005478:	d909      	bls.n	800548e <UART_SetConfig+0xa8e>
 800547a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800547c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005480:	d205      	bcs.n	800548e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005484:	b29a      	uxth	r2, r3
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	60da      	str	r2, [r3, #12]
 800548c:	e002      	b.n	8005494 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	2201      	movs	r2, #1
 8005498:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2201      	movs	r2, #1
 80054a0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	2200      	movs	r2, #0
 80054a8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	2200      	movs	r2, #0
 80054ae:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80054b0:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3748      	adds	r7, #72	; 0x48
 80054b8:	46bd      	mov	sp, r7
 80054ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054be:	bf00      	nop
 80054c0:	58024400 	.word	0x58024400
 80054c4:	03d09000 	.word	0x03d09000
 80054c8:	003d0900 	.word	0x003d0900
 80054cc:	080060d4 	.word	0x080060d4

080054d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00a      	beq.n	80054fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005520:	f003 0304 	and.w	r3, r3, #4
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00a      	beq.n	800553e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	430a      	orrs	r2, r1
 800553c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005542:	f003 0308 	and.w	r3, r3, #8
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00a      	beq.n	8005560 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005564:	f003 0310 	and.w	r3, r3, #16
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00a      	beq.n	8005582 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005586:	f003 0320 	and.w	r3, r3, #32
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00a      	beq.n	80055a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d01a      	beq.n	80055e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055ce:	d10a      	bne.n	80055e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00a      	beq.n	8005608 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	430a      	orrs	r2, r1
 8005606:	605a      	str	r2, [r3, #4]
  }
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af02      	add	r7, sp, #8
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005624:	f7fb fd5e 	bl	80010e4 <HAL_GetTick>
 8005628:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0308 	and.w	r3, r3, #8
 8005634:	2b08      	cmp	r3, #8
 8005636:	d10e      	bne.n	8005656 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005638:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 f82f 	bl	80056aa <UART_WaitOnFlagUntilTimeout>
 800564c:	4603      	mov	r3, r0
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e025      	b.n	80056a2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0304 	and.w	r3, r3, #4
 8005660:	2b04      	cmp	r3, #4
 8005662:	d10e      	bne.n	8005682 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005664:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f819 	bl	80056aa <UART_WaitOnFlagUntilTimeout>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e00f      	b.n	80056a2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2220      	movs	r2, #32
 8005686:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2220      	movs	r2, #32
 800568e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b09c      	sub	sp, #112	; 0x70
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	60f8      	str	r0, [r7, #12]
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	603b      	str	r3, [r7, #0]
 80056b6:	4613      	mov	r3, r2
 80056b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ba:	e0a9      	b.n	8005810 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c2:	f000 80a5 	beq.w	8005810 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056c6:	f7fb fd0d 	bl	80010e4 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d302      	bcc.n	80056dc <UART_WaitOnFlagUntilTimeout+0x32>
 80056d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d140      	bne.n	800575e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80056ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056f0:	667b      	str	r3, [r7, #100]	; 0x64
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	461a      	mov	r2, r3
 80056f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056fc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005700:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005702:	e841 2300 	strex	r3, r2, [r1]
 8005706:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005708:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1e6      	bne.n	80056dc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	3308      	adds	r3, #8
 8005714:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005718:	e853 3f00 	ldrex	r3, [r3]
 800571c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800571e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005720:	f023 0301 	bic.w	r3, r3, #1
 8005724:	663b      	str	r3, [r7, #96]	; 0x60
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3308      	adds	r3, #8
 800572c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800572e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005730:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005732:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005734:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005736:	e841 2300 	strex	r3, r2, [r1]
 800573a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800573c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1e5      	bne.n	800570e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2220      	movs	r2, #32
 8005746:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2220      	movs	r2, #32
 800574e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e069      	b.n	8005832 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d051      	beq.n	8005810 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005776:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800577a:	d149      	bne.n	8005810 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005784:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800578e:	e853 3f00 	ldrex	r3, [r3]
 8005792:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800579a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	461a      	mov	r2, r3
 80057a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057a4:	637b      	str	r3, [r7, #52]	; 0x34
 80057a6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057ac:	e841 2300 	strex	r3, r2, [r1]
 80057b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1e6      	bne.n	8005786 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	3308      	adds	r3, #8
 80057be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	e853 3f00 	ldrex	r3, [r3]
 80057c6:	613b      	str	r3, [r7, #16]
   return(result);
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f023 0301 	bic.w	r3, r3, #1
 80057ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3308      	adds	r3, #8
 80057d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80057d8:	623a      	str	r2, [r7, #32]
 80057da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057dc:	69f9      	ldr	r1, [r7, #28]
 80057de:	6a3a      	ldr	r2, [r7, #32]
 80057e0:	e841 2300 	strex	r3, r2, [r1]
 80057e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1e5      	bne.n	80057b8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2220      	movs	r2, #32
 80057f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2220      	movs	r2, #32
 8005800:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e010      	b.n	8005832 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	69da      	ldr	r2, [r3, #28]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	4013      	ands	r3, r2
 800581a:	68ba      	ldr	r2, [r7, #8]
 800581c:	429a      	cmp	r2, r3
 800581e:	bf0c      	ite	eq
 8005820:	2301      	moveq	r3, #1
 8005822:	2300      	movne	r3, #0
 8005824:	b2db      	uxtb	r3, r3
 8005826:	461a      	mov	r2, r3
 8005828:	79fb      	ldrb	r3, [r7, #7]
 800582a:	429a      	cmp	r2, r3
 800582c:	f43f af46 	beq.w	80056bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	3770      	adds	r7, #112	; 0x70
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}

0800583a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800583a:	b480      	push	{r7}
 800583c:	b085      	sub	sp, #20
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005848:	2b01      	cmp	r3, #1
 800584a:	d101      	bne.n	8005850 <HAL_UARTEx_DisableFifoMode+0x16>
 800584c:	2302      	movs	r3, #2
 800584e:	e027      	b.n	80058a0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2224      	movs	r2, #36	; 0x24
 800585c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f022 0201 	bic.w	r2, r2, #1
 8005876:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800587e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2220      	movs	r2, #32
 8005892:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3714      	adds	r7, #20
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d101      	bne.n	80058c4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80058c0:	2302      	movs	r3, #2
 80058c2:	e02d      	b.n	8005920 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2224      	movs	r2, #36	; 0x24
 80058d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f022 0201 	bic.w	r2, r2, #1
 80058ea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	430a      	orrs	r2, r1
 80058fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f84f 	bl	80059a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2220      	movs	r2, #32
 8005912:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800593c:	2302      	movs	r3, #2
 800593e:	e02d      	b.n	800599c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2224      	movs	r2, #36	; 0x24
 800594c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f022 0201 	bic.w	r2, r2, #1
 8005966:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	683a      	ldr	r2, [r7, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f811 	bl	80059a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2220      	movs	r2, #32
 800598e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d108      	bne.n	80059c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80059c4:	e031      	b.n	8005a2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80059c6:	2310      	movs	r3, #16
 80059c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80059ca:	2310      	movs	r3, #16
 80059cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	0e5b      	lsrs	r3, r3, #25
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	f003 0307 	and.w	r3, r3, #7
 80059dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	0f5b      	lsrs	r3, r3, #29
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80059ee:	7bbb      	ldrb	r3, [r7, #14]
 80059f0:	7b3a      	ldrb	r2, [r7, #12]
 80059f2:	4911      	ldr	r1, [pc, #68]	; (8005a38 <UARTEx_SetNbDataToProcess+0x94>)
 80059f4:	5c8a      	ldrb	r2, [r1, r2]
 80059f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80059fa:	7b3a      	ldrb	r2, [r7, #12]
 80059fc:	490f      	ldr	r1, [pc, #60]	; (8005a3c <UARTEx_SetNbDataToProcess+0x98>)
 80059fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005a00:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	7b7a      	ldrb	r2, [r7, #13]
 8005a10:	4909      	ldr	r1, [pc, #36]	; (8005a38 <UARTEx_SetNbDataToProcess+0x94>)
 8005a12:	5c8a      	ldrb	r2, [r1, r2]
 8005a14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005a18:	7b7a      	ldrb	r2, [r7, #13]
 8005a1a:	4908      	ldr	r1, [pc, #32]	; (8005a3c <UARTEx_SetNbDataToProcess+0x98>)
 8005a1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005a1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005a2a:	bf00      	nop
 8005a2c:	3714      	adds	r7, #20
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	080060ec 	.word	0x080060ec
 8005a3c:	080060f4 	.word	0x080060f4

08005a40 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a40:	b084      	sub	sp, #16
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b084      	sub	sp, #16
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
 8005a4a:	f107 001c 	add.w	r0, r7, #28
 8005a4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d120      	bne.n	8005a9a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68da      	ldr	r2, [r3, #12]
 8005a68:	4b2a      	ldr	r3, [pc, #168]	; (8005b14 <USB_CoreInit+0xd4>)
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005a7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d105      	bne.n	8005a8e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 faac 	bl	8005fec <USB_CoreReset>
 8005a94:	4603      	mov	r3, r0
 8005a96:	73fb      	strb	r3, [r7, #15]
 8005a98:	e01a      	b.n	8005ad0 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 faa0 	bl	8005fec <USB_CoreReset>
 8005aac:	4603      	mov	r3, r0
 8005aae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d106      	bne.n	8005ac4 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	639a      	str	r2, [r3, #56]	; 0x38
 8005ac2:	e005      	b.n	8005ad0 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d116      	bne.n	8005b04 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ae4:	4b0c      	ldr	r3, [pc, #48]	; (8005b18 <USB_CoreInit+0xd8>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f043 0206 	orr.w	r2, r3, #6
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f043 0220 	orr.w	r2, r3, #32
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3710      	adds	r7, #16
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b10:	b004      	add	sp, #16
 8005b12:	4770      	bx	lr
 8005b14:	ffbdffbf 	.word	0xffbdffbf
 8005b18:	03ee0000 	.word	0x03ee0000

08005b1c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f023 0201 	bic.w	r2, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b084      	sub	sp, #16
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
 8005b46:	460b      	mov	r3, r1
 8005b48:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005b5a:	78fb      	ldrb	r3, [r7, #3]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d115      	bne.n	8005b8c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005b6c:	2001      	movs	r0, #1
 8005b6e:	f7fb fac5 	bl	80010fc <HAL_Delay>
      ms++;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	3301      	adds	r3, #1
 8005b76:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 fa29 	bl	8005fd0 <USB_GetMode>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d01e      	beq.n	8005bc2 <USB_SetCurrentMode+0x84>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2b31      	cmp	r3, #49	; 0x31
 8005b88:	d9f0      	bls.n	8005b6c <USB_SetCurrentMode+0x2e>
 8005b8a:	e01a      	b.n	8005bc2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b8c:	78fb      	ldrb	r3, [r7, #3]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d115      	bne.n	8005bbe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005b9e:	2001      	movs	r0, #1
 8005ba0:	f7fb faac 	bl	80010fc <HAL_Delay>
      ms++;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fa10 	bl	8005fd0 <USB_GetMode>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <USB_SetCurrentMode+0x84>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2b31      	cmp	r3, #49	; 0x31
 8005bba:	d9f0      	bls.n	8005b9e <USB_SetCurrentMode+0x60>
 8005bbc:	e001      	b.n	8005bc2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e005      	b.n	8005bce <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2b32      	cmp	r3, #50	; 0x32
 8005bc6:	d101      	bne.n	8005bcc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e000      	b.n	8005bce <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005bd8:	b084      	sub	sp, #16
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b086      	sub	sp, #24
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005be6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	e009      	b.n	8005c0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	3340      	adds	r3, #64	; 0x40
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	2200      	movs	r2, #0
 8005c04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	2b0e      	cmp	r3, #14
 8005c10:	d9f2      	bls.n	8005bf8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d11c      	bne.n	8005c52 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c26:	f043 0302 	orr.w	r3, r3, #2
 8005c2a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c30:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	601a      	str	r2, [r3, #0]
 8005c50:	e005      	b.n	8005c5e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005c64:	461a      	mov	r2, r3
 8005c66:	2300      	movs	r3, #0
 8005c68:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c70:	4619      	mov	r1, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c78:	461a      	mov	r2, r3
 8005c7a:	680b      	ldr	r3, [r1, #0]
 8005c7c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d10c      	bne.n	8005c9e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d104      	bne.n	8005c94 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f965 	bl	8005f5c <USB_SetDevSpeed>
 8005c92:	e008      	b.n	8005ca6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c94:	2101      	movs	r1, #1
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f960 	bl	8005f5c <USB_SetDevSpeed>
 8005c9c:	e003      	b.n	8005ca6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c9e:	2103      	movs	r1, #3
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 f95b 	bl	8005f5c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ca6:	2110      	movs	r1, #16
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f8f3 	bl	8005e94 <USB_FlushTxFifo>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d001      	beq.n	8005cb8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f91f 	bl	8005efc <USB_FlushRxFifo>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d001      	beq.n	8005cc8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cce:	461a      	mov	r2, r3
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cda:	461a      	mov	r2, r3
 8005cdc:	2300      	movs	r3, #0
 8005cde:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	2300      	movs	r3, #0
 8005cea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cec:	2300      	movs	r3, #0
 8005cee:	613b      	str	r3, [r7, #16]
 8005cf0:	e043      	b.n	8005d7a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d08:	d118      	bne.n	8005d3c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10a      	bne.n	8005d26 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	e013      	b.n	8005d4e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d32:	461a      	mov	r2, r3
 8005d34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	e008      	b.n	8005d4e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d48:	461a      	mov	r2, r3
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005d72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	3301      	adds	r3, #1
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d3b7      	bcc.n	8005cf2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d82:	2300      	movs	r3, #0
 8005d84:	613b      	str	r3, [r7, #16]
 8005d86:	e043      	b.n	8005e10 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d9e:	d118      	bne.n	8005dd2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10a      	bne.n	8005dbc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005db2:	461a      	mov	r2, r3
 8005db4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	e013      	b.n	8005de4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dc8:	461a      	mov	r2, r3
 8005dca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	e008      	b.n	8005de4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	015a      	lsls	r2, r3, #5
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4413      	add	r3, r2
 8005dda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dde:	461a      	mov	r2, r3
 8005de0:	2300      	movs	r3, #0
 8005de2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005df0:	461a      	mov	r2, r3
 8005df2:	2300      	movs	r3, #0
 8005df4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	015a      	lsls	r2, r3, #5
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e02:	461a      	mov	r2, r3
 8005e04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005e08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d3b7      	bcc.n	8005d88 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005e38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	f043 0210 	orr.w	r2, r3, #16
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699a      	ldr	r2, [r3, #24]
 8005e50:	4b0e      	ldr	r3, [pc, #56]	; (8005e8c <USB_DevInit+0x2b4>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	f043 0208 	orr.w	r2, r3, #8
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d105      	bne.n	8005e7c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	699a      	ldr	r2, [r3, #24]
 8005e74:	4b06      	ldr	r3, [pc, #24]	; (8005e90 <USB_DevInit+0x2b8>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3718      	adds	r7, #24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e88:	b004      	add	sp, #16
 8005e8a:	4770      	bx	lr
 8005e8c:	803c3800 	.word	0x803c3800
 8005e90:	40000004 	.word	0x40000004

08005e94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	4a13      	ldr	r2, [pc, #76]	; (8005ef8 <USB_FlushTxFifo+0x64>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d901      	bls.n	8005eb4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e01b      	b.n	8005eec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	daf2      	bge.n	8005ea2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	019b      	lsls	r3, r3, #6
 8005ec4:	f043 0220 	orr.w	r2, r3, #32
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	4a08      	ldr	r2, [pc, #32]	; (8005ef8 <USB_FlushTxFifo+0x64>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d901      	bls.n	8005ede <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e006      	b.n	8005eec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f003 0320 	and.w	r3, r3, #32
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	d0f0      	beq.n	8005ecc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3714      	adds	r7, #20
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	00030d40 	.word	0x00030d40

08005efc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4a11      	ldr	r2, [pc, #68]	; (8005f58 <USB_FlushRxFifo+0x5c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d901      	bls.n	8005f1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e018      	b.n	8005f4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	daf2      	bge.n	8005f08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2210      	movs	r2, #16
 8005f2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	4a08      	ldr	r2, [pc, #32]	; (8005f58 <USB_FlushRxFifo+0x5c>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d901      	bls.n	8005f3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e006      	b.n	8005f4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	f003 0310 	and.w	r3, r3, #16
 8005f46:	2b10      	cmp	r3, #16
 8005f48:	d0f0      	beq.n	8005f2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	00030d40 	.word	0x00030d40

08005f5c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	460b      	mov	r3, r1
 8005f66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	68f9      	ldr	r1, [r7, #12]
 8005f78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b085      	sub	sp, #20
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005fa8:	f023 0303 	bic.w	r3, r3, #3
 8005fac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005fbc:	f043 0302 	orr.w	r3, r3, #2
 8005fc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3714      	adds	r7, #20
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4a13      	ldr	r2, [pc, #76]	; (8006050 <USB_CoreReset+0x64>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d901      	bls.n	800600a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e01b      	b.n	8006042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	daf2      	bge.n	8005ff8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006012:	2300      	movs	r3, #0
 8006014:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	f043 0201 	orr.w	r2, r3, #1
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	3301      	adds	r3, #1
 8006026:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	4a09      	ldr	r2, [pc, #36]	; (8006050 <USB_CoreReset+0x64>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d901      	bls.n	8006034 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006030:	2303      	movs	r3, #3
 8006032:	e006      	b.n	8006042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b01      	cmp	r3, #1
 800603e:	d0f0      	beq.n	8006022 <USB_CoreReset+0x36>

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3714      	adds	r7, #20
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	00030d40 	.word	0x00030d40

08006054 <__libc_init_array>:
 8006054:	b570      	push	{r4, r5, r6, lr}
 8006056:	4d0d      	ldr	r5, [pc, #52]	; (800608c <__libc_init_array+0x38>)
 8006058:	4c0d      	ldr	r4, [pc, #52]	; (8006090 <__libc_init_array+0x3c>)
 800605a:	1b64      	subs	r4, r4, r5
 800605c:	10a4      	asrs	r4, r4, #2
 800605e:	2600      	movs	r6, #0
 8006060:	42a6      	cmp	r6, r4
 8006062:	d109      	bne.n	8006078 <__libc_init_array+0x24>
 8006064:	4d0b      	ldr	r5, [pc, #44]	; (8006094 <__libc_init_array+0x40>)
 8006066:	4c0c      	ldr	r4, [pc, #48]	; (8006098 <__libc_init_array+0x44>)
 8006068:	f000 f820 	bl	80060ac <_init>
 800606c:	1b64      	subs	r4, r4, r5
 800606e:	10a4      	asrs	r4, r4, #2
 8006070:	2600      	movs	r6, #0
 8006072:	42a6      	cmp	r6, r4
 8006074:	d105      	bne.n	8006082 <__libc_init_array+0x2e>
 8006076:	bd70      	pop	{r4, r5, r6, pc}
 8006078:	f855 3b04 	ldr.w	r3, [r5], #4
 800607c:	4798      	blx	r3
 800607e:	3601      	adds	r6, #1
 8006080:	e7ee      	b.n	8006060 <__libc_init_array+0xc>
 8006082:	f855 3b04 	ldr.w	r3, [r5], #4
 8006086:	4798      	blx	r3
 8006088:	3601      	adds	r6, #1
 800608a:	e7f2      	b.n	8006072 <__libc_init_array+0x1e>
 800608c:	08006104 	.word	0x08006104
 8006090:	08006104 	.word	0x08006104
 8006094:	08006104 	.word	0x08006104
 8006098:	08006108 	.word	0x08006108

0800609c <memset>:
 800609c:	4402      	add	r2, r0
 800609e:	4603      	mov	r3, r0
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d100      	bne.n	80060a6 <memset+0xa>
 80060a4:	4770      	bx	lr
 80060a6:	f803 1b01 	strb.w	r1, [r3], #1
 80060aa:	e7f9      	b.n	80060a0 <memset+0x4>

080060ac <_init>:
 80060ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ae:	bf00      	nop
 80060b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060b2:	bc08      	pop	{r3}
 80060b4:	469e      	mov	lr, r3
 80060b6:	4770      	bx	lr

080060b8 <_fini>:
 80060b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ba:	bf00      	nop
 80060bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060be:	bc08      	pop	{r3}
 80060c0:	469e      	mov	lr, r3
 80060c2:	4770      	bx	lr
