[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20959       tick       4379568       1906083       1853563       4379568 
      2  20959       tick       5769762       2619588       2597559       5769762 
      3  20959       tick       5872698       2665107       2643404       5872698 
      4  20959       tick       5825488       2644665       2629043       5825488 
      5  20959       tick       5814128       2639672       2617187       5814128 
      6  20959       tick       5823184       2642941       2625715       5823184 
      7  20959       tick       5827206       2646614       2629318       5827206 
      8  20959       tick       5814456       2637807       2609836       5814456 
      9  20959       tick       5829986       2644405       2625787       5829986 
     10  20959       tick       5814998       2638778       2614258       5814998 
     11  20959       tick       5826461       2645185       2628766       5826461 
     12  20959       tick       5829352       2646551       2627524       5829352 
     13  20959       tick       5805586       2636839       2609212       5805586 
     14  20959       tick       5813755       2641566       2625581       5813755 
     15  20959       tick       5807457       2638843       2619849       5807457 
     16  20959       tick       5814093       2639355       2614631       5814093 
     17  20959       tick       5820316       2644631       2627498       5820316 
     18  20959       tick       5808529       2638646       2608068       5808529 
     19  20959       tick       5652169       2566022       2546149       5652169 
     20  20959       exit       4736203       2151044       2134571       4736203 
