#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 24 14:35:36 2021
# Process ID: 16488
# Current directory: D:/Desktop/Project/five_stage_pipeLineCpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14780 D:\Desktop\Project\five_stage_pipeLineCpu\five_stage_pipeLineCpu.xpr
# Log file: D:/Desktop/Project/five_stage_pipeLineCpu/vivado.log
# Journal file: D:/Desktop/Project/five_stage_pipeLineCpu\vivado.jou
#-----------------------------------------------------------
start_guopopen_project D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'opopen_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 721.363 ; gain = 85.54upupdate_compile_order -fileset sources_close [ open D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stddef.v w ]
add_files D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stddef.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim/xsim.dir/mips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim/xsim.dir/mips_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Aug 24 15:57:18 2021. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 24 15:57:18 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 732.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 784.273 ; gain = 51.422
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 784.273 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 784.273 ; gain = 0.000
create_wave_config
save_wave_config {D:/Desktop/Project/five_stage_pipeline_40inst.wcfg}
add_files -fileset sim_1 -norecurse D:/Desktop/Project/five_stage_pipeline_40inst.wcfg
set_property xsim.view D:/Desktop/Project/five_stage_pipeline_40inst.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 4
[Tue Aug 24 22:57:39 2021] Launched synth_1...
Run output will be captured here: D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.runs/synth_1/runme.log
[Tue Aug 24 22:57:39 2021] Launched impl_1...
Run output will be captured here: D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.runs/impl_1/runme.log
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: pipelinecpu
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1345.363 ; gain = 213.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelinecpu' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'NPC' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (1#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-3876] $readmem data file 'code.txt' is read successfully [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v:35]
INFO: [Synth 8-6155] done synthesizing module 'IM' (3#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'IfToId' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IfToId' (4#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'adr' does not match port width (26) of module 'IfToId' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:122]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (5#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (6#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Rf' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Rf' (7#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v:23]
INFO: [Synth 8-6157] synthesizing module 'exp' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exp' (8#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v:23]
INFO: [Synth 8-6157] synthesizing module 'CMP' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:45]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (9#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'stall_solve' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stall_solve' (10#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'IdToEx' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IdToEx' (11#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v:23]
INFO: [Synth 8-6157] synthesizing module 'Foward' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Foward' (12#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v:23]
INFO: [Synth 8-6157] synthesizing module 'MFA' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MFA' (13#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v:23]
INFO: [Synth 8-6157] synthesizing module 'MFB' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MFB' (14#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ExToMem' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ExToMem' (16#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v:23]
WARNING: [Synth 8-7023] instance 'EX_MEM' of module 'ExToMem' has 22 connections declared, but only 20 given [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:324]
INFO: [Synth 8-6157] synthesizing module 'DM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:78]
INFO: [Synth 8-6155] done synthesizing module 'DM' (17#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MemToWb' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MemToWb' (18#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v:23]
INFO: [Synth 8-6157] synthesizing module 'stall_creat' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:23]
WARNING: [Synth 8-6104] Input port 'stall_rs0_E1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:47]
WARNING: [Synth 8-6104] Input port 'stall_rs0_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:49]
WARNING: [Synth 8-6104] Input port 'stall_rs1_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:50]
WARNING: [Synth 8-6104] Input port 'stall_rs0_M1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:55]
WARNING: [Synth 8-6104] Input port 'stall_rt0_E1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:57]
WARNING: [Synth 8-6104] Input port 'stall_rt0_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:58]
WARNING: [Synth 8-6104] Input port 'stall_rt1_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:59]
WARNING: [Synth 8-6104] Input port 'stall_rt0_M1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:60]
WARNING: [Synth 8-6104] Input port 'stall_rs' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:62]
WARNING: [Synth 8-6104] Input port 'stall_rt' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stall_creat' (19#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:23]
WARNING: [Synth 8-7023] instance 'Stall_Creat' of module 'stall_creat' has 24 connections declared, but only 23 given [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:380]
WARNING: [Synth 8-3848] Net stall_rs in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rs0_E1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rs0_E2 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rs0_M1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt0_E1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt0_E2 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt1_E2 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt0_M1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net rtM in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:81]
INFO: [Synth 8-6155] done synthesizing module 'pipelinecpu' (20#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:23]
WARNING: [Synth 8-3331] design stall_creat has unconnected port Tuse_rt2
WARNING: [Synth 8-3331] design DM has unconnected port din_store[1]
WARNING: [Synth 8-3331] design DM has unconnected port din_store[0]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[31]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[30]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[29]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[28]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[27]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[26]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[25]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[24]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[23]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[22]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[21]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[20]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[19]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[18]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[17]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[16]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[15]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[14]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[13]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[12]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[11]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[10]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[1]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.625 ; gain = 380.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.625 ; gain = 380.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.625 ; gain = 380.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1512.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1620.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.082 ; gain = 488.270
51 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1620.082 ; gain = 748.871
write_schematic -format pdf -orientation portrait D:/Desktop/Project/schematic.pdf
D:/Desktop/Project/schematic.pdf
launch_runs impl_1 -jobs 4
[Wed Aug 25 10:51:31 2021] Launched synth_1...
Run output will be captured here: D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.runs/synth_1/runme.log
[Wed Aug 25 10:51:31 2021] Launched impl_1...
Run output will be captured here: D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 25 22:59:56 2021...
