---
layout: default
title: Lectures
nav: lectures
---

##Lectures  

###Lecture Schedule

|  Lec      |                                          Topic                                                             |    Slides   | 
| :-------: | :--------------------------------------------------------------------------------------------------------- | ----------- | 
| **1**     | Course Overview <br>(*Vahid Ch. 1*)  | [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture1.pdf)] |
| **2**     | Basic Logic Gates<br>Boolean Algebra<br>Decoders & Muxes<br>(*Vahid: 2.1-2.5, 2.9*)        | [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture2.pdf)] | 
| **3**     | Minterms, Maxterms, Canonical Sums & Products <br>(*Vaid: 2.6-2.8*)   | [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture3.pdf)]        | 
| **4**     | Multivariable Boolean Algebra, DeMorgan's Theorem <br>(*Vahid 2.5*)     | Previous slides (cont.)  | 
| **5**     | **Holiday - Labor Day**            |  | 
| **6**     | Design Goals<br>2-Level Implementations<br>Negative/Active-Low logic <br>(*Vahid: 2.8, 2.10-2.11*)  | [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture4.pdf)] | 
| **7**     | Combinational Synthesis - Karnaugh Maps <br>(*Vahid: 6.2*)           |  [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture5a.pdf)] |  
| **8**     | Combinational Synthesis - Muxes & Memories <br>(*Vahid: 7.3*)           |  [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture5b.pdf)] |  
| **9**     | Arithmetic Circuits and Adder Examples <br>(*Vahid: 4.3, 4.6-4.7*)           |  [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture6.pdf)] |  
| **10**    | Bistables & Latches <br>(*Vahid: 3.1-3.2*)           |  [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture7.pdf)] |  
| **11**    | Flip Flops <br>(*Vahid: 3.3-3.4*)           |  Previous slides (cont.) |  
| **12**    | Introduction to State Machines <br> State Machine Analysis <br>(*Vahid: 3.3-3.4*)           |  [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture8.pdf)] |
| **Oct. 1st** | Midterm during Quiz section (Oct. 1:  7-9 p.m.) | |
| **13**    | State Machine Design <br>(*Vahid: 3.3-3.4*)           |  [[PDF](http://ee.usc.edu/~redekopp/ee209/slides/EE209Lecture9.pdf)]   
| **14**    | Control & Datapath Design           |  Previous slides (cont.)  |  
| **15**    | Transistor Switching Models<br> nMOS, pMOS, CMOS           |  [TBA]  |  
| **16**    | Elementary Circuit Concepts<br>SemiConductor Fundamentals<br>Diodes           |  [TBA]  |  
| **17**    | n- and p-channel MOSFETs<br>(*Kang, Ch. 3*)           |  [TBA]  |  
| **18**    | CMOS and Other Logic Families<br>Implementing Combinational Logic<br>(*Kang, Ch. 7.1-7.4*)           |  [TBA]  |  
| **19**    | CMOS inverter (Static Characteristics)<br>Noise Margins<br>(*Kang, Ch. 5*)          |  [TBA]  |  
| **20**    | MOSFET capacitance<br>Parasitics<br>(*Kang, Ch. 3*)           |  [TBA]  |  
| **21**    | CMOS Fabrication Principles<br>(*Kang, Ch. 2*)           |  [TBA]  |  
| **22**    | CMOS Layout<br>(*Kang, Ch. 2*)           |  [TBA]  |  
| **23**    | CMOS Layout Project           |  [TBA]  |  
| **24**    | Wire and Gate Delay Models <br> (*Kang, Ch. 6*) <br> Pass transistors / Transmission Gates <br> (*Kang, Ch. 7.5*)          |  [TBA]  |  
| **Nov. 12th** | Midterm during Quiz section (Nov. 12:  7-9 p.m.) | |
| **25**    | SRAM, DRAM, Non-Volatile Memory <br> (*Kang, Ch. 10*)           |  [TBA]  |  
| **26**    | System Design <br> HW/SW Partitioning           |  [TBA]  |  
| **27**    | Processing Architectures<br>Pipelining           |  [TBA]  |  
| **28**    | **Holiday - Thanksgiving Break**           |    |  
| **29**    | Implementation Technologies (FPGA / Std-cell ASIC / Custom ASIC)           |  [TBA]  |  
| **30**    | Review           |  [TBA]  |  
| |  Final Project Due during Final Exam Period - (See Schedule of Classes) | |









