strict digraph "" {
	node [label="\N"];
	"2805:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6933b90>",
		fillcolor=turquoise,
		label="2805:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2806:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6933bd0>",
		fillcolor=springgreen,
		label="2806:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2805:BL" -> "2806:IF"	 [cond="[]",
		lineno=None];
	"2807:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69201d0>",
		fillcolor=firebrick,
		label="2807:NS
rx_ack_lim <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69201d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_2804:AL"	 [def_var="['rx_ack_lim']",
		label="Leaf_2804:AL"];
	"2807:NS" -> "Leaf_2804:AL"	 [cond="[]",
		lineno=None];
	"2808:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6933c10>",
		fillcolor=springgreen,
		label="2808:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2810:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6933c50>",
		fillcolor=springgreen,
		label="2810:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2808:IF" -> "2810:IF"	 [cond="['go_rx_eof', 'go_error_frame']",
		label="!((go_rx_eof | go_error_frame))",
		lineno=2808];
	"2809:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933ed0>",
		fillcolor=firebrick,
		label="2809:NS
rx_ack_lim <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2808:IF" -> "2809:NS"	 [cond="['go_rx_eof', 'go_error_frame']",
		label="(go_rx_eof | go_error_frame)",
		lineno=2808];
	"2811:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933c90>",
		fillcolor=firebrick,
		label="2811:NS
rx_ack_lim <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2810:IF" -> "2811:NS"	 [cond="['go_rx_ack_lim']",
		label=go_rx_ack_lim,
		lineno=2810];
	"2806:IF" -> "2807:NS"	 [cond="['rst']",
		label=rst,
		lineno=2806];
	"2806:IF" -> "2808:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2806];
	"2809:NS" -> "Leaf_2804:AL"	 [cond="[]",
		lineno=None];
	"2811:NS" -> "Leaf_2804:AL"	 [cond="[]",
		lineno=None];
	"2804:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6920350>",
		clk_sens=True,
		fillcolor=gold,
		label="2804:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_rx_eof', 'go_error_frame', 'go_rx_ack_lim']"];
	"2804:AL" -> "2805:BL"	 [cond="[]",
		lineno=None];
}
