(pcb /home/tranter/git/6800/sbc/kicad/6800sbc.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.5+dfsg1-2build2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  241484 -185392  42057.9 -185392  42057.9 -24706.4  241484 -24706.4
            241484 -185392)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J11 162560 -91440 front 180 (PN "SEGMENT TEST"))
      (place J8 85090 -29210 front 90 (PN "USB POWER"))
      (place J2 168910 -29210 front 90 (PN "5V IN"))
      (place J1 179070 -29210 front 90 (PN "AC/DC IN"))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D3 222250 -53340 front 180 (PN 1N4001))
      (place D6 222250 -60960 front 180 (PN 1N4001))
      (place D5 205740 -60960 front 180 (PN 1N4001))
      (place D2 205740 -53340 front 180 (PN 1N4001))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place Y2 107950 -31750 front 0 (PN "3.579545 kHz"))
      (place Y1 154940 -104140 front 0 (PN "1.8432 MHz"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U2 123190 -104140 front 0 (PN 74LS00))
      (place U3 138430 -104140 front 0 (PN 74LS04))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U24 107950 -104140 front 0 (PN 74LS42))
      (place U17 91440 -138430 front 0 (PN 74LS259))
      (place U16 76200 -138430 front 0 (PN 74LS259))
      (place U15 60960 -138430 front 0 (PN 74LS259))
      (place U14 138430 -138430 front 0 (PN 74LS259))
      (place U13 123190 -138430 front 0 (PN 74LS259))
      (place U12 107950 -138430 front 0 (PN 74LS259))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U23 91440 -104140 front 0 (PN 74LS244))
      (place U22 60960 -104140 front 0 (PN ATF16V8B))
      (place U18 76200 -104140 front 0 (PN 74LS244))
    )
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U21 102870 -44450 front 0 (PN MC6802))
      (place U5 80010 -44450 front 0 (PN MC6850))
      (place U4 57150 -44450 front 0 (PN 6821))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U20 147320 -44450 front 0 (PN 27128))
      (place U19 125730 -44450 front 0 (PN "62256 RAM"))
    )
    (component Display_7Segment:MAN71A
      (place U11 231140 -88900 front 0 (PN MAN71A))
      (place U10 219710 -88900 front 0 (PN MAN71A))
      (place U9 203200 -88900 front 0 (PN MAN71A))
      (place U8 191770 -88900 front 0 (PN MAN71A))
      (place U7 180340 -88900 front 0 (PN MAN71A))
      (place U6 168910 -88900 front 0 (PN MAN71A))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U1 229870 -53340 front 0 (PN LM7805))
    )
    (component Button_Switch_THT:SW_PUSH_6mm_H4.3mm
      (place SW18 200660 -177800 front 0 (PN "RESET"))
      (place SW17 182880 -177800 front 0 (PN "0"))
      (place SW16 218440 -165100 front 0 (PN "3"))
      (place SW15 200660 -165100 front 0 (PN "2"))
      (place SW14 182880 -165100 front 0 (PN "1"))
      (place SW13 218440 -152400 front 0 (PN "6"))
      (place SW12 200660 -152400 front 0 (PN "5"))
      (place SW11 182880 -152400 front 0 (PN "4"))
      (place SW10 218440 -139700 front 0 (PN "9"))
      (place SW9 200660 -139700 front 0 (PN "8"))
      (place SW8 182880 -139700 front 0 (PN "7"))
      (place SW7 218440 -127000 front 0 (PN "C"))
      (place SW6 200660 -127000 front 0 (PN "B"))
      (place SW5 182880 -127000 front 0 (PN "A"))
      (place SW4 218440 -114300 front 0 (PN "F"))
      (place SW3 200660 -114300 front 0 (PN "E"))
      (place SW2 182880 -114300 front 0 (PN "D"))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN9 127000 -171450 front 0 (PN 3K))
      (place RN8 127000 -163830 front 0 (PN 3K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (place RN6 236220 -163830 front 0 (PN 470))
      (place RN5 236220 -139700 front 0 (PN 470))
      (place RN4 236220 -114300 front 0 (PN 470))
      (place RN3 168910 -162560 front 0 (PN 470))
      (place RN2 168910 -138430 front 0 (PN 470))
      (place RN1 168910 -114300 front 0 (PN 470))
    )
    (component Resistor_THT:R_Array_SIP7
      (place RN7 129540 -179070 front 0 (PN 8K2))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R6 153670 -127000 front 0 (PN 3K))
      (place R5 153670 -132080 front 0 (PN 4K7))
      (place R4 153670 -121920 front 0 (PN 2K2))
      (place R3 153670 -116840 front 0 (PN 2K2))
      (place R2 172720 -67310 front 0 (PN 330))
      (place R1 172720 -60960 front 0 (PN 8K2))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (place J10 74930 -176530 front 270 (PN "BAUD RATE"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place J9 63500 -29210 front 90 (PN "FTDI SERIAL"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J7 90170 -179070 front 270 (PN "RX DATA SELECT"))
      (place J4 71120 -170180 front 270 (PN LTC))
      (place J6 99060 -179070 front 90 (PN "TX DATA SELECT"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J3 48260 -152400 front 180 (PN EXPANSION))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x12_P2.54mm_Vertical
      (place J5 48260 -82550 front 180 (PN "Parallel Port"))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D10 153670 -151130 front 0 (PN 1N4148))
      (place D9 153670 -144780 front 0 (PN 1N4148))
      (place D8 153670 -138430 front 0 (PN 1N4148))
      (place D4 212090 -67310 front 0 (PN 1N4148))
      (place D1 195580 -67310 front 0 (PN 1N4148))
    )
    (component LED_THT:LED_D2.0mm_W4.8mm_H2.5mm_FlatTop
      (place D7 191770 -29210 front 180 (PN POWER))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C25 119380 -31750 front 270 (PN "30 pF"))
      (place C24 101600 -36830 front 90 (PN "30 pF"))
      (place C22 154940 -111760 front 0 (PN 1nF))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C23 156210 -160020 front 0 (PN 100uF))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C21 144780 -99060 front 180 (PN 0.1uF))
      (place C20 157480 -39370 front 180 (PN 0.1uF))
      (place C19 113030 -39370 front 180 (PN 0.1uF))
      (place C18 67310 -39370 front 180 (PN 0.1uF))
      (place C17 67310 -99060 front 180 (PN 0.1uF))
      (place C16 114300 -133350 front 180 (PN 0.1uF))
      (place C15 97790 -99060 front 180 (PN 0.1uF))
      (place C14 114300 -99060 front 180 (PN 0.1uF))
      (place C13 135890 -39370 front 180 (PN 0.1uF))
      (place C12 144780 -133350 front 180 (PN 0.1uF))
      (place C11 90170 -39370 front 180 (PN 0.1uF))
      (place C10 129540 -133350 front 180 (PN 0.1uF))
      (place C9 82550 -99060 front 180 (PN 0.1uF))
      (place C8 82550 -133350 front 180 (PN 0.1uF))
      (place C7 129540 -99060 front 180 (PN 0.1uF))
      (place C6 67310 -133350 front 180 (PN 0.1uF))
      (place C5 97790 -133350 front 180 (PN 0.1uF))
      (place C4 184150 -53340 front 0 (PN 0.1uF))
      (place C3 234950 -60960 front 180 (PN 0.1uF))
      (place C1 172720 -53340 front 0 (PN 0.1uF))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (place C2 231140 -67310 front 0 (PN 1000uF))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 50  8400 2800  -3500 2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -675 2325  5575 2325))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Display_7Segment:MAN71A
      (outline (path signal 100  -1090 -16995  -1090 -1000))
      (outline (path signal 100  8710 -16995  -1090 -16995))
      (outline (path signal 100  8710 1755  8710 -16995))
      (outline (path signal 100  -1090 1755  8710 1755))
      (outline (path signal 120  -1210 -17115  -1210 1875))
      (outline (path signal 120  8830 -17115  -1210 -17115))
      (outline (path signal 120  8830 1875  8830 -17115))
      (outline (path signal 120  -1210 1875  8830 1875))
      (outline (path signal 100  -1090 1000  -1090 1755))
      (outline (path signal 100  -90 0  -1090 1000))
      (outline (path signal 100  -1090 -1000  -90 0))
      (outline (path signal 50  -1340 -17250  -1340 2010))
      (outline (path signal 50  8960 -17250  -1340 -17250))
      (outline (path signal 50  8960 2010  8960 -17250))
      (outline (path signal 50  -1340 2010  8960 2010))
      (outline (path signal 120  -1590 1500  -1590 -2000))
      (pin Round[A]Pad_1500_um 14 7620 0)
      (pin Round[A]Pad_1500_um 13 7620 -2540)
      (pin Round[A]Pad_1500_um 12 7620 -5080)
      (pin Round[A]Pad_1500_um 11 7620 -7620)
      (pin Round[A]Pad_1500_um 10 7620 -10160)
      (pin Round[A]Pad_1500_um 9 7620 -12700)
      (pin Round[A]Pad_1500_um 8 7620 -15240)
      (pin Round[A]Pad_1500_um 7 0 -15240)
      (pin Round[A]Pad_1500_um 6 0 -12700)
      (pin Round[A]Pad_1500_um 5 0 -10160)
      (pin Round[A]Pad_1500_um 4 0 -7620)
      (pin Round[A]Pad_1500_um 3 0 -5080)
      (pin Round[A]Pad_1500_um 2 0 -2540)
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm_H4.3mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP7
      (outline (path signal 50  16950 1650  -1700 1650))
      (outline (path signal 50  16950 -1650  16950 1650))
      (outline (path signal 50  -1700 -1650  16950 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  16680 1400  -1440 1400))
      (outline (path signal 120  16680 -1400  16680 1400))
      (outline (path signal 120  -1440 -1400  16680 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  16530 1250  -1290 1250))
      (outline (path signal 100  16530 -1250  16530 1250))
      (outline (path signal 100  -1290 -1250  16530 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -14500  4350 1800))
      (outline (path signal 50  -1800 -14500  4350 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  3870 -14030))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -13970  -1270 0))
      (outline (path signal 100  3810 -13970  -1270 -13970))
      (outline (path signal 100  3810 1270  3810 -13970))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x12_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -29750  4350 1800))
      (outline (path signal 50  -1800 -29750  4350 -29750))
      (outline (path signal 50  -1800 1800  -1800 -29750))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -29270))
      (outline (path signal 120  -1330 -1270  -1330 -29270))
      (outline (path signal 120  -1330 -29270  3870 -29270))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -29210  -1270 0))
      (outline (path signal 100  3810 -29210  -1270 -29210))
      (outline (path signal 100  3810 1270  3810 -29210))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image LED_THT:LED_D2.0mm_W4.8mm_H2.5mm_FlatTop
      (outline (path signal 50  4000 1600  -1450 1600))
      (outline (path signal 50  4000 -1600  4000 1600))
      (outline (path signal 50  -1450 -1600  4000 -1600))
      (outline (path signal 50  -1450 1600  -1450 -1600))
      (outline (path signal 120  -950 -1080  -950 -1310))
      (outline (path signal 120  -950 1310  -950 1080))
      (outline (path signal 120  -1070 -1080  -1070 -1310))
      (outline (path signal 120  -1070 1310  -1070 1080))
      (outline (path signal 120  3730 1310  3730 -1310))
      (outline (path signal 120  -1190 1310  -1190 -1310))
      (outline (path signal 120  -1190 -1310  3730 -1310))
      (outline (path signal 120  -1190 1310  3730 1310))
      (outline (path signal 100  3670 1250  -1130 1250))
      (outline (path signal 100  3670 -1250  3670 1250))
      (outline (path signal 100  -1130 -1250  3670 -1250))
      (outline (path signal 100  -1130 1250  -1130 -1250))
      (outline (path signal 100  2270 0  2193.88 -382.683  1977.11 -707.107  1652.68 -923.88
            1270 -1000  887.317 -923.88  562.893 -707.107  346.12 -382.683
            270 0  346.12 382.683  562.893 707.107  887.317 923.88  1270 1000
            1652.68 923.88  1977.11 707.107  2193.88 382.683  2270 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 120  -1554.78 1725  -1554.78 1225))
      (outline (path signal 120  -1804.78 1475  -1304.78 1475))
      (outline (path signal 120  3601 284  3601 -284))
      (outline (path signal 120  3561 518  3561 -518))
      (outline (path signal 120  3521 677  3521 -677))
      (outline (path signal 120  3481 805  3481 -805))
      (outline (path signal 120  3441 915  3441 -915))
      (outline (path signal 120  3401 1011  3401 -1011))
      (outline (path signal 120  3361 1098  3361 -1098))
      (outline (path signal 120  3321 1178  3321 -1178))
      (outline (path signal 120  3281 1251  3281 -1251))
      (outline (path signal 120  3241 1319  3241 -1319))
      (outline (path signal 120  3201 1383  3201 -1383))
      (outline (path signal 120  3161 1443  3161 -1443))
      (outline (path signal 120  3121 1500  3121 -1500))
      (outline (path signal 120  3081 1554  3081 -1554))
      (outline (path signal 120  3041 1605  3041 -1605))
      (outline (path signal 120  3001 -1040  3001 -1653))
      (outline (path signal 120  3001 1653  3001 1040))
      (outline (path signal 120  2961 -1040  2961 -1699))
      (outline (path signal 120  2961 1699  2961 1040))
      (outline (path signal 120  2921 -1040  2921 -1743))
      (outline (path signal 120  2921 1743  2921 1040))
      (outline (path signal 120  2881 -1040  2881 -1785))
      (outline (path signal 120  2881 1785  2881 1040))
      (outline (path signal 120  2841 -1040  2841 -1826))
      (outline (path signal 120  2841 1826  2841 1040))
      (outline (path signal 120  2801 -1040  2801 -1864))
      (outline (path signal 120  2801 1864  2801 1040))
      (outline (path signal 120  2761 -1040  2761 -1901))
      (outline (path signal 120  2761 1901  2761 1040))
      (outline (path signal 120  2721 -1040  2721 -1937))
      (outline (path signal 120  2721 1937  2721 1040))
      (outline (path signal 120  2681 -1040  2681 -1971))
      (outline (path signal 120  2681 1971  2681 1040))
      (outline (path signal 120  2641 -1040  2641 -2004))
      (outline (path signal 120  2641 2004  2641 1040))
      (outline (path signal 120  2601 -1040  2601 -2035))
      (outline (path signal 120  2601 2035  2601 1040))
      (outline (path signal 120  2561 -1040  2561 -2065))
      (outline (path signal 120  2561 2065  2561 1040))
      (outline (path signal 120  2521 -1040  2521 -2095))
      (outline (path signal 120  2521 2095  2521 1040))
      (outline (path signal 120  2481 -1040  2481 -2122))
      (outline (path signal 120  2481 2122  2481 1040))
      (outline (path signal 120  2441 -1040  2441 -2149))
      (outline (path signal 120  2441 2149  2441 1040))
      (outline (path signal 120  2401 -1040  2401 -2175))
      (outline (path signal 120  2401 2175  2401 1040))
      (outline (path signal 120  2361 -1040  2361 -2200))
      (outline (path signal 120  2361 2200  2361 1040))
      (outline (path signal 120  2321 -1040  2321 -2224))
      (outline (path signal 120  2321 2224  2321 1040))
      (outline (path signal 120  2281 -1040  2281 -2247))
      (outline (path signal 120  2281 2247  2281 1040))
      (outline (path signal 120  2241 -1040  2241 -2268))
      (outline (path signal 120  2241 2268  2241 1040))
      (outline (path signal 120  2201 -1040  2201 -2290))
      (outline (path signal 120  2201 2290  2201 1040))
      (outline (path signal 120  2161 -1040  2161 -2310))
      (outline (path signal 120  2161 2310  2161 1040))
      (outline (path signal 120  2121 -1040  2121 -2329))
      (outline (path signal 120  2121 2329  2121 1040))
      (outline (path signal 120  2081 -1040  2081 -2348))
      (outline (path signal 120  2081 2348  2081 1040))
      (outline (path signal 120  2041 -1040  2041 -2365))
      (outline (path signal 120  2041 2365  2041 1040))
      (outline (path signal 120  2001 -1040  2001 -2382))
      (outline (path signal 120  2001 2382  2001 1040))
      (outline (path signal 120  1961 -1040  1961 -2398))
      (outline (path signal 120  1961 2398  1961 1040))
      (outline (path signal 120  1921 -1040  1921 -2414))
      (outline (path signal 120  1921 2414  1921 1040))
      (outline (path signal 120  1881 -1040  1881 -2428))
      (outline (path signal 120  1881 2428  1881 1040))
      (outline (path signal 120  1841 -1040  1841 -2442))
      (outline (path signal 120  1841 2442  1841 1040))
      (outline (path signal 120  1801 -1040  1801 -2455))
      (outline (path signal 120  1801 2455  1801 1040))
      (outline (path signal 120  1761 -1040  1761 -2468))
      (outline (path signal 120  1761 2468  1761 1040))
      (outline (path signal 120  1721 -1040  1721 -2480))
      (outline (path signal 120  1721 2480  1721 1040))
      (outline (path signal 120  1680 -1040  1680 -2491))
      (outline (path signal 120  1680 2491  1680 1040))
      (outline (path signal 120  1640 -1040  1640 -2501))
      (outline (path signal 120  1640 2501  1640 1040))
      (outline (path signal 120  1600 -1040  1600 -2511))
      (outline (path signal 120  1600 2511  1600 1040))
      (outline (path signal 120  1560 -1040  1560 -2520))
      (outline (path signal 120  1560 2520  1560 1040))
      (outline (path signal 120  1520 -1040  1520 -2528))
      (outline (path signal 120  1520 2528  1520 1040))
      (outline (path signal 120  1480 -1040  1480 -2536))
      (outline (path signal 120  1480 2536  1480 1040))
      (outline (path signal 120  1440 -1040  1440 -2543))
      (outline (path signal 120  1440 2543  1440 1040))
      (outline (path signal 120  1400 -1040  1400 -2550))
      (outline (path signal 120  1400 2550  1400 1040))
      (outline (path signal 120  1360 -1040  1360 -2556))
      (outline (path signal 120  1360 2556  1360 1040))
      (outline (path signal 120  1320 -1040  1320 -2561))
      (outline (path signal 120  1320 2561  1320 1040))
      (outline (path signal 120  1280 -1040  1280 -2565))
      (outline (path signal 120  1280 2565  1280 1040))
      (outline (path signal 120  1240 -1040  1240 -2569))
      (outline (path signal 120  1240 2569  1240 1040))
      (outline (path signal 120  1200 -1040  1200 -2573))
      (outline (path signal 120  1200 2573  1200 1040))
      (outline (path signal 120  1160 -1040  1160 -2576))
      (outline (path signal 120  1160 2576  1160 1040))
      (outline (path signal 120  1120 -1040  1120 -2578))
      (outline (path signal 120  1120 2578  1120 1040))
      (outline (path signal 120  1080 -1040  1080 -2579))
      (outline (path signal 120  1080 2579  1080 1040))
      (outline (path signal 120  1040 2580  1040 1040))
      (outline (path signal 120  1040 -1040  1040 -2580))
      (outline (path signal 120  1000 2580  1000 1040))
      (outline (path signal 120  1000 -1040  1000 -2580))
      (outline (path signal 100  -883.605 1337.5  -883.605 837.5))
      (outline (path signal 100  -1133.61 1087.5  -633.605 1087.5))
      (outline (path signal 50  3750 0  3670.09 -658.118  3435 -1277.99  3058.41 -1823.59
            2562.18 -2263.21  1975.16 -2571.3  1331.48 -2729.95  668.524 -2729.95
            24.837 -2571.3  -562.178 -2263.21  -1058.4 -1823.59  -1435 -1277.99
            -1670.09 -658.118  -1750 0  -1670.09 658.118  -1435 1277.99
            -1058.4 1823.59  -562.178 2263.21  24.837 2571.3  668.524 2729.95
            1331.48 2729.95  1975.16 2571.3  2562.18 2263.21  3058.41 1823.59
            3435 1277.99  3670.09 658.118  3750 0))
      (outline (path signal 120  3620 0  3537.69 -651.568  3295.92 -1262.19  2909.9 -1793.51
            2403.87 -2212.14  1809.62 -2491.77  1164.51 -2614.83  509.061 -2573.59
            -115.542 -2370.65  -670.051 -2018.74  -1119.62 -1540  -1436.01 -964.486
            -1599.34 -328.373  -1599.34 328.373  -1436.01 964.486  -1119.62 1540
            -670.051 2018.74  -115.542 2370.65  509.061 2573.59  1164.51 2614.83
            1809.62 2491.77  2403.87 2212.14  2909.9 1793.51  3295.92 1262.19
            3537.69 651.568  3620 0))
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J11-1 D5-2 D2-2 U24-8 U23-10 U23-19 U23-1 U22-10 U21-36 U21-21 U21-1 U20-14
        U19-14 U18-10 U17-8 U16-8 U15-8 U14-8 U13-8 U12-8 U5-24 U5-23 U5-1 U4-1 U1-2
        SW18-2 SW18-2@1 J10-12 J10-10 J10-8 J10-6 J10-4 J10-2 J9-1 J3-21 J3-20 J5-14
        J5-11 J2-2 D7-1 D4-2 C25-2 C24-1 C23-2 C21-2 C20-2 C19-2 C18-2 C17-2 C16-2
        C15-2 C14-2 C13-2 C12-2 C11-2 C10-2 C9-2 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2
        C1-2)
    )
    (net "Net-(C1-Pad1)"
      (pins D3-2 D2-1 R1-2 J1-1 C1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins D3-1 D6-1 U1-1 C2-1)
    )
    (net VCC
      (pins U24-16 U23-20 U22-20 U21-35 U21-8 U20-28 U20-27 U19-28 U18-20 U18-17 U18-15
        U17-16 U16-16 U15-16 U14-16 U13-16 U12-16 U11-14 U11-3 U10-14 U10-3 U9-14
        U9-3 U8-14 U8-3 U7-14 U7-3 U6-14 U6-3 U5-12 U5-10 U5-8 U4-20 U4-24 U4-22 U1-3
        RN9-1 RN8-1 RN7-1 R6-1 R5-2 R2-1 J8-2 J3-22 J3-19 J5-13 J5-12 J2-1 D1-1 C21-1
        C20-1 C19-1 C18-1 C17-1 C16-1 C15-1 C14-1 C13-1 C12-1 C11-1 C10-1 C9-1 C8-1
        C7-1 C6-1 C5-1 C3-1)
    )
    (net "Net-(C4-Pad1)"
      (pins D6-2 D5-1 J1-2 C4-1)
    )
    (net "Net-(C22-Pad2)"
      (pins U3-2 R3-1 C22-2)
    )
    (net "Net-(C22-Pad1)"
      (pins U3-3 R4-2 C22-1)
    )
    (net ~RESETPB
      (pins U23-8 SW18-1 SW18-1@1 R6-2 C23-1)
    )
    (net "Net-(C24-Pad2)"
      (pins Y2-1 U21-38 C24-2)
    )
    (net "Net-(C25-Pad1)"
      (pins Y2-2 U21-39 C25-1)
    )
    (net 60HZ
      (pins U23-11 R1-1 D4-1 D1-2)
    )
    (net A0
      (pins U23-2 U21-9 U20-10 U19-10 U5-11 U4-36 J3-25 D8-1)
    )
    (net A1
      (pins U23-4 U21-10 U20-9 U19-9 U4-35 J3-26 D9-1)
    )
    (net "Net-(D7-Pad2)"
      (pins R2-2 D7-2)
    )
    (net A2
      (pins U23-6 U21-11 U20-8 U19-8 J3-27 D10-1)
    )
    (net PB0
      (pins U4-10 J5-24)
    )
    (net PB1
      (pins U4-11 J5-23)
    )
    (net PB2
      (pins U4-12 J5-22)
    )
    (net PB3
      (pins U4-13 J5-21)
    )
    (net PB4
      (pins U4-14 J5-20)
    )
    (net PB5
      (pins U4-15 J5-19)
    )
    (net PB6
      (pins U4-16 J5-18)
    )
    (net PB7
      (pins U4-17 J5-17)
    )
    (net CB1
      (pins U4-18 J5-16)
    )
    (net CB2
      (pins U4-19 J5-15)
    )
    (net CA2
      (pins U4-39 J5-10)
    )
    (net CA1
      (pins U4-40 J5-9)
    )
    (net PA7
      (pins U4-9 J7-1 J5-8)
    )
    (net PA6
      (pins U4-8 J5-7)
    )
    (net PA5
      (pins U4-7 RN9-6 J10-9 J5-6)
    )
    (net PA4
      (pins U4-6 RN9-5 J10-7 J5-5)
    )
    (net PA3
      (pins U4-5 RN9-4 J10-5 J5-4)
    )
    (net PA2
      (pins U4-4 RN9-3 J10-3 J5-3)
    )
    (net PA1
      (pins U4-3 RN9-7 RN9-2 J10-11 J10-1 J5-2)
    )
    (net PA0
      (pins U4-2 J6-3 J5-1)
    )
    (net "Net-(J4-Pad2)"
      (pins U23-9 J4-2)
    )
    (net TXDATA
      (pins U5-6 J6-1)
    )
    (net ~NMI
      (pins U21-6 RN8-5 J3-17 J4-3)
    )
    (net ~IRQ
      (pins U21-4 U5-7 U4-38 U4-37 RN8-6 J3-16 J4-1)
    )
    (net A15
      (pins U22-2 U21-25 J3-40)
    )
    (net A14
      (pins U22-3 U21-24 U19-1 J3-39)
    )
    (net A13
      (pins U22-4 U21-23 U20-26 U19-26 J3-38)
    )
    (net A12
      (pins U22-5 U21-22 U20-2 U19-2 J3-37)
    )
    (net A11
      (pins U22-6 U21-20 U20-23 U19-23 J3-36)
    )
    (net A10
      (pins U22-7 U21-19 U20-21 U19-21 J3-35)
    )
    (net A9
      (pins U22-8 U21-18 U20-24 U19-24 J3-34)
    )
    (net A8
      (pins U22-9 U21-17 U20-25 U19-25 J3-33)
    )
    (net A7
      (pins U21-16 U20-3 U19-4 U19-3 J3-32)
    )
    (net A6
      (pins U24-13 U21-15 U20-4 J3-31)
    )
    (net A5
      (pins U24-14 U21-14 U20-5 U19-5 J3-30)
    )
    (net A4
      (pins U24-15 U21-13 U20-6 U19-6 J3-29)
    )
    (net A3
      (pins U21-12 U20-7 U19-7 J3-28)
    )
    (net SCLK
      (pins U3-6 U5-4 U5-3 J3-24)
    )
    (net ~HALT
      (pins U21-2 RN8-3 J3-15)
    )
    (net ~RESET
      (pins U23-12 U21-40 U4-34 RN8-2 J3-14)
    )
    (net R~W
      (pins U2-1 U21-34 U3-11 U5-13 U4-21 J3-13)
    )
    (net E
      (pins U2-4 U2-2 U21-37 U5-14 U4-25 J3-12)
    )
    (net MR
      (pins U21-3 RN8-4 J3-11)
    )
    (net BA
      (pins U21-7 J3-10)
    )
    (net VMA
      (pins U22-1 U21-5 J3-9)
    )
    (net D0
      (pins U21-33 U20-11 U19-11 U18-18 U3-9 U5-22 U4-33 J3-8)
    )
    (net D1
      (pins U21-32 U20-12 U19-12 U18-16 U5-21 U4-32 J3-7)
    )
    (net D2
      (pins U21-31 U20-13 U19-13 U18-14 U5-20 U4-31 J3-6)
    )
    (net D3
      (pins U21-30 U20-15 U19-15 U18-12 U5-19 U4-30 J3-5)
    )
    (net D4
      (pins U21-29 U20-16 U19-16 U18-9 U5-18 U4-29 J3-4)
    )
    (net D5
      (pins U21-28 U20-17 U19-17 U18-7 U5-17 U4-28 J3-3)
    )
    (net D6
      (pins U21-27 U20-18 U19-18 U18-5 U5-16 U4-27 J3-2)
    )
    (net D7
      (pins U21-26 U20-19 U19-19 U18-3 U5-15 U4-26 J3-1)
    )
    (net RXDATA
      (pins U5-2 J7-3)
    )
    (net "Net-(J7-Pad2)"
      (pins J9-4 J7-2)
    )
    (net "Net-(R3-Pad2)"
      (pins Y1-1 U3-1 R3-2)
    )
    (net "Net-(R4-Pad1)"
      (pins Y1-2 U3-5 U3-4 R4-1)
    )
    (net "Net-(RN1-Pad7)"
      (pins U12-11 RN1-7)
    )
    (net "Net-(RN1-Pad6)"
      (pins U12-10 RN1-6)
    )
    (net "Net-(RN1-Pad5)"
      (pins U12-9 RN1-5)
    )
    (net "Net-(RN1-Pad4)"
      (pins U12-7 RN1-4)
    )
    (net "Net-(RN1-Pad3)"
      (pins U12-6 RN1-3)
    )
    (net "Net-(RN1-Pad2)"
      (pins U12-5 RN1-2)
    )
    (net "Net-(RN2-Pad9)"
      (pins U7-9 RN2-9)
    )
    (net "Net-(RN2-Pad8)"
      (pins U13-12 RN2-8)
    )
    (net "Net-(RN2-Pad7)"
      (pins U13-11 RN2-7)
    )
    (net "Net-(RN3-Pad16)"
      (pins U8-1 RN3-16)
    )
    (net "Net-(RN3-Pad15)"
      (pins U8-13 RN3-15)
    )
    (net "Net-(RN3-Pad14)"
      (pins U8-10 RN3-14)
    )
    (net "Net-(RN3-Pad13)"
      (pins U8-8 RN3-13)
    )
    (net "Net-(RN3-Pad12)"
      (pins U8-7 RN3-12)
    )
    (net "Net-(RN3-Pad11)"
      (pins U8-2 RN3-11)
    )
    (net "Net-(RN3-Pad10)"
      (pins U8-11 RN3-10)
    )
    (net "Net-(RN3-Pad9)"
      (pins U8-9 RN3-9)
    )
    (net "Net-(RN3-Pad8)"
      (pins U14-12 RN3-8)
    )
    (net "Net-(RN3-Pad7)"
      (pins U14-11 RN3-7)
    )
    (net "Net-(RN3-Pad6)"
      (pins U14-10 RN3-6)
    )
    (net "Net-(RN3-Pad5)"
      (pins U14-9 RN3-5)
    )
    (net "Net-(RN3-Pad4)"
      (pins U14-7 RN3-4)
    )
    (net "Net-(RN3-Pad3)"
      (pins U14-6 RN3-3)
    )
    (net "Net-(RN3-Pad2)"
      (pins U14-5 RN3-2)
    )
    (net "Net-(RN3-Pad1)"
      (pins U14-4 RN3-1)
    )
    (net "Net-(RN4-Pad16)"
      (pins U9-1 RN4-16)
    )
    (net "Net-(RN4-Pad15)"
      (pins U9-13 RN4-15)
    )
    (net "Net-(RN4-Pad14)"
      (pins U9-10 RN4-14)
    )
    (net "Net-(RN4-Pad13)"
      (pins U9-8 RN4-13)
    )
    (net "Net-(RN4-Pad12)"
      (pins U9-7 RN4-12)
    )
    (net "Net-(RN4-Pad11)"
      (pins U9-2 RN4-11)
    )
    (net "Net-(RN4-Pad10)"
      (pins U9-11 RN4-10)
    )
    (net "Net-(RN4-Pad9)"
      (pins U9-9 RN4-9)
    )
    (net "Net-(RN4-Pad8)"
      (pins U15-12 RN4-8)
    )
    (net "Net-(RN4-Pad7)"
      (pins U15-11 RN4-7)
    )
    (net "Net-(RN4-Pad6)"
      (pins U15-10 RN4-6)
    )
    (net "Net-(RN4-Pad5)"
      (pins U15-9 RN4-5)
    )
    (net "Net-(RN4-Pad4)"
      (pins U15-7 RN4-4)
    )
    (net "Net-(RN4-Pad3)"
      (pins U15-6 RN4-3)
    )
    (net "Net-(RN4-Pad2)"
      (pins U15-5 RN4-2)
    )
    (net "Net-(RN4-Pad1)"
      (pins U15-4 RN4-1)
    )
    (net "Net-(RN5-Pad16)"
      (pins U10-1 RN5-16)
    )
    (net "Net-(RN5-Pad15)"
      (pins U10-13 RN5-15)
    )
    (net "Net-(RN5-Pad14)"
      (pins U10-10 RN5-14)
    )
    (net "Net-(RN5-Pad13)"
      (pins U10-8 RN5-13)
    )
    (net "Net-(RN5-Pad12)"
      (pins U10-7 RN5-12)
    )
    (net "Net-(RN5-Pad11)"
      (pins U10-2 RN5-11)
    )
    (net "Net-(RN5-Pad10)"
      (pins U10-11 RN5-10)
    )
    (net "Net-(RN5-Pad9)"
      (pins U10-9 RN5-9)
    )
    (net "Net-(RN5-Pad8)"
      (pins U16-12 RN5-8)
    )
    (net "Net-(RN5-Pad7)"
      (pins U16-11 RN5-7)
    )
    (net "Net-(RN5-Pad6)"
      (pins U16-10 RN5-6)
    )
    (net "Net-(RN5-Pad5)"
      (pins U16-9 RN5-5)
    )
    (net "Net-(RN5-Pad4)"
      (pins U16-7 RN5-4)
    )
    (net "Net-(RN5-Pad3)"
      (pins U16-6 RN5-3)
    )
    (net "Net-(RN5-Pad2)"
      (pins U16-5 RN5-2)
    )
    (net "Net-(RN5-Pad1)"
      (pins U16-4 RN5-1)
    )
    (net "Net-(RN6-Pad16)"
      (pins U11-1 RN6-16)
    )
    (net "Net-(RN6-Pad15)"
      (pins U11-13 RN6-15)
    )
    (net "Net-(RN6-Pad14)"
      (pins U11-10 RN6-14)
    )
    (net "Net-(RN6-Pad13)"
      (pins U11-8 RN6-13)
    )
    (net "Net-(RN6-Pad12)"
      (pins U11-7 RN6-12)
    )
    (net "Net-(RN6-Pad11)"
      (pins U11-2 RN6-11)
    )
    (net "Net-(RN6-Pad10)"
      (pins U11-11 RN6-10)
    )
    (net "Net-(RN6-Pad9)"
      (pins U11-9 RN6-9)
    )
    (net "Net-(RN6-Pad8)"
      (pins U17-12 RN6-8)
    )
    (net "Net-(RN6-Pad7)"
      (pins U17-11 RN6-7)
    )
    (net "Net-(RN6-Pad6)"
      (pins U17-10 RN6-6)
    )
    (net "Net-(RN6-Pad5)"
      (pins U17-9 RN6-5)
    )
    (net "Net-(RN6-Pad4)"
      (pins U17-7 RN6-4)
    )
    (net "Net-(RN6-Pad3)"
      (pins U17-6 RN6-3)
    )
    (net "Net-(RN6-Pad2)"
      (pins U17-5 RN6-2)
    )
    (net "Net-(RN6-Pad1)"
      (pins U17-4 RN6-1)
    )
    (net "Net-(RN7-Pad7)"
      (pins U18-2 SW4-2 SW4-2@1 SW3-2 SW3-2@1 SW2-2 SW2-2@1 RN7-7)
    )
    (net "Net-(RN7-Pad6)"
      (pins U18-4 RN7-6)
    )
    (net "Net-(RN7-Pad5)"
      (pins U18-6 RN7-5)
    )
    (net "Net-(RN7-Pad4)"
      (pins U18-8 RN7-4)
    )
    (net "Net-(RN7-Pad3)"
      (pins U18-11 RN7-3)
    )
    (net "Net-(RN7-Pad2)"
      (pins U18-13 SW17-2 SW17-2@1 RN7-2)
    )
    (net "Net-(SW10-Pad2)"
      (pins SW10-2 SW10-2@1 SW9-2 SW9-2@1 SW8-2 SW8-2@1)
    )
    (net ~PIAEN
      (pins U22-17 U4-23)
    )
    (net ~ACIAEN
      (pins U22-16 U5-9)
    )
    (net ~D0
      (pins U17-13 U16-13 U15-13 U14-13 U13-13 U12-13 U3-8)
    )
    (net ~DISP1EN
      (pins U24-7 U12-14)
    )
    (net BA2
      (pins U23-14 U17-3 U16-3 U15-3 U14-3 U13-3 U12-3)
    )
    (net BA1
      (pins U23-16 U17-2 U16-2 U15-2 U14-2 U13-2 U12-2)
    )
    (net BA0
      (pins U23-18 U17-1 U16-1 U15-1 U14-1 U13-1 U12-1)
    )
    (net ~DISP2EN
      (pins U24-6 U13-14)
    )
    (net ~DISP3EN
      (pins U24-5 U14-14)
    )
    (net ~DISP4EN
      (pins U24-4 U15-14)
    )
    (net ~DISP5EN
      (pins U24-3 U16-14)
    )
    (net ~DISP6EN
      (pins U24-2 U17-14)
    )
    (net ~KBDEN
      (pins U22-15 U18-19 U18-1)
    )
    (net ~WRITE
      (pins U2-6 U19-27)
    )
    (net ~READ
      (pins U2-3 U20-22 U19-22)
    )
    (net ~RAMEN
      (pins U22-18 U19-20)
    )
    (net ~ROMEN
      (pins U22-19 U20-20)
    )
    (net ~DISPEN
      (pins U24-12 U22-14)
    )
    (net "Net-(D8-Pad2)"
      (pins SW17-1 SW17-1@1 SW14-1 SW14-1@1 SW11-1 SW11-1@1 SW8-1 SW8-1@1 SW5-1 SW5-1@1
        SW2-1 SW2-1@1 D8-2)
    )
    (net "Net-(D9-Pad2)"
      (pins SW15-1 SW15-1@1 SW12-1 SW12-1@1 SW9-1 SW9-1@1 SW6-1 SW6-1@1 SW3-1 SW3-1@1
        D9-2)
    )
    (net "Net-(D10-Pad2)"
      (pins SW16-1 SW16-1@1 SW13-1 SW13-1@1 SW10-1 SW10-1@1 SW7-1 SW7-1@1 SW4-1 SW4-1@1
        D10-2)
    )
    (net "Net-(J6-Pad2)"
      (pins J9-5 J6-2)
    )
    (net "Net-(J8-Pad1)"
      (pins J8-1 J9-3)
    )
    (net "Net-(RN1-Pad16)"
      (pins U6-1 RN1-16)
    )
    (net "Net-(RN1-Pad15)"
      (pins U6-13 RN1-15)
    )
    (net "Net-(RN1-Pad14)"
      (pins U6-10 RN1-14)
    )
    (net "Net-(RN1-Pad13)"
      (pins U6-8 RN1-13)
    )
    (net "Net-(RN1-Pad12)"
      (pins U6-7 RN1-12)
    )
    (net "Net-(RN1-Pad11)"
      (pins U6-2 RN1-11)
    )
    (net "Net-(RN1-Pad10)"
      (pins U6-11 RN1-10)
    )
    (net "Net-(RN1-Pad9)"
      (pins U6-9 RN1-9)
    )
    (net "Net-(RN1-Pad8)"
      (pins U12-12 RN1-8)
    )
    (net "Net-(RN1-Pad1)"
      (pins U12-4 RN1-1)
    )
    (net "Net-(RN2-Pad16)"
      (pins U7-1 RN2-16)
    )
    (net "Net-(RN2-Pad15)"
      (pins U7-13 RN2-15)
    )
    (net "Net-(RN2-Pad14)"
      (pins U7-10 RN2-14)
    )
    (net "Net-(RN2-Pad13)"
      (pins U7-8 RN2-13)
    )
    (net "Net-(RN2-Pad12)"
      (pins U7-7 RN2-12)
    )
    (net "Net-(RN2-Pad11)"
      (pins U7-2 RN2-11)
    )
    (net "Net-(RN2-Pad10)"
      (pins U7-11 RN2-10)
    )
    (net "Net-(RN2-Pad6)"
      (pins U13-10 RN2-6)
    )
    (net "Net-(RN2-Pad5)"
      (pins U13-9 RN2-5)
    )
    (net "Net-(RN2-Pad4)"
      (pins U13-7 RN2-4)
    )
    (net "Net-(RN2-Pad3)"
      (pins U13-6 RN2-3)
    )
    (net "Net-(RN2-Pad2)"
      (pins U13-5 RN2-2)
    )
    (net "Net-(RN2-Pad1)"
      (pins U13-4 RN2-1)
    )
    (net "Net-(SW5-Pad2)"
      (pins SW7-2 SW7-2@1 SW6-2 SW6-2@1 SW5-2 SW5-2@1)
    )
    (net "Net-(SW11-Pad2)"
      (pins SW13-2 SW13-2@1 SW12-2 SW12-2@1 SW11-2 SW11-2@1)
    )
    (net "Net-(SW14-Pad2)"
      (pins SW16-2 SW16-2@1 SW15-2 SW15-2@1 SW14-2 SW14-2@1)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5 U3-10)
    )
    (net "Net-(J11-Pad2)"
      (pins J11-2 U17-15 U16-15 U15-15 U14-15 U13-15 U12-15 R5-1)
    )
    (class kicad_default "" 60HZ A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5
      A6 A7 A8 A9 BA BA0 BA1 BA2 CA1 CA2 CB1 CB2 D0 D1 D2 D3 D4 D5 D6 D7 E
      MR "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C22-Pad1)" "Net-(C22-Pad2)"
      "Net-(C24-Pad2)" "Net-(C25-Pad1)" "Net-(C4-Pad1)" "Net-(D10-Pad2)" "Net-(D7-Pad2)"
      "Net-(D8-Pad2)" "Net-(D9-Pad2)" "Net-(J11-Pad2)" "Net-(J4-Pad2)" "Net-(J6-Pad2)"
      "Net-(J7-Pad2)" "Net-(J8-Pad1)" "Net-(R3-Pad2)" "Net-(R4-Pad1)" "Net-(RN1-Pad1)"
      "Net-(RN1-Pad10)" "Net-(RN1-Pad11)" "Net-(RN1-Pad12)" "Net-(RN1-Pad13)"
      "Net-(RN1-Pad14)" "Net-(RN1-Pad15)" "Net-(RN1-Pad16)" "Net-(RN1-Pad2)"
      "Net-(RN1-Pad3)" "Net-(RN1-Pad4)" "Net-(RN1-Pad5)" "Net-(RN1-Pad6)"
      "Net-(RN1-Pad7)" "Net-(RN1-Pad8)" "Net-(RN1-Pad9)" "Net-(RN2-Pad1)"
      "Net-(RN2-Pad10)" "Net-(RN2-Pad11)" "Net-(RN2-Pad12)" "Net-(RN2-Pad13)"
      "Net-(RN2-Pad14)" "Net-(RN2-Pad15)" "Net-(RN2-Pad16)" "Net-(RN2-Pad2)"
      "Net-(RN2-Pad3)" "Net-(RN2-Pad4)" "Net-(RN2-Pad5)" "Net-(RN2-Pad6)"
      "Net-(RN2-Pad7)" "Net-(RN2-Pad8)" "Net-(RN2-Pad9)" "Net-(RN3-Pad1)"
      "Net-(RN3-Pad10)" "Net-(RN3-Pad11)" "Net-(RN3-Pad12)" "Net-(RN3-Pad13)"
      "Net-(RN3-Pad14)" "Net-(RN3-Pad15)" "Net-(RN3-Pad16)" "Net-(RN3-Pad2)"
      "Net-(RN3-Pad3)" "Net-(RN3-Pad4)" "Net-(RN3-Pad5)" "Net-(RN3-Pad6)"
      "Net-(RN3-Pad7)" "Net-(RN3-Pad8)" "Net-(RN3-Pad9)" "Net-(RN4-Pad1)"
      "Net-(RN4-Pad10)" "Net-(RN4-Pad11)" "Net-(RN4-Pad12)" "Net-(RN4-Pad13)"
      "Net-(RN4-Pad14)" "Net-(RN4-Pad15)" "Net-(RN4-Pad16)" "Net-(RN4-Pad2)"
      "Net-(RN4-Pad3)" "Net-(RN4-Pad4)" "Net-(RN4-Pad5)" "Net-(RN4-Pad6)"
      "Net-(RN4-Pad7)" "Net-(RN4-Pad8)" "Net-(RN4-Pad9)" "Net-(RN5-Pad1)"
      "Net-(RN5-Pad10)" "Net-(RN5-Pad11)" "Net-(RN5-Pad12)" "Net-(RN5-Pad13)"
      "Net-(RN5-Pad14)" "Net-(RN5-Pad15)" "Net-(RN5-Pad16)" "Net-(RN5-Pad2)"
      "Net-(RN5-Pad3)" "Net-(RN5-Pad4)" "Net-(RN5-Pad5)" "Net-(RN5-Pad6)"
      "Net-(RN5-Pad7)" "Net-(RN5-Pad8)" "Net-(RN5-Pad9)" "Net-(RN6-Pad1)"
      "Net-(RN6-Pad10)" "Net-(RN6-Pad11)" "Net-(RN6-Pad12)" "Net-(RN6-Pad13)"
      "Net-(RN6-Pad14)" "Net-(RN6-Pad15)" "Net-(RN6-Pad16)" "Net-(RN6-Pad2)"
      "Net-(RN6-Pad3)" "Net-(RN6-Pad4)" "Net-(RN6-Pad5)" "Net-(RN6-Pad6)"
      "Net-(RN6-Pad7)" "Net-(RN6-Pad8)" "Net-(RN6-Pad9)" "Net-(RN7-Pad2)"
      "Net-(RN7-Pad3)" "Net-(RN7-Pad4)" "Net-(RN7-Pad5)" "Net-(RN7-Pad6)"
      "Net-(RN7-Pad7)" "Net-(SW10-Pad2)" "Net-(SW11-Pad2)" "Net-(SW14-Pad2)"
      "Net-(SW5-Pad2)" "Net-(U2-Pad5)" PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB0
      PB1 PB2 PB3 PB4 PB5 PB6 PB7 RXDATA R~W SCLK TXDATA VMA ~ACIAEN ~D0 ~DISP1EN
      ~DISP2EN ~DISP3EN ~DISP4EN ~DISP5EN ~DISP6EN ~DISPEN ~HALT ~IRQ ~KBDEN
      ~NMI ~PIAEN ~RAMEN ~READ ~RESET ~RESETPB ~ROMEN ~WRITE
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
