#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 11 05:04:23 2018
# Process ID: 8360
# Current directory: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18412 C:\Users\Miguel\Desktop\CR\CR_Project\justMD5\justMD5.xpr
# Log file: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/vivado.log
# Journal file: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 748.070 ; gain = 47.309
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -jobs 2
[Wed Jul 11 05:24:55 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/synth_2/runme.log
[Wed Jul 11 05:24:55 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -jobs 2
[Wed Jul 11 05:35:45 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/synth_2/runme.log
[Wed Jul 11 05:35:45 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -jobs 2
[Wed Jul 11 05:36:46 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/synth_2/runme.log
[Wed Jul 11 05:36:46 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -jobs 2
[Wed Jul 11 05:37:21 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/synth_2/runme.log
[Wed Jul 11 05:37:21 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -jobs 2
[Wed Jul 11 05:39:36 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/synth_2/runme.log
[Wed Jul 11 05:39:37 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
ERROR: [VRFC 10-719] formal port/generic <blockcounter> is not declared in <md5> [C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sim_1/new/sim.vhd:44]
ERROR: [VRFC 10-1504] unit stimulus ignored due to previous errors [C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sim_1/new/sim.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sim_1/new/sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run impl_2
launch_runs impl_2 -jobs 2
[Wed Jul 11 05:45:06 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 817.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 840.961 ; gain = 23.313
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
ERROR: Index 543 out of bound 511 downto 0
Time: 14100 ns  Iteration: 1  Process: /sim/md5/calc
  File: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sources_1/new/md5.vhd

HDL Line: C:/Users/Miguel/Desktop/CR/CR_Project/justMD5/justMD5.srcs/sources_1/new/md5.vhd:191
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 05:51:12 2018...
