--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50M_i_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 520 paths analyzed, 132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.606ns.
--------------------------------------------------------------------------------

Paths for end point inst_LedStripe/inst_LedSequence/state_s_0 (SLICE_X19Y6.F2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/count_led_s_2 (FF)
  Destination:          inst_LedStripe/inst_LedSequence/state_s_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.435 - 0.436)
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/count_led_s_2 to inst_LedStripe/inst_LedSequence/state_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y1.YQ       Tcko                  0.720   inst_LedStripe/count_led_s<3>
                                                       inst_LedStripe/count_led_s_2
    SLICE_X22Y1.F3       net (fanout=8)        1.846   inst_LedStripe/count_led_s<2>
    SLICE_X22Y1.X        Tilo                  0.608   inst_LedStripe/count_led_s<5>
                                                       inst_LedStripe/data_s<0>4
    SLICE_X22Y5.F1       net (fanout=1)        0.930   inst_LedStripe/data_s<0>4
    SLICE_X22Y5.X        Tilo                  0.608   inst_LedStripe/data_s<0>
                                                       inst_LedStripe/data_s<0>43
    SLICE_X19Y6.F2       net (fanout=1)        0.900   inst_LedStripe/data_s<0>
    SLICE_X19Y6.CLK      Tfck                  0.993   inst_LedStripe/inst_LedSequence/state_s<0>
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_3
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_2_f5
                                                       inst_LedStripe/inst_LedSequence/state_s_0
    -------------------------------------------------  ---------------------------
    Total                                      6.605ns (2.929ns logic, 3.676ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/count_led_s_6 (FF)
  Destination:          inst_LedStripe/inst_LedSequence/state_s_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.509ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.435 - 0.436)
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/count_led_s_6 to inst_LedStripe/inst_LedSequence/state_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y0.XQ       Tcko                  0.720   inst_LedStripe/count_led_s<6>
                                                       inst_LedStripe/count_led_s_6
    SLICE_X22Y5.G1       net (fanout=4)        1.665   inst_LedStripe/count_led_s<6>
    SLICE_X22Y5.Y        Tilo                  0.608   inst_LedStripe/data_s<0>
                                                       inst_LedStripe/data_s<0>17
    SLICE_X22Y5.F3       net (fanout=1)        0.015   inst_LedStripe/data_s<0>17/O
    SLICE_X22Y5.X        Tilo                  0.608   inst_LedStripe/data_s<0>
                                                       inst_LedStripe/data_s<0>43
    SLICE_X19Y6.F2       net (fanout=1)        0.900   inst_LedStripe/data_s<0>
    SLICE_X19Y6.CLK      Tfck                  0.993   inst_LedStripe/inst_LedSequence/state_s<0>
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_3
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_2_f5
                                                       inst_LedStripe/inst_LedSequence/state_s_0
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (2.929ns logic, 2.580ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/count_led_s_3 (FF)
  Destination:          inst_LedStripe/inst_LedSequence/state_s_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.470ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.435 - 0.436)
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/count_led_s_3 to inst_LedStripe/inst_LedSequence/state_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y1.XQ       Tcko                  0.720   inst_LedStripe/count_led_s<3>
                                                       inst_LedStripe/count_led_s_3
    SLICE_X22Y1.F1       net (fanout=8)        0.711   inst_LedStripe/count_led_s<3>
    SLICE_X22Y1.X        Tilo                  0.608   inst_LedStripe/count_led_s<5>
                                                       inst_LedStripe/data_s<0>4
    SLICE_X22Y5.F1       net (fanout=1)        0.930   inst_LedStripe/data_s<0>4
    SLICE_X22Y5.X        Tilo                  0.608   inst_LedStripe/data_s<0>
                                                       inst_LedStripe/data_s<0>43
    SLICE_X19Y6.F2       net (fanout=1)        0.900   inst_LedStripe/data_s<0>
    SLICE_X19Y6.CLK      Tfck                  0.993   inst_LedStripe/inst_LedSequence/state_s<0>
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_3
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_2_f5
                                                       inst_LedStripe/inst_LedSequence/state_s_0
    -------------------------------------------------  ---------------------------
    Total                                      5.470ns (2.929ns logic, 2.541ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_LedStripe/inst_LedSequence/state_s_1 (SLICE_X23Y6.G1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/inst_LedSequence/count_s_6 (FF)
  Destination:          inst_LedStripe/inst_LedSequence/state_s_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/inst_LedSequence/count_s_6 to inst_LedStripe/inst_LedSequence/state_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.XQ       Tcko                  0.720   inst_LedStripe/inst_LedSequence/count_s<6>
                                                       inst_LedStripe/inst_LedSequence/count_s_6
    SLICE_X20Y8.G2       net (fanout=3)        0.682   inst_LedStripe/inst_LedSequence/count_s<6>
    SLICE_X20Y8.Y        Tilo                  0.608   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
                                                       inst_LedStripe/inst_LedSequence/data_s_mux00003_SW0
    SLICE_X20Y8.F4       net (fanout=2)        0.027   N15
    SLICE_X20Y8.X        Tilo                  0.608   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
                                                       inst_LedStripe/inst_LedSequence/data_s_mux00003
    SLICE_X19Y5.BX       net (fanout=6)        1.036   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
    SLICE_X19Y5.X        Tbxx                  0.621   N31
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_41_SW0
    SLICE_X23Y6.G1       net (fanout=1)        1.035   N31
    SLICE_X23Y6.CLK      Tgck                  0.993   inst_LedStripe/inst_LedSequence/state_s<1>
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_41
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_2_f5_0
                                                       inst_LedStripe/inst_LedSequence/state_s_1
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (3.550ns logic, 2.780ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/inst_LedSequence/count_s_10 (FF)
  Destination:          inst_LedStripe/inst_LedSequence/state_s_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/inst_LedSequence/count_s_10 to inst_LedStripe/inst_LedSequence/state_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.XQ       Tcko                  0.720   inst_LedStripe/inst_LedSequence/count_s<10>
                                                       inst_LedStripe/inst_LedSequence/count_s_10
    SLICE_X20Y8.G1       net (fanout=3)        0.638   inst_LedStripe/inst_LedSequence/count_s<10>
    SLICE_X20Y8.Y        Tilo                  0.608   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
                                                       inst_LedStripe/inst_LedSequence/data_s_mux00003_SW0
    SLICE_X20Y8.F4       net (fanout=2)        0.027   N15
    SLICE_X20Y8.X        Tilo                  0.608   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
                                                       inst_LedStripe/inst_LedSequence/data_s_mux00003
    SLICE_X19Y5.BX       net (fanout=6)        1.036   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
    SLICE_X19Y5.X        Tbxx                  0.621   N31
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_41_SW0
    SLICE_X23Y6.G1       net (fanout=1)        1.035   N31
    SLICE_X23Y6.CLK      Tgck                  0.993   inst_LedStripe/inst_LedSequence/state_s<1>
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_41
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_2_f5_0
                                                       inst_LedStripe/inst_LedSequence/state_s_1
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.550ns logic, 2.736ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/inst_LedSequence/count_s_11 (FF)
  Destination:          inst_LedStripe/inst_LedSequence/state_s_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.111ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/inst_LedSequence/count_s_11 to inst_LedStripe/inst_LedSequence/state_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.YQ       Tcko                  0.720   inst_LedStripe/inst_LedSequence/count_s<10>
                                                       inst_LedStripe/inst_LedSequence/count_s_11
    SLICE_X20Y8.G4       net (fanout=3)        0.463   inst_LedStripe/inst_LedSequence/count_s<11>
    SLICE_X20Y8.Y        Tilo                  0.608   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
                                                       inst_LedStripe/inst_LedSequence/data_s_mux00003_SW0
    SLICE_X20Y8.F4       net (fanout=2)        0.027   N15
    SLICE_X20Y8.X        Tilo                  0.608   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
                                                       inst_LedStripe/inst_LedSequence/data_s_mux00003
    SLICE_X19Y5.BX       net (fanout=6)        1.036   inst_LedStripe/inst_LedSequence/data_s_mux0000_bdd5
    SLICE_X19Y5.X        Tbxx                  0.621   N31
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_41_SW0
    SLICE_X23Y6.G1       net (fanout=1)        1.035   N31
    SLICE_X23Y6.CLK      Tgck                  0.993   inst_LedStripe/inst_LedSequence/state_s<1>
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_41
                                                       inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_2_f5_0
                                                       inst_LedStripe/inst_LedSequence/state_s_1
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (3.550ns logic, 2.561ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_LedStripe/count_s_5 (SLICE_X22Y2.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/inst_LedSequence/state_s_0 (FF)
  Destination:          inst_LedStripe/count_s_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.975ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/inst_LedSequence/state_s_0 to inst_LedStripe/count_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.XQ       Tcko                  0.720   inst_LedStripe/inst_LedSequence/state_s<0>
                                                       inst_LedStripe/inst_LedSequence/state_s_0
    SLICE_X23Y2.G2       net (fanout=15)       1.683   inst_LedStripe/inst_LedSequence/state_s<0>
    SLICE_X23Y2.Y        Tilo                  0.551   inst_LedStripe/count_led_s_not0001
                                                       inst_LedStripe/inst_LedSequence/idle_o_cmp_eq00001
    SLICE_X23Y2.F3       net (fanout=5)        0.027   inst_LedStripe/ready_s
    SLICE_X23Y2.X        Tilo                  0.551   inst_LedStripe/count_led_s_not0001
                                                       inst_LedStripe/count_led_s_not0001
    SLICE_X22Y2.SR       net (fanout=9)        1.417   inst_LedStripe/count_led_s_not0001
    SLICE_X22Y2.CLK      Tsrck                 1.026   inst_LedStripe/count_s<5>
                                                       inst_LedStripe/count_s_5
    -------------------------------------------------  ---------------------------
    Total                                      5.975ns (2.848ns logic, 3.127ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/count_s_5 (FF)
  Destination:          inst_LedStripe/count_s_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/count_s_5 to inst_LedStripe/count_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y2.YQ       Tcko                  0.720   inst_LedStripe/count_s<5>
                                                       inst_LedStripe/count_s_5
    SLICE_X23Y2.F2       net (fanout=2)        1.662   inst_LedStripe/count_s<5>
    SLICE_X23Y2.X        Tilo                  0.551   inst_LedStripe/count_led_s_not0001
                                                       inst_LedStripe/count_led_s_not0001
    SLICE_X22Y2.SR       net (fanout=9)        1.417   inst_LedStripe/count_led_s_not0001
    SLICE_X22Y2.CLK      Tsrck                 1.026   inst_LedStripe/count_s<5>
                                                       inst_LedStripe/count_s_5
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (2.297ns logic, 3.079ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_LedStripe/inst_LedSequence/state_s_1 (FF)
  Destination:          inst_LedStripe/count_s_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.178ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_LedStripe/inst_LedSequence/state_s_1 to inst_LedStripe/count_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.XQ       Tcko                  0.720   inst_LedStripe/inst_LedSequence/state_s<1>
                                                       inst_LedStripe/inst_LedSequence/state_s_1
    SLICE_X23Y2.G3       net (fanout=13)       0.886   inst_LedStripe/inst_LedSequence/state_s<1>
    SLICE_X23Y2.Y        Tilo                  0.551   inst_LedStripe/count_led_s_not0001
                                                       inst_LedStripe/inst_LedSequence/idle_o_cmp_eq00001
    SLICE_X23Y2.F3       net (fanout=5)        0.027   inst_LedStripe/ready_s
    SLICE_X23Y2.X        Tilo                  0.551   inst_LedStripe/count_led_s_not0001
                                                       inst_LedStripe/count_led_s_not0001
    SLICE_X22Y2.SR       net (fanout=9)        1.417   inst_LedStripe/count_led_s_not0001
    SLICE_X22Y2.CLK      Tsrck                 1.026   inst_LedStripe/count_s<5>
                                                       inst_LedStripe/count_s_5
    -------------------------------------------------  ---------------------------
    Total                                      5.178ns (2.848ns logic, 2.330ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50M_i_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point inst_LedStripe/count_s_0 (SLICE_X24Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_LedStripe/count_s_0 (FF)
  Destination:          inst_LedStripe/count_s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 20.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_LedStripe/count_s_0 to inst_LedStripe/count_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y2.XQ       Tcko                  0.576   inst_LedStripe/count_s<0>
                                                       inst_LedStripe/count_s_0
    SLICE_X24Y2.BX       net (fanout=6)        0.531   inst_LedStripe/count_s<0>
    SLICE_X24Y2.CLK      Tckdi       (-Th)     0.283   inst_LedStripe/count_s<0>
                                                       inst_LedStripe/count_s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.293ns logic, 0.531ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_LedStripe/count_led_s_0 (SLICE_X24Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_LedStripe/count_led_s_0 (FF)
  Destination:          inst_LedStripe/count_led_s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 20.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_LedStripe/count_led_s_0 to inst_LedStripe/count_led_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y0.XQ       Tcko                  0.576   inst_LedStripe/count_led_s<0>
                                                       inst_LedStripe/count_led_s_0
    SLICE_X24Y0.BX       net (fanout=8)        0.624   inst_LedStripe/count_led_s<0>
    SLICE_X24Y0.CLK      Tckdi       (-Th)     0.283   inst_LedStripe/count_led_s<0>
                                                       inst_LedStripe/count_led_s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.293ns logic, 0.624ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_LedStripe/count_s_3 (SLICE_X23Y3.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_LedStripe/count_s_3 (FF)
  Destination:          inst_LedStripe/count_s_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_i_BUFGP rising at 20.000ns
  Destination Clock:    clk_50M_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_LedStripe/count_s_3 to inst_LedStripe/count_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y3.XQ       Tcko                  0.576   inst_LedStripe/count_s<3>
                                                       inst_LedStripe/count_s_3
    SLICE_X23Y3.F4       net (fanout=4)        0.336   inst_LedStripe/count_s<3>
    SLICE_X23Y3.CLK      Tckf        (-Th)    -0.061   inst_LedStripe/count_s<3>
                                                       inst_LedStripe/Mcount_count_s_xor<3>11
                                                       inst_LedStripe/count_s_3
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.637ns logic, 0.336ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50M_i_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: inst_LedStripe/inst_LedSequence/data_s/CLK
  Logical resource: inst_LedStripe/inst_LedSequence/data_s/CK
  Location pin: SLICE_X18Y6.CLK
  Clock network: clk_50M_i_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: inst_LedStripe/inst_LedSequence/data_s/CLK
  Logical resource: inst_LedStripe/inst_LedSequence/data_s/CK
  Location pin: SLICE_X18Y6.CLK
  Clock network: clk_50M_i_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: inst_LedStripe/inst_LedSequence/timer_en_s/CLK
  Logical resource: inst_LedStripe/inst_LedSequence/timer_en_s/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_50M_i_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M_i      |    6.606|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 520 paths, 0 nets, and 272 connections

Design statistics:
   Minimum period:   6.606ns{1}   (Maximum frequency: 151.378MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 27 19:56:42 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



