

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'
================================================================
* Date:           Fri Nov  8 14:17:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_3
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_174_8  |       26|       26|         2|          1|          1|    26|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1"   --->   Operation 5 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %outpix"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outpix_1 = load i5 %outpix" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 9 'load' 'outpix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln174 = icmp_eq  i5 %outpix_1, i5 26" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 11 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26, i64 26, i64 26"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%add_ln174 = add i5 %outpix_1, i5 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 13 'add' 'add_ln174' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc87.split, void %for.inc93.exitStub" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 14 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outpix_cast = zext i5 %outpix_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 15 'zext' 'outpix_cast' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %outpix_cast"   --->   Operation 16 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%buf_V_load = load i5 %buf_V_addr"   --->   Operation 17 'load' 'buf_V_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 18 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %outpix_cast"   --->   Operation 19 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%buf_V_1_load = load i5 %buf_V_1_addr"   --->   Operation 20 'load' 'buf_V_1_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_1_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 21 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %outpix_cast"   --->   Operation 22 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%buf_V_2_load = load i5 %buf_V_2_addr"   --->   Operation 23 'load' 'buf_V_2_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_2_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 24 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %outpix_cast"   --->   Operation 25 'getelementptr' 'buf_V_3_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%buf_V_3_load = load i5 %buf_V_3_addr"   --->   Operation 26 'load' 'buf_V_3_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_3_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 27 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %outpix_cast"   --->   Operation 28 'getelementptr' 'buf_V_4_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%buf_V_4_load = load i5 %buf_V_4_addr"   --->   Operation 29 'load' 'buf_V_4_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_4_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 30 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %outpix_cast"   --->   Operation 31 'getelementptr' 'buf_V_5_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%buf_V_5_load = load i5 %buf_V_5_addr"   --->   Operation 32 'load' 'buf_V_5_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_5_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 33 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %outpix_cast"   --->   Operation 34 'getelementptr' 'buf_V_6_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%buf_V_6_load = load i5 %buf_V_6_addr"   --->   Operation 35 'load' 'buf_V_6_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_6_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 36 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %outpix_cast"   --->   Operation 37 'getelementptr' 'buf_V_7_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%buf_V_7_load = load i5 %buf_V_7_addr"   --->   Operation 38 'load' 'buf_V_7_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_7_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 39 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_V_8_addr = getelementptr i3 %buf_V_8, i64 0, i64 %outpix_cast"   --->   Operation 40 'getelementptr' 'buf_V_8_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%buf_V_8_load = load i5 %buf_V_8_addr"   --->   Operation 41 'load' 'buf_V_8_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_8_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 42 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_V_9_addr = getelementptr i3 %buf_V_9, i64 0, i64 %outpix_cast"   --->   Operation 43 'getelementptr' 'buf_V_9_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%buf_V_9_load = load i5 %buf_V_9_addr"   --->   Operation 44 'load' 'buf_V_9_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_9_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 45 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_V_10_addr = getelementptr i3 %buf_V_10, i64 0, i64 %outpix_cast"   --->   Operation 46 'getelementptr' 'buf_V_10_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%buf_V_10_load = load i5 %buf_V_10_addr"   --->   Operation 47 'load' 'buf_V_10_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_10_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 48 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_V_11_addr = getelementptr i3 %buf_V_11, i64 0, i64 %outpix_cast"   --->   Operation 49 'getelementptr' 'buf_V_11_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%buf_V_11_load = load i5 %buf_V_11_addr"   --->   Operation 50 'load' 'buf_V_11_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_11_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 51 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf_V_12_addr = getelementptr i3 %buf_V_12, i64 0, i64 %outpix_cast"   --->   Operation 52 'getelementptr' 'buf_V_12_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%buf_V_12_load = load i5 %buf_V_12_addr"   --->   Operation 53 'load' 'buf_V_12_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_12_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 54 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf_V_13_addr = getelementptr i3 %buf_V_13, i64 0, i64 %outpix_cast"   --->   Operation 55 'getelementptr' 'buf_V_13_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%buf_V_13_load = load i5 %buf_V_13_addr"   --->   Operation 56 'load' 'buf_V_13_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_13_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 57 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf_V_14_addr = getelementptr i3 %buf_V_14, i64 0, i64 %outpix_cast"   --->   Operation 58 'getelementptr' 'buf_V_14_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%buf_V_14_load = load i5 %buf_V_14_addr"   --->   Operation 59 'load' 'buf_V_14_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_14_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 60 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf_V_15_addr = getelementptr i3 %buf_V_15, i64 0, i64 %outpix_cast"   --->   Operation 61 'getelementptr' 'buf_V_15_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%buf_V_15_load = load i5 %buf_V_15_addr"   --->   Operation 62 'load' 'buf_V_15_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_15_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 63 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf_V_16_addr = getelementptr i3 %buf_V_16, i64 0, i64 %outpix_cast"   --->   Operation 64 'getelementptr' 'buf_V_16_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%buf_V_16_load = load i5 %buf_V_16_addr"   --->   Operation 65 'load' 'buf_V_16_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_16_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 66 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buf_V_17_addr = getelementptr i3 %buf_V_17, i64 0, i64 %outpix_cast"   --->   Operation 67 'getelementptr' 'buf_V_17_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%buf_V_17_load = load i5 %buf_V_17_addr"   --->   Operation 68 'load' 'buf_V_17_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_17_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 69 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buf_V_18_addr = getelementptr i3 %buf_V_18, i64 0, i64 %outpix_cast"   --->   Operation 70 'getelementptr' 'buf_V_18_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%buf_V_18_load = load i5 %buf_V_18_addr"   --->   Operation 71 'load' 'buf_V_18_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_18_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 72 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buf_V_19_addr = getelementptr i3 %buf_V_19, i64 0, i64 %outpix_cast"   --->   Operation 73 'getelementptr' 'buf_V_19_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%buf_V_19_load = load i5 %buf_V_19_addr"   --->   Operation 74 'load' 'buf_V_19_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_19_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 75 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buf_V_20_addr = getelementptr i3 %buf_V_20, i64 0, i64 %outpix_cast"   --->   Operation 76 'getelementptr' 'buf_V_20_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%buf_V_20_load = load i5 %buf_V_20_addr"   --->   Operation 77 'load' 'buf_V_20_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 78 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_20_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 78 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buf_V_21_addr = getelementptr i3 %buf_V_21, i64 0, i64 %outpix_cast"   --->   Operation 79 'getelementptr' 'buf_V_21_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%buf_V_21_load = load i5 %buf_V_21_addr"   --->   Operation 80 'load' 'buf_V_21_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_21_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 81 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buf_V_22_addr = getelementptr i3 %buf_V_22, i64 0, i64 %outpix_cast"   --->   Operation 82 'getelementptr' 'buf_V_22_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%buf_V_22_load = load i5 %buf_V_22_addr"   --->   Operation 83 'load' 'buf_V_22_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_22_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 84 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buf_V_23_addr = getelementptr i3 %buf_V_23, i64 0, i64 %outpix_cast"   --->   Operation 85 'getelementptr' 'buf_V_23_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%buf_V_23_load = load i5 %buf_V_23_addr"   --->   Operation 86 'load' 'buf_V_23_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_23_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 87 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buf_V_24_addr = getelementptr i3 %buf_V_24, i64 0, i64 %outpix_cast"   --->   Operation 88 'getelementptr' 'buf_V_24_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%buf_V_24_load = load i5 %buf_V_24_addr"   --->   Operation 89 'load' 'buf_V_24_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_24_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 90 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buf_V_25_addr = getelementptr i3 %buf_V_25, i64 0, i64 %outpix_cast"   --->   Operation 91 'getelementptr' 'buf_V_25_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%buf_V_25_load = load i5 %buf_V_25_addr"   --->   Operation 92 'load' 'buf_V_25_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_25_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 93 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buf_V_26_addr = getelementptr i3 %buf_V_26, i64 0, i64 %outpix_cast"   --->   Operation 94 'getelementptr' 'buf_V_26_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (2.32ns)   --->   "%buf_V_26_load = load i5 %buf_V_26_addr"   --->   Operation 95 'load' 'buf_V_26_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_26_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 96 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buf_V_27_addr = getelementptr i3 %buf_V_27, i64 0, i64 %outpix_cast"   --->   Operation 97 'getelementptr' 'buf_V_27_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (2.32ns)   --->   "%buf_V_27_load = load i5 %buf_V_27_addr"   --->   Operation 98 'load' 'buf_V_27_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_27_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 99 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buf_V_28_addr = getelementptr i3 %buf_V_28, i64 0, i64 %outpix_cast"   --->   Operation 100 'getelementptr' 'buf_V_28_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%buf_V_28_load = load i5 %buf_V_28_addr"   --->   Operation 101 'load' 'buf_V_28_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_28_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 102 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buf_V_29_addr = getelementptr i3 %buf_V_29, i64 0, i64 %outpix_cast"   --->   Operation 103 'getelementptr' 'buf_V_29_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%buf_V_29_load = load i5 %buf_V_29_addr"   --->   Operation 104 'load' 'buf_V_29_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_29_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 105 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buf_V_30_addr = getelementptr i3 %buf_V_30, i64 0, i64 %outpix_cast"   --->   Operation 106 'getelementptr' 'buf_V_30_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (2.32ns)   --->   "%buf_V_30_load = load i5 %buf_V_30_addr"   --->   Operation 107 'load' 'buf_V_30_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_30_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 108 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buf_V_31_addr = getelementptr i3 %buf_V_31, i64 0, i64 %outpix_cast"   --->   Operation 109 'getelementptr' 'buf_V_31_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (2.32ns)   --->   "%buf_V_31_load = load i5 %buf_V_31_addr"   --->   Operation 110 'load' 'buf_V_31_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_31_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 111 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln174 = store i5 %add_ln174, i5 %outpix" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 112 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 113 'specloopname' 'specloopname_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 114 [1/2] (2.32ns)   --->   "%buf_V_load = load i5 %buf_V_addr"   --->   Operation 114 'load' 'buf_V_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%buf_V_1_load = load i5 %buf_V_1_addr"   --->   Operation 115 'load' 'buf_V_1_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%buf_V_2_load = load i5 %buf_V_2_addr"   --->   Operation 116 'load' 'buf_V_2_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 117 [1/2] (2.32ns)   --->   "%buf_V_3_load = load i5 %buf_V_3_addr"   --->   Operation 117 'load' 'buf_V_3_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 118 [1/2] (2.32ns)   --->   "%buf_V_4_load = load i5 %buf_V_4_addr"   --->   Operation 118 'load' 'buf_V_4_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 119 [1/2] (2.32ns)   --->   "%buf_V_5_load = load i5 %buf_V_5_addr"   --->   Operation 119 'load' 'buf_V_5_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 120 [1/2] (2.32ns)   --->   "%buf_V_6_load = load i5 %buf_V_6_addr"   --->   Operation 120 'load' 'buf_V_6_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%buf_V_7_load = load i5 %buf_V_7_addr"   --->   Operation 121 'load' 'buf_V_7_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%buf_V_8_load = load i5 %buf_V_8_addr"   --->   Operation 122 'load' 'buf_V_8_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 123 [1/2] (2.32ns)   --->   "%buf_V_9_load = load i5 %buf_V_9_addr"   --->   Operation 123 'load' 'buf_V_9_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 124 [1/2] (2.32ns)   --->   "%buf_V_10_load = load i5 %buf_V_10_addr"   --->   Operation 124 'load' 'buf_V_10_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 125 [1/2] (2.32ns)   --->   "%buf_V_11_load = load i5 %buf_V_11_addr"   --->   Operation 125 'load' 'buf_V_11_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 126 [1/2] (2.32ns)   --->   "%buf_V_12_load = load i5 %buf_V_12_addr"   --->   Operation 126 'load' 'buf_V_12_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%buf_V_13_load = load i5 %buf_V_13_addr"   --->   Operation 127 'load' 'buf_V_13_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 128 [1/2] (2.32ns)   --->   "%buf_V_14_load = load i5 %buf_V_14_addr"   --->   Operation 128 'load' 'buf_V_14_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%buf_V_15_load = load i5 %buf_V_15_addr"   --->   Operation 129 'load' 'buf_V_15_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 130 [1/2] (2.32ns)   --->   "%buf_V_16_load = load i5 %buf_V_16_addr"   --->   Operation 130 'load' 'buf_V_16_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 131 [1/2] (2.32ns)   --->   "%buf_V_17_load = load i5 %buf_V_17_addr"   --->   Operation 131 'load' 'buf_V_17_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 132 [1/2] (2.32ns)   --->   "%buf_V_18_load = load i5 %buf_V_18_addr"   --->   Operation 132 'load' 'buf_V_18_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 133 [1/2] (2.32ns)   --->   "%buf_V_19_load = load i5 %buf_V_19_addr"   --->   Operation 133 'load' 'buf_V_19_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 134 [1/2] (2.32ns)   --->   "%buf_V_20_load = load i5 %buf_V_20_addr"   --->   Operation 134 'load' 'buf_V_20_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 135 [1/2] (2.32ns)   --->   "%buf_V_21_load = load i5 %buf_V_21_addr"   --->   Operation 135 'load' 'buf_V_21_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 136 [1/2] (2.32ns)   --->   "%buf_V_22_load = load i5 %buf_V_22_addr"   --->   Operation 136 'load' 'buf_V_22_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 137 [1/2] (2.32ns)   --->   "%buf_V_23_load = load i5 %buf_V_23_addr"   --->   Operation 137 'load' 'buf_V_23_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 138 [1/2] (2.32ns)   --->   "%buf_V_24_load = load i5 %buf_V_24_addr"   --->   Operation 138 'load' 'buf_V_24_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 139 [1/2] (2.32ns)   --->   "%buf_V_25_load = load i5 %buf_V_25_addr"   --->   Operation 139 'load' 'buf_V_25_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 140 [1/2] (2.32ns)   --->   "%buf_V_26_load = load i5 %buf_V_26_addr"   --->   Operation 140 'load' 'buf_V_26_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 141 [1/2] (2.32ns)   --->   "%buf_V_27_load = load i5 %buf_V_27_addr"   --->   Operation 141 'load' 'buf_V_27_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 142 [1/2] (2.32ns)   --->   "%buf_V_28_load = load i5 %buf_V_28_addr"   --->   Operation 142 'load' 'buf_V_28_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 143 [1/2] (2.32ns)   --->   "%buf_V_29_load = load i5 %buf_V_29_addr"   --->   Operation 143 'load' 'buf_V_29_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 144 [1/2] (2.32ns)   --->   "%buf_V_30_load = load i5 %buf_V_30_addr"   --->   Operation 144 'load' 'buf_V_30_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 145 [1/2] (2.32ns)   --->   "%buf_V_31_load = load i5 %buf_V_31_addr"   --->   Operation 145 'load' 'buf_V_31_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3, i3 %buf_V_31_load, i3 %buf_V_30_load, i3 %buf_V_29_load, i3 %buf_V_28_load, i3 %buf_V_27_load, i3 %buf_V_26_load, i3 %buf_V_25_load, i3 %buf_V_24_load, i3 %buf_V_23_load, i3 %buf_V_22_load, i3 %buf_V_21_load, i3 %buf_V_20_load, i3 %buf_V_19_load, i3 %buf_V_18_load, i3 %buf_V_17_load, i3 %buf_V_16_load, i3 %buf_V_15_load, i3 %buf_V_14_load, i3 %buf_V_13_load, i3 %buf_V_12_load, i3 %buf_V_11_load, i3 %buf_V_10_load, i3 %buf_V_9_load, i3 %buf_V_8_load, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load"   --->   Operation 146 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %out_V, i96 %p_Result_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:183]   --->   Operation 147 'write' 'write_ln183' <Predicate = (!icmp_ln174)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc87" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 148 'br' 'br_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.69ns
The critical path consists of the following:
	'alloca' operation ('outpix') [34]  (0 ns)
	'load' operation ('outpix', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174) on local variable 'outpix' [39]  (0 ns)
	'add' operation ('add_ln174', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174) [43]  (1.78 ns)
	'store' operation ('store_ln174', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174) of variable 'add_ln174', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174 on local variable 'outpix' [146]  (1.59 ns)
	blocking operation 0.318 ns on control path)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('buf_V_load') on array 'buf_V' [49]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
