<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='456' type='void llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::SGPRSpillVGPRCSR(llvm::Register V, Optional&lt;int&gt; F)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='321' u='c' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='347' u='c' c='_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE'/>
