--
--	Conversion of Cell Board.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Feb 09 16:32:06 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__Telit_PWR_net_0 : bit;
SIGNAL tmpFB_0__Telit_PWR_net_0 : bit;
SIGNAL tmpIO_0__Telit_PWR_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_PWR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_PWR_net_0 : bit;
SIGNAL tmpOE__Pin1_net_0 : bit;
SIGNAL tmpFB_0__Pin1_net_0 : bit;
SIGNAL tmpIO_0__Pin1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin1_net_0 : bit;
SIGNAL tmpOE__Pin2_net_0 : bit;
SIGNAL tmpFB_0__Pin2_net_0 : bit;
SIGNAL tmpIO_0__Pin2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin2_net_0 : bit;
SIGNAL tmpOE__Pin4_net_0 : bit;
SIGNAL tmpFB_0__Pin4_net_0 : bit;
SIGNAL tmpIO_0__Pin4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin4_net_0 : bit;
SIGNAL tmpOE__Pin5_net_0 : bit;
SIGNAL tmpFB_0__Pin5_net_0 : bit;
SIGNAL tmpIO_0__Pin5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin5_net_0 : bit;
SIGNAL tmpOE__Ultrasonic_ON_net_0 : bit;
SIGNAL tmpFB_0__Ultrasonic_ON_net_0 : bit;
SIGNAL tmpIO_0__Ultrasonic_ON_net_0 : bit;
TERMINAL tmpSIOVREF__Ultrasonic_ON_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ultrasonic_ON_net_0 : bit;
SIGNAL tmpOE__Pin9_net_0 : bit;
SIGNAL tmpFB_0__Pin9_net_0 : bit;
SIGNAL tmpIO_0__Pin9_net_0 : bit;
TERMINAL tmpSIOVREF__Pin9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin9_net_0 : bit;
SIGNAL tmpOE__Pin10_net_0 : bit;
SIGNAL tmpFB_0__Pin10_net_0 : bit;
SIGNAL tmpIO_0__Pin10_net_0 : bit;
TERMINAL tmpSIOVREF__Pin10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin10_net_0 : bit;
SIGNAL tmpOE__Pin11_net_0 : bit;
SIGNAL tmpFB_0__Pin11_net_0 : bit;
SIGNAL tmpIO_0__Pin11_net_0 : bit;
TERMINAL tmpSIOVREF__Pin11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin11_net_0 : bit;
SIGNAL tmpOE__Pin12_net_0 : bit;
SIGNAL tmpFB_0__Pin12_net_0 : bit;
SIGNAL tmpIO_0__Pin12_net_0 : bit;
TERMINAL tmpSIOVREF__Pin12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin12_net_0 : bit;
SIGNAL tmpOE__Pin14_net_0 : bit;
SIGNAL tmpFB_0__Pin14_net_0 : bit;
SIGNAL tmpIO_0__Pin14_net_0 : bit;
TERMINAL tmpSIOVREF__Pin14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin14_net_0 : bit;
SIGNAL tmpOE__Pin15_net_0 : bit;
SIGNAL tmpFB_0__Pin15_net_0 : bit;
SIGNAL tmpIO_0__Pin15_net_0 : bit;
TERMINAL tmpSIOVREF__Pin15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin15_net_0 : bit;
SIGNAL tmpOE__Pin17_net_0 : bit;
SIGNAL tmpFB_0__Pin17_net_0 : bit;
SIGNAL tmpIO_0__Pin17_net_0 : bit;
TERMINAL tmpSIOVREF__Pin17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin17_net_0 : bit;
SIGNAL tmpOE__Pin18_net_0 : bit;
SIGNAL tmpFB_0__Pin18_net_0 : bit;
SIGNAL tmpIO_0__Pin18_net_0 : bit;
TERMINAL tmpSIOVREF__Pin18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin18_net_0 : bit;
SIGNAL tmpOE__Pin19_net_0 : bit;
SIGNAL tmpFB_0__Pin19_net_0 : bit;
SIGNAL tmpIO_0__Pin19_net_0 : bit;
TERMINAL tmpSIOVREF__Pin19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin19_net_0 : bit;
SIGNAL tmpOE__Pin20_net_0 : bit;
SIGNAL tmpFB_0__Pin20_net_0 : bit;
SIGNAL tmpIO_0__Pin20_net_0 : bit;
TERMINAL tmpSIOVREF__Pin20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin20_net_0 : bit;
SIGNAL tmpOE__Telit_RST_net_0 : bit;
SIGNAL tmpFB_0__Telit_RST_net_0 : bit;
SIGNAL tmpIO_0__Telit_RST_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_RST_net_0 : bit;
SIGNAL tmpOE__Telit_ON_net_0 : bit;
SIGNAL tmpFB_0__Telit_ON_net_0 : bit;
SIGNAL tmpIO_0__Telit_ON_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_ON_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_ON_net_0 : bit;
SIGNAL tmpOE__Pin24_net_0 : bit;
SIGNAL tmpFB_0__Pin24_net_0 : bit;
SIGNAL tmpIO_0__Pin24_net_0 : bit;
TERMINAL tmpSIOVREF__Pin24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin24_net_0 : bit;
SIGNAL tmpOE__Pin25_net_0 : bit;
SIGNAL tmpFB_0__Pin25_net_0 : bit;
SIGNAL tmpIO_0__Pin25_net_0 : bit;
TERMINAL tmpSIOVREF__Pin25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin25_net_0 : bit;
SIGNAL tmpOE__Pin26_net_0 : bit;
SIGNAL tmpFB_0__Pin26_net_0 : bit;
SIGNAL tmpIO_0__Pin26_net_0 : bit;
TERMINAL tmpSIOVREF__Pin26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin26_net_0 : bit;
SIGNAL tmpOE__Pin27_net_0 : bit;
SIGNAL tmpFB_0__Pin27_net_0 : bit;
SIGNAL tmpIO_0__Pin27_net_0 : bit;
TERMINAL tmpSIOVREF__Pin27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin27_net_0 : bit;
SIGNAL tmpOE__Pin29_net_0 : bit;
SIGNAL tmpFB_0__Pin29_net_0 : bit;
SIGNAL tmpIO_0__Pin29_net_0 : bit;
TERMINAL tmpSIOVREF__Pin29_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin29_net_0 : bit;
SIGNAL tmpOE__Pin30_net_0 : bit;
SIGNAL tmpFB_0__Pin30_net_0 : bit;
SIGNAL tmpIO_0__Pin30_net_0 : bit;
TERMINAL tmpSIOVREF__Pin30_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin30_net_0 : bit;
SIGNAL tmpOE__Pin31_net_0 : bit;
SIGNAL tmpFB_0__Pin31_net_0 : bit;
SIGNAL tmpIO_0__Pin31_net_0 : bit;
TERMINAL tmpSIOVREF__Pin31_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin31_net_0 : bit;
SIGNAL tmpOE__Pin33_net_0 : bit;
SIGNAL tmpFB_0__Pin33_net_0 : bit;
SIGNAL tmpIO_0__Pin33_net_0 : bit;
TERMINAL tmpSIOVREF__Pin33_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin33_net_0 : bit;
SIGNAL tmpOE__Pin34_net_0 : bit;
SIGNAL tmpFB_0__Pin34_net_0 : bit;
SIGNAL tmpIO_0__Pin34_net_0 : bit;
TERMINAL tmpSIOVREF__Pin34_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin34_net_0 : bit;
SIGNAL tmpOE__Pin35_net_0 : bit;
SIGNAL tmpFB_0__Pin35_net_0 : bit;
SIGNAL tmpIO_0__Pin35_net_0 : bit;
TERMINAL tmpSIOVREF__Pin35_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin35_net_0 : bit;
SIGNAL tmpOE__Pin37_net_0 : bit;
SIGNAL tmpFB_0__Pin37_net_0 : bit;
SIGNAL tmpIO_0__Pin37_net_0 : bit;
TERMINAL tmpSIOVREF__Pin37_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin37_net_0 : bit;
SIGNAL tmpOE__Pin38_net_0 : bit;
SIGNAL tmpFB_0__Pin38_net_0 : bit;
SIGNAL tmpIO_0__Pin38_net_0 : bit;
TERMINAL tmpSIOVREF__Pin38_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin38_net_0 : bit;
SIGNAL tmpOE__Pin39_net_0 : bit;
SIGNAL tmpFB_0__Pin39_net_0 : bit;
SIGNAL tmpIO_0__Pin39_net_0 : bit;
TERMINAL tmpSIOVREF__Pin39_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin39_net_0 : bit;
SIGNAL tmpOE__VBAT_READ_EN_net_0 : bit;
SIGNAL tmpFB_0__VBAT_READ_EN_net_0 : bit;
SIGNAL tmpIO_0__VBAT_READ_EN_net_0 : bit;
TERMINAL tmpSIOVREF__VBAT_READ_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VBAT_READ_EN_net_0 : bit;
SIGNAL \Telit_ControlReg:clk\ : bit;
SIGNAL \Telit_ControlReg:rst\ : bit;
SIGNAL Net_752 : bit;
SIGNAL \Telit_ControlReg:control_out_0\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \Telit_ControlReg:control_out_1\ : bit;
SIGNAL Net_48 : bit;
SIGNAL \Telit_ControlReg:control_out_2\ : bit;
SIGNAL Net_49 : bit;
SIGNAL \Telit_ControlReg:control_out_3\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \Telit_ControlReg:control_out_4\ : bit;
SIGNAL Net_51 : bit;
SIGNAL \Telit_ControlReg:control_out_5\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \Telit_ControlReg:control_out_6\ : bit;
SIGNAL Net_53 : bit;
SIGNAL \Telit_ControlReg:control_out_7\ : bit;
SIGNAL \Telit_ControlReg:control_7\ : bit;
SIGNAL \Telit_ControlReg:control_6\ : bit;
SIGNAL \Telit_ControlReg:control_5\ : bit;
SIGNAL \Telit_ControlReg:control_4\ : bit;
SIGNAL \Telit_ControlReg:control_3\ : bit;
SIGNAL \Telit_ControlReg:control_2\ : bit;
SIGNAL \Telit_ControlReg:control_1\ : bit;
SIGNAL \Telit_ControlReg:control_0\ : bit;
SIGNAL tmpOE__Telit_tx_net_0 : bit;
SIGNAL Net_403 : bit;
SIGNAL tmpFB_0__Telit_tx_net_0 : bit;
SIGNAL tmpIO_0__Telit_tx_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_tx_net_0 : bit;
SIGNAL Net_15 : bit;
SIGNAL Net_12 : bit;
SIGNAL tmpOE__Telit_rx_net_0 : bit;
SIGNAL Net_13 : bit;
SIGNAL tmpIO_0__Telit_rx_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_rx_net_0 : bit;
SIGNAL \Telit_UART:Net_9\ : bit;
SIGNAL \Telit_UART:Net_61\ : bit;
SIGNAL \Telit_UART:BUART:clock_op\ : bit;
SIGNAL \Telit_UART:BUART:reset_reg\ : bit;
SIGNAL \Telit_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \Telit_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \Telit_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \Telit_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \Telit_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Telit_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Telit_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Telit_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Telit_UART:BUART:reset_reg_dp\ : bit;
SIGNAL \Telit_UART:BUART:reset_sr\ : bit;
SIGNAL \Telit_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \Telit_UART:BUART:txn\ : bit;
SIGNAL Net_42 : bit;
SIGNAL \Telit_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \Telit_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \Telit_UART:BUART:tx_state_1\ : bit;
SIGNAL \Telit_UART:BUART:tx_state_0\ : bit;
SIGNAL \Telit_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:tx_shift_out\ : bit;
SIGNAL \Telit_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Telit_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:counter_load\ : bit;
SIGNAL \Telit_UART:BUART:tx_state_2\ : bit;
SIGNAL \Telit_UART:BUART:tx_bitclk\ : bit;
SIGNAL \Telit_UART:BUART:counter_load_not\ : bit;
SIGNAL \Telit_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Telit_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_7\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_6\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_5\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_4\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_3\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_2\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_1\ : bit;
SIGNAL \Telit_UART:BUART:sc_out_0\ : bit;
SIGNAL \Telit_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \Telit_UART:BUART:tx_status_6\ : bit;
SIGNAL \Telit_UART:BUART:tx_status_5\ : bit;
SIGNAL \Telit_UART:BUART:tx_status_4\ : bit;
SIGNAL \Telit_UART:BUART:tx_status_0\ : bit;
SIGNAL \Telit_UART:BUART:tx_status_1\ : bit;
SIGNAL \Telit_UART:BUART:tx_status_2\ : bit;
SIGNAL \Telit_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \Telit_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Telit_UART:BUART:tx_mark\ : bit;
SIGNAL \Telit_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \Telit_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \Telit_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \Telit_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_1\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_0\ : bit;
SIGNAL \Telit_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Telit_UART:BUART:rx_postpoll\ : bit;
SIGNAL \Telit_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:hd_shift_out\ : bit;
SIGNAL \Telit_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \Telit_UART:BUART:rx_fifofull\ : bit;
SIGNAL \Telit_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Telit_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:rx_counter_load\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_3\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_2\ : bit;
SIGNAL \Telit_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Telit_UART:BUART:rx_count_2\ : bit;
SIGNAL \Telit_UART:BUART:rx_count_1\ : bit;
SIGNAL \Telit_UART:BUART:rx_count_0\ : bit;
SIGNAL \Telit_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Telit_UART:BUART:rx_count_6\ : bit;
SIGNAL \Telit_UART:BUART:rx_count_5\ : bit;
SIGNAL \Telit_UART:BUART:rx_count_4\ : bit;
SIGNAL \Telit_UART:BUART:rx_count_3\ : bit;
SIGNAL \Telit_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \Telit_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Telit_UART:BUART:rx_bitclk\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Telit_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \Telit_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \Telit_UART:BUART:pollingrange\ : bit;
SIGNAL \Telit_UART:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \Telit_UART:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \Telit_UART:BUART:rx_status_0\ : bit;
SIGNAL \Telit_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \Telit_UART:BUART:rx_status_1\ : bit;
SIGNAL \Telit_UART:BUART:rx_status_2\ : bit;
SIGNAL \Telit_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \Telit_UART:BUART:rx_status_3\ : bit;
SIGNAL \Telit_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Telit_UART:BUART:rx_status_4\ : bit;
SIGNAL \Telit_UART:BUART:rx_status_5\ : bit;
SIGNAL \Telit_UART:BUART:rx_status_6\ : bit;
SIGNAL \Telit_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \Telit_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \Telit_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Telit_UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \Telit_UART:BUART:rx_address_detected\ : bit;
SIGNAL \Telit_UART:BUART:rx_last\ : bit;
SIGNAL \Telit_UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \Telit_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL Net_2 : bit;
SIGNAL tmpOE__ultrasonic_uart_rx_net_0 : bit;
SIGNAL Net_444 : bit;
SIGNAL tmpIO_0__ultrasonic_uart_rx_net_0 : bit;
TERMINAL tmpSIOVREF__ultrasonic_uart_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ultrasonic_uart_rx_net_0 : bit;
SIGNAL \uart_ultrasonic:Net_9\ : bit;
SIGNAL \uart_ultrasonic:Net_61\ : bit;
SIGNAL \uart_ultrasonic:BUART:clock_op\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg\ : bit;
SIGNAL Net_450 : bit;
SIGNAL \uart_ultrasonic:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart_ultrasonic:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalParityType_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalParityType_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg_dp\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_sr\ : bit;
SIGNAL \uart_ultrasonic:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_446 : bit;
SIGNAL \uart_ultrasonic:BUART:txn\ : bit;
SIGNAL Net_451 : bit;
SIGNAL Net_452 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_postpoll\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_load_fifo\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:hd_shift_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_fifofull\ : bit;
SIGNAL \uart_ultrasonic:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart_ultrasonic:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:rx_counter_load\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count7_tc\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollingrange\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_status\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_447 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_break_status\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_address_detected\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_last\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_bit\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \Telit_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \Telit_UART:BUART:txn\\D\ : bit;
SIGNAL \Telit_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \Telit_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \Telit_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL \Telit_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_40D : bit;
SIGNAL \Telit_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Telit_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \Telit_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Telit_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \Telit_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_last\\D\ : bit;
SIGNAL \Telit_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_last\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LED_net_0 <=  ('1') ;

Net_403 <= (not \Telit_UART:BUART:txn\);

\Telit_UART:BUART:counter_load_not\ <= ((not \Telit_UART:BUART:tx_bitclk\ and \Telit_UART:BUART:tx_state_2\)
	OR \Telit_UART:BUART:tx_state_0\
	OR \Telit_UART:BUART:tx_state_1\);

\Telit_UART:BUART:tx_bitclk_enable_pre\ <= (not \Telit_UART:BUART:tx_bitclk_dp\);

\Telit_UART:BUART:tx_status_0\ <= ((not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_fifo_empty\ and \Telit_UART:BUART:tx_state_2\ and \Telit_UART:BUART:tx_bitclk\));

\Telit_UART:BUART:tx_status_2\ <= (not \Telit_UART:BUART:tx_fifo_notfull\);

Net_40D <= ((not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:tx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:tx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:tx_state_1\));

\Telit_UART:BUART:tx_mark\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:tx_mark\));

\Telit_UART:BUART:tx_state_2\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_2\ and not \Telit_UART:BUART:tx_counter_dp\ and \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_bitclk\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_2\ and \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_bitclk\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_bitclk\ and \Telit_UART:BUART:tx_state_2\));

\Telit_UART:BUART:tx_state_1\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_2\ and \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_bitclk\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_counter_dp\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_bitclk\ and \Telit_UART:BUART:tx_state_1\));

\Telit_UART:BUART:tx_state_0\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_fifo_empty\ and not \Telit_UART:BUART:tx_state_2\ and not \Telit_UART:BUART:tx_bitclk\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_0\ and not \Telit_UART:BUART:tx_fifo_empty\ and \Telit_UART:BUART:tx_bitclk\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_fifo_empty\ and \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_bitclk\ and \Telit_UART:BUART:tx_state_0\));

\Telit_UART:BUART:txn\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_0\ and not \Telit_UART:BUART:tx_shift_out\ and not \Telit_UART:BUART:tx_state_2\ and \Telit_UART:BUART:tx_state_1\ and \Telit_UART:BUART:tx_bitclk\ and \Telit_UART:BUART:tx_counter_dp\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_2\ and not \Telit_UART:BUART:tx_bitclk\ and \Telit_UART:BUART:tx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_shift_out\ and not \Telit_UART:BUART:tx_state_2\ and \Telit_UART:BUART:tx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:tx_bitclk\ and \Telit_UART:BUART:txn\ and \Telit_UART:BUART:tx_state_1\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:txn\ and \Telit_UART:BUART:tx_state_2\));

\Telit_UART:BUART:tx_parity_bit\\D\ <= ((not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:txn\ and \Telit_UART:BUART:tx_parity_bit\)
	OR (not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_parity_bit\)
	OR \Telit_UART:BUART:tx_parity_bit\);

\Telit_UART:BUART:rx_counter_load\ <= ((not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_0\ and not \Telit_UART:BUART:rx_state_3\ and not \Telit_UART:BUART:rx_state_2\));

\Telit_UART:BUART:rx_bitclk_pre\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not \Telit_UART:BUART:rx_count_0\));

\Telit_UART:BUART:rx_state_stop1_reg\\D\ <= (not \Telit_UART:BUART:rx_state_2\
	OR not \Telit_UART:BUART:rx_state_3\
	OR \Telit_UART:BUART:rx_state_0\
	OR \Telit_UART:BUART:rx_state_1\);

\Telit_UART:BUART:pollcount_1\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not MODIN1_1 and Net_13 and MODIN1_0)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not Net_13 and not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and MODIN1_1));

\Telit_UART:BUART:pollcount_0\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not MODIN1_0 and Net_13)
	OR (not Net_13 and not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and MODIN1_0));

\Telit_UART:BUART:rx_postpoll\ <= ((Net_13 and MODIN1_0)
	OR MODIN1_1);

\Telit_UART:BUART:rx_status_4\ <= ((\Telit_UART:BUART:rx_load_fifo\ and \Telit_UART:BUART:rx_fifofull\));

\Telit_UART:BUART:rx_status_5\ <= ((\Telit_UART:BUART:rx_fifonotempty\ and \Telit_UART:BUART:rx_state_stop1_reg\));

\Telit_UART:BUART:rx_stop_bit_error\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_3\ and \Telit_UART:BUART:rx_state_2\)
	OR (not Net_13 and not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_0\ and not MODIN1_1 and \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_3\ and \Telit_UART:BUART:rx_state_2\));

\Telit_UART:BUART:rx_load_fifo\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_0\ and not \Telit_UART:BUART:rx_state_2\ and \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_3\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_3\ and not \Telit_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Telit_UART:BUART:rx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_3\ and not \Telit_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Telit_UART:BUART:rx_state_0\));

\Telit_UART:BUART:rx_state_3\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Telit_UART:BUART:rx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Telit_UART:BUART:rx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_3\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_1\ and \Telit_UART:BUART:rx_state_3\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_2\ and \Telit_UART:BUART:rx_state_3\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_0\ and \Telit_UART:BUART:rx_state_3\));

\Telit_UART:BUART:rx_state_2\\D\ <= ((not Net_13 and not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_0\ and not \Telit_UART:BUART:rx_state_3\ and not \Telit_UART:BUART:rx_state_2\ and \Telit_UART:BUART:rx_last\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_0\ and not \Telit_UART:BUART:rx_state_2\ and \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_3\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \Telit_UART:BUART:rx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \Telit_UART:BUART:rx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_1\ and \Telit_UART:BUART:rx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_0\ and \Telit_UART:BUART:rx_state_2\));

\Telit_UART:BUART:rx_state_1\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_1\));

\Telit_UART:BUART:rx_state_0\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_2\)
	OR (not Net_13 and not \Telit_UART:BUART:reset_reg\ and not \Telit_UART:BUART:rx_state_1\ and not \Telit_UART:BUART:rx_state_3\ and not MODIN1_1 and \Telit_UART:BUART:rx_bitclk_enable\ and \Telit_UART:BUART:rx_state_2\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_0\ and MODIN4_6)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_0\ and \Telit_UART:BUART:rx_state_3\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_1\ and \Telit_UART:BUART:rx_state_0\)
	OR (not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_state_0\ and \Telit_UART:BUART:rx_state_2\));

\Telit_UART:BUART:rx_last\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and Net_13));

\Telit_UART:BUART:rx_address_detected\\D\ <= ((not \Telit_UART:BUART:reset_reg\ and \Telit_UART:BUART:rx_address_detected\));

\uart_ultrasonic:BUART:rx_counter_load\ <= ((not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_bitclk_pre\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:rx_count_0\));

\uart_ultrasonic:BUART:rx_state_stop1_reg\\D\ <= (not \uart_ultrasonic:BUART:rx_state_2\
	OR not \uart_ultrasonic:BUART:rx_state_3\
	OR \uart_ultrasonic:BUART:rx_state_0\
	OR \uart_ultrasonic:BUART:rx_state_1\);

\uart_ultrasonic:BUART:pollcount_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:pollcount_1\ and Net_444 and \uart_ultrasonic:BUART:pollcount_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:pollcount_0\ and \uart_ultrasonic:BUART:pollcount_1\)
	OR (not Net_444 and not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and \uart_ultrasonic:BUART:pollcount_1\));

\uart_ultrasonic:BUART:pollcount_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:pollcount_0\ and Net_444)
	OR (not Net_444 and not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and \uart_ultrasonic:BUART:pollcount_0\));

\uart_ultrasonic:BUART:rx_postpoll\ <= ((Net_444 and \uart_ultrasonic:BUART:pollcount_0\)
	OR \uart_ultrasonic:BUART:pollcount_1\);

\uart_ultrasonic:BUART:rx_status_4\ <= ((\uart_ultrasonic:BUART:rx_load_fifo\ and \uart_ultrasonic:BUART:rx_fifofull\));

\uart_ultrasonic:BUART:rx_status_5\ <= ((\uart_ultrasonic:BUART:rx_fifonotempty\ and \uart_ultrasonic:BUART:rx_state_stop1_reg\));

\uart_ultrasonic:BUART:rx_stop_bit_error\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:pollcount_0\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not Net_444 and not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:pollcount_1\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_load_fifo\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_4\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_5\ and \uart_ultrasonic:BUART:rx_state_0\));

\uart_ultrasonic:BUART:rx_state_3\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_2\ and not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_4\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_2\ and not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_5\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_3\));

\uart_ultrasonic:BUART:rx_state_2\\D\ <= ((not Net_444 and not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_last\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_4\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_5\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_state_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\));

\uart_ultrasonic:BUART:rx_state_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:pollcount_0\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not Net_444 and not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:pollcount_1\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_count_5\ and \uart_ultrasonic:BUART:rx_count_4\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_count_6\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_last\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and Net_444));

\uart_ultrasonic:BUART:rx_address_detected\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_address_detected\));

LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
Telit_PWR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f327fed-75a1-4316-8403-d71df626d1f2",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Telit_PWR_net_0),
		analog=>(open),
		io=>(tmpIO_0__Telit_PWR_net_0),
		siovref=>(tmpSIOVREF__Telit_PWR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_PWR_net_0);
Pin1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f543ec28-b78a-49af-affe-8a22e17ba4af",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin1_net_0),
		siovref=>(tmpSIOVREF__Pin1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin1_net_0);
Pin2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e8cd5de9-d956-45da-95e2-5ca1bed1e2bd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin2_net_0),
		siovref=>(tmpSIOVREF__Pin2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin2_net_0);
Pin4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b20ee622-3295-4bb0-94a9-7d964e7fad22",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin4_net_0),
		siovref=>(tmpSIOVREF__Pin4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin4_net_0);
Pin5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"10feecd3-ed47-4ac5-8d39-029b903bc7f3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin5_net_0),
		siovref=>(tmpSIOVREF__Pin5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin5_net_0);
Ultrasonic_ON:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b472bff4-bd9c-470e-af29-40c2edc591db",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Ultrasonic_ON_net_0),
		analog=>(open),
		io=>(tmpIO_0__Ultrasonic_ON_net_0),
		siovref=>(tmpSIOVREF__Ultrasonic_ON_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ultrasonic_ON_net_0);
Pin9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d47b6e8-182d-4bb2-95c0-5d903820ee01",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin9_net_0),
		siovref=>(tmpSIOVREF__Pin9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin9_net_0);
Pin10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ba34e2d-80bd-4e11-9c39-d1651e67aa1b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin10_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin10_net_0),
		siovref=>(tmpSIOVREF__Pin10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin10_net_0);
Pin11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"183fa115-4040-42c7-a43d-1b3827ef0197",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin11_net_0),
		siovref=>(tmpSIOVREF__Pin11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin11_net_0);
Pin12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1673ac03-08fa-4326-b45d-f415ac45714d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin12_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin12_net_0),
		siovref=>(tmpSIOVREF__Pin12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin12_net_0);
Pin14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dbb1204b-fe88-4f86-9543-440111d328d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin14_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin14_net_0),
		siovref=>(tmpSIOVREF__Pin14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin14_net_0);
Pin15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c2275df-70e6-4d7d-a652-6ee3ab666d68",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin15_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin15_net_0),
		siovref=>(tmpSIOVREF__Pin15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin15_net_0);
Pin17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07a3a982-785d-4135-b6ea-63f37708e980",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin17_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin17_net_0),
		siovref=>(tmpSIOVREF__Pin17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin17_net_0);
Pin18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04b3ca7f-893b-44c8-918d-51f27e0824b8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin18_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin18_net_0),
		siovref=>(tmpSIOVREF__Pin18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin18_net_0);
Pin19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c48c6d09-0a00-40fd-b5b2-8d803baf45f7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin19_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin19_net_0),
		siovref=>(tmpSIOVREF__Pin19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin19_net_0);
Pin20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d4363a1e-422c-4578-a120-840210e7cb44",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin20_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin20_net_0),
		siovref=>(tmpSIOVREF__Pin20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin20_net_0);
Telit_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f534d43e-a4eb-48dd-9793-d0c8ce20326a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Telit_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__Telit_RST_net_0),
		siovref=>(tmpSIOVREF__Telit_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_RST_net_0);
Telit_ON:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"232f1f8a-9b91-4ce4-bd8a-6419034a1e6e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Telit_ON_net_0),
		analog=>(open),
		io=>(tmpIO_0__Telit_ON_net_0),
		siovref=>(tmpSIOVREF__Telit_ON_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_ON_net_0);
Pin24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d019287e-7644-4e9c-9461-5111216f7d16",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin24_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin24_net_0),
		siovref=>(tmpSIOVREF__Pin24_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin24_net_0);
Pin25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a356b867-459f-4973-ba00-5ed48a9e6417",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin25_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin25_net_0),
		siovref=>(tmpSIOVREF__Pin25_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin25_net_0);
Pin26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ef07704-7e8f-4d13-8684-ee129221e829",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin26_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin26_net_0),
		siovref=>(tmpSIOVREF__Pin26_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin26_net_0);
Pin27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce3c56ff-8c34-4dd1-b83c-bb6c0b3eb646",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin27_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin27_net_0),
		siovref=>(tmpSIOVREF__Pin27_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin27_net_0);
Pin29:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"032a2528-7530-4412-a611-ad78b8dab923",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin29_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin29_net_0),
		siovref=>(tmpSIOVREF__Pin29_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin29_net_0);
Pin30:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7d9aab8e-9c62-4b52-940a-8a290a6630d8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin30_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin30_net_0),
		siovref=>(tmpSIOVREF__Pin30_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin30_net_0);
Pin31:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32529dad-e9ea-4858-b902-dfcfbe03a8fe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin31_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin31_net_0),
		siovref=>(tmpSIOVREF__Pin31_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin31_net_0);
Pin33:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0df1149-ea32-4718-bce8-1b5fcec39ce2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin33_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin33_net_0),
		siovref=>(tmpSIOVREF__Pin33_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin33_net_0);
Pin34:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7445b48a-b2e0-467b-b3e0-3cf4e1d4fce3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin34_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin34_net_0),
		siovref=>(tmpSIOVREF__Pin34_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin34_net_0);
Pin35:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b405468e-7903-467e-8d85-c86288d3848f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin35_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin35_net_0),
		siovref=>(tmpSIOVREF__Pin35_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin35_net_0);
Pin37:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"600e5e7b-f973-4db3-94bf-8ebaf40edd89",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin37_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin37_net_0),
		siovref=>(tmpSIOVREF__Pin37_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin37_net_0);
Pin38:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8bcff14f-287f-435b-a7ae-7c66a3ac1d10",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin38_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin38_net_0),
		siovref=>(tmpSIOVREF__Pin38_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin38_net_0);
Pin39:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b9f3737-fc95-4a0e-8de4-2cc2cfeefae2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin39_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin39_net_0),
		siovref=>(tmpSIOVREF__Pin39_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin39_net_0);
VBAT_READ_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c419210-f1b9-4d89-9fc7-45a59d4e71ff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VBAT_READ_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__VBAT_READ_EN_net_0),
		siovref=>(tmpSIOVREF__VBAT_READ_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VBAT_READ_EN_net_0);
\Telit_ControlReg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Telit_ControlReg:control_7\, \Telit_ControlReg:control_6\, \Telit_ControlReg:control_5\, \Telit_ControlReg:control_4\,
			\Telit_ControlReg:control_3\, \Telit_ControlReg:control_2\, \Telit_ControlReg:control_1\, Net_752));
Telit_tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63cc61b4-1f44-41ce-b02b-fc30a1a6603b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_752),
		y=>Net_403,
		fb=>(tmpFB_0__Telit_tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Telit_tx_net_0),
		siovref=>(tmpSIOVREF__Telit_tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_tx_net_0);
Telit_isr_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_15);
Telit_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>Net_13,
		analog=>(open),
		io=>(tmpIO_0__Telit_rx_net_0),
		siovref=>(tmpSIOVREF__Telit_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_rx_net_0);
\Telit_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Telit_UART:Net_9\,
		dig_domain_out=>open);
\Telit_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Telit_UART:Net_9\,
		enable=>tmpOE__LED_net_0,
		clock_out=>\Telit_UART:BUART:clock_op\);
\Telit_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Telit_UART:BUART:reset_reg\,
		clk=>\Telit_UART:BUART:clock_op\,
		cs_addr=>(\Telit_UART:BUART:tx_state_1\, \Telit_UART:BUART:tx_state_0\, \Telit_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Telit_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\Telit_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Telit_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Telit_UART:BUART:reset_reg\,
		clk=>\Telit_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \Telit_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Telit_UART:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Telit_UART:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Telit_UART:BUART:sc_out_7\, \Telit_UART:BUART:sc_out_6\, \Telit_UART:BUART:sc_out_5\, \Telit_UART:BUART:sc_out_4\,
			\Telit_UART:BUART:sc_out_3\, \Telit_UART:BUART:sc_out_2\, \Telit_UART:BUART:sc_out_1\, \Telit_UART:BUART:sc_out_0\));
\Telit_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Telit_UART:BUART:reset_reg\,
		clock=>\Telit_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \Telit_UART:BUART:tx_fifo_notfull\,
			\Telit_UART:BUART:tx_status_2\, \Telit_UART:BUART:tx_fifo_empty\, \Telit_UART:BUART:tx_status_0\),
		interrupt=>\Telit_UART:BUART:tx_interrupt_out\);
\Telit_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Telit_UART:BUART:reset_reg\,
		clk=>\Telit_UART:BUART:clock_op\,
		cs_addr=>(\Telit_UART:BUART:rx_state_1\, \Telit_UART:BUART:rx_state_0\, \Telit_UART:BUART:rx_bitclk_enable\),
		route_si=>\Telit_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Telit_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Telit_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Telit_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Telit_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\Telit_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Telit_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\Telit_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Telit_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Telit_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Telit_UART:BUART:clock_op\,
		reset=>\Telit_UART:BUART:reset_reg\,
		load=>\Telit_UART:BUART:rx_counter_load\,
		enable=>tmpOE__LED_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\Telit_UART:BUART:rx_count_2\, \Telit_UART:BUART:rx_count_1\, \Telit_UART:BUART:rx_count_0\),
		tc=>\Telit_UART:BUART:rx_count7_tc\);
\Telit_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Telit_UART:BUART:reset_reg\,
		clock=>\Telit_UART:BUART:clock_op\,
		status=>(zero, \Telit_UART:BUART:rx_status_5\, \Telit_UART:BUART:rx_status_4\, \Telit_UART:BUART:rx_status_3\,
			\Telit_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_15);
sleep_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2);
\SleepTimer:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"0335EFD7-9943-4db5-B556-454A5AD8A118")
	PORT MAP(sig_out=>Net_2);
ultrasonic_uart_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66b27423-8749-45bd-8b67-43430f75b58c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>Net_444,
		analog=>(open),
		io=>(tmpIO_0__ultrasonic_uart_rx_net_0),
		siovref=>(tmpSIOVREF__ultrasonic_uart_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ultrasonic_uart_rx_net_0);
\uart_ultrasonic:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ff1b90b1-f009-4cbc-b7e1-679ddabfec9c/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart_ultrasonic:Net_9\,
		dig_domain_out=>open);
\uart_ultrasonic:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart_ultrasonic:Net_9\,
		enable=>tmpOE__LED_net_0,
		clock_out=>\uart_ultrasonic:BUART:clock_op\);
\uart_ultrasonic:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart_ultrasonic:BUART:reset_reg\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		cs_addr=>(\uart_ultrasonic:BUART:rx_state_1\, \uart_ultrasonic:BUART:rx_state_0\, \uart_ultrasonic:BUART:rx_bitclk_enable\),
		route_si=>\uart_ultrasonic:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart_ultrasonic:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart_ultrasonic:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart_ultrasonic:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_ultrasonic:BUART:hd_shift_out\,
		f0_bus_stat=>\uart_ultrasonic:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart_ultrasonic:BUART:rx_fifofull\,
		f1_bus_stat=>\uart_ultrasonic:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart_ultrasonic:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_ultrasonic:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart_ultrasonic:BUART:clock_op\,
		reset=>\uart_ultrasonic:BUART:reset_reg\,
		load=>\uart_ultrasonic:BUART:rx_counter_load\,
		enable=>tmpOE__LED_net_0,
		count=>(\uart_ultrasonic:BUART:rx_count_6\, \uart_ultrasonic:BUART:rx_count_5\, \uart_ultrasonic:BUART:rx_count_4\, \uart_ultrasonic:BUART:rx_count_3\,
			\uart_ultrasonic:BUART:rx_count_2\, \uart_ultrasonic:BUART:rx_count_1\, \uart_ultrasonic:BUART:rx_count_0\),
		tc=>\uart_ultrasonic:BUART:rx_count7_tc\);
\uart_ultrasonic:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart_ultrasonic:BUART:reset_reg\,
		clock=>\uart_ultrasonic:BUART:clock_op\,
		status=>(zero, \uart_ultrasonic:BUART:rx_status_5\, \uart_ultrasonic:BUART:rx_status_4\, \uart_ultrasonic:BUART:rx_status_3\,
			\uart_ultrasonic:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_452);
isr_byte_ultrasonic_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_452);
\Telit_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:reset_reg\);
\Telit_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:txn\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:txn\);
\Telit_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:tx_state_1\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:tx_state_1\);
\Telit_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:tx_state_0\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:tx_state_0\);
\Telit_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:tx_state_2\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:tx_state_2\);
\Telit_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:tx_bitclk_enable_pre\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:tx_bitclk\);
Net_40:cy_dff
	PORT MAP(d=>Net_40D,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>Net_40);
\Telit_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:tx_ctrl_mark_last\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:tx_ctrl_mark_last\);
\Telit_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:tx_mark\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:tx_mark\);
\Telit_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:tx_parity_bit\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:tx_parity_bit\);
\Telit_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_state_1\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_state_1\);
\Telit_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_state_0\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_state_0\);
\Telit_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_load_fifo\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_load_fifo\);
\Telit_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_state_3\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_state_3\);
\Telit_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_state_2\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_state_2\);
\Telit_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_bitclk_pre\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_bitclk_enable\);
\Telit_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_state_stop1_reg\);
\Telit_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:pollcount_1\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>MODIN1_1);
\Telit_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:pollcount_0\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>MODIN1_0);
\Telit_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_markspace_status\);
\Telit_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_status_2\);
\Telit_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_status_3\);
\Telit_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_addr_match_status\);
\Telit_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_markspace_pre\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_markspace_pre\);
\Telit_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_parity_error_pre\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_parity_error_pre\);
\Telit_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_break_status\);
\Telit_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_address_detected\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_address_detected\);
\Telit_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_last\\D\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_last\);
\Telit_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Telit_UART:BUART:rx_parity_bit\,
		clk=>\Telit_UART:BUART:clock_op\,
		q=>\Telit_UART:BUART:rx_parity_bit\);
\uart_ultrasonic:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:reset_reg\);
\uart_ultrasonic:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_1\);
\uart_ultrasonic:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_0\);
\uart_ultrasonic:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_load_fifo\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_load_fifo\);
\uart_ultrasonic:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_3\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_3\);
\uart_ultrasonic:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_2\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_2\);
\uart_ultrasonic:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_bitclk_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_bitclk_enable\);
\uart_ultrasonic:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_stop1_reg\);
\uart_ultrasonic:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:pollcount_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:pollcount_1\);
\uart_ultrasonic:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:pollcount_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:pollcount_0\);
\uart_ultrasonic:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_markspace_status\);
\uart_ultrasonic:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_status_2\);
\uart_ultrasonic:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_stop_bit_error\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_status_3\);
\uart_ultrasonic:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_addr_match_status\);
\uart_ultrasonic:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_markspace_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_markspace_pre\);
\uart_ultrasonic:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_parity_error_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_parity_error_pre\);
\uart_ultrasonic:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_break_status\);
\uart_ultrasonic:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_address_detected\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_address_detected\);
\uart_ultrasonic:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_last\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_last\);
\uart_ultrasonic:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_parity_bit\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_parity_bit\);

END R_T_L;
