//
// File created by:  ncverilog
// Do not modify this file
//
+access+rw
testbench.v
Adder.v
ALU_Control.v
ALU.v
Control.v
CPU.v
Instruction_Memory.v
MUX32.v
PC.v
Registers.v
Sign_Extend.v
testbench.v
