TimeQuest Timing Analyzer report for tutor3
Tue Feb 28 11:27:41 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 12. Slow Model Setup: 'CLK_48Mhz'
 13. Slow Model Setup: 'clk_div:inst|clock_10Hz'
 14. Slow Model Setup: 'clk_div:inst|clock_100hz_reg'
 15. Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'
 16. Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'
 17. Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'
 18. Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 19. Slow Model Hold: 'CLK_48Mhz'
 20. Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 21. Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'
 22. Slow Model Hold: 'clk_div:inst|clock_100hz_reg'
 23. Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'
 24. Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'
 25. Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 26. Slow Model Hold: 'clk_div:inst|clock_10Hz'
 27. Slow Model Recovery: 'clk_div:inst|clock_10Hz'
 28. Slow Model Removal: 'clk_div:inst|clock_10Hz'
 29. Slow Model Minimum Pulse Width: 'CLK_48Mhz'
 30. Slow Model Minimum Pulse Width: 'KEY0'
 31. Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 32. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'
 33. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 34. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'
 35. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 36. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 37. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 52. Fast Model Setup: 'CLK_48Mhz'
 53. Fast Model Setup: 'clk_div:inst|clock_10Hz'
 54. Fast Model Setup: 'clk_div:inst|clock_100hz_reg'
 55. Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'
 56. Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'
 57. Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'
 58. Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 59. Fast Model Hold: 'CLK_48Mhz'
 60. Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 61. Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'
 62. Fast Model Hold: 'clk_div:inst|clock_100hz_reg'
 63. Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'
 64. Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'
 65. Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 66. Fast Model Hold: 'clk_div:inst|clock_10Hz'
 67. Fast Model Recovery: 'clk_div:inst|clock_10Hz'
 68. Fast Model Removal: 'clk_div:inst|clock_10Hz'
 69. Fast Model Minimum Pulse Width: 'CLK_48Mhz'
 70. Fast Model Minimum Pulse Width: 'KEY0'
 71. Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 72. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'
 73. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 74. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'
 75. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 76. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 77. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLK_48Mhz                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_48Mhz }                     ;
; clk_div:inst|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Khz_reg }   ;
; clk_div:inst|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Mhz_reg }   ;
; clk_div:inst|clock_10Hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Hz }       ;
; clk_div:inst|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Khz_reg }  ;
; clk_div:inst|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100hz_reg }  ;
; clk_div:inst|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Khz_reg } ;
; KEY0                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY0 }                          ;
; LCD_Display:inst1|CLK_400HZ   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LCD_Display:inst1|CLK_400HZ }   ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                  ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; 241.84 MHz ; 241.84 MHz      ; LCD_Display:inst1|CLK_400HZ   ;                                                       ;
; 269.69 MHz ; 269.69 MHz      ; CLK_48Mhz                     ;                                                       ;
; 444.44 MHz ; 444.44 MHz      ; clk_div:inst|clock_10Hz       ;                                                       ;
; 805.8 MHz  ; 500.0 MHz       ; clk_div:inst|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 827.81 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 932.84 MHz ; 500.0 MHz       ; clk_div:inst|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz ; 500.0 MHz       ; clk_div:inst|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
; 941.62 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -3.135 ; -38.682       ;
; CLK_48Mhz                     ; -2.708 ; -63.307       ;
; clk_div:inst|clock_10Hz       ; -1.313 ; -8.923        ;
; clk_div:inst|clock_100hz_reg  ; -0.241 ; -0.307        ;
; clk_div:inst|clock_1Khz_reg   ; -0.208 ; -0.256        ;
; clk_div:inst|clock_10Khz_reg  ; -0.072 ; -0.144        ;
; clk_div:inst|clock_100Khz_reg ; -0.069 ; -0.138        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.062 ; -0.130        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -2.552 ; -2.552        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100hz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Hz       ; 0.530  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk_div:inst|clock_10Hz ; -0.336 ; -2.688        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; clk_div:inst|clock_10Hz ; 0.606 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -37.380       ;
; KEY0                          ; -1.222 ; -1.222        ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_10Hz       ; -0.500 ; -13.000       ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.135 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 4.172      ;
; -3.018 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 4.055      ;
; -3.017 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 4.054      ;
; -3.013 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 4.050      ;
; -3.010 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 4.047      ;
; -2.952 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.989      ;
; -2.923 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.959      ;
; -2.909 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.946      ;
; -2.890 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.927      ;
; -2.835 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.872      ;
; -2.792 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.829      ;
; -2.773 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.810      ;
; -2.772 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.809      ;
; -2.772 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.809      ;
; -2.768 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.805      ;
; -2.768 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.805      ;
; -2.765 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.802      ;
; -2.765 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.802      ;
; -2.689 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.726      ;
; -2.678 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.714      ;
; -2.678 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.714      ;
; -2.670 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.707      ;
; -2.666 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.703      ;
; -2.663 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.700      ;
; -2.634 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.671      ;
; -2.610 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.647      ;
; -2.606 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.643      ;
; -2.603 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.640      ;
; -2.576 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.612      ;
; -2.524 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.561      ;
; -2.517 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.554      ;
; -2.516 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.552      ;
; -2.481 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.518      ;
; -2.406 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.443      ;
; -2.387 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.424      ;
; -2.282 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.918      ;
; -2.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.914      ;
; -2.275 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.911      ;
; -2.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.889      ;
; -2.188 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.599      ; 3.823      ;
; -2.153 ; LCD_Display:inst1|state.DISPLAY_ON                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 3.197      ;
; -2.140 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.776      ;
; -2.136 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.772      ;
; -2.136 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.772      ;
; -2.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.771      ;
; -2.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.769      ;
; -2.131 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.767      ;
; -2.128 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.764      ;
; -2.083 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.719      ;
; -2.050 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.686      ;
; -2.046 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.682      ;
; -2.046 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.599      ; 3.681      ;
; -2.043 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.679      ;
; -2.041 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.599      ; 3.676      ;
; -2.024 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.660      ;
; -2.021 ; LCD_Display:inst1|state.DISPLAY_OFF                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 3.065      ;
; -2.011 ; LCD_Display:inst1|state.DROP_LCD_E                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 3.054      ;
; -1.993 ; LCD_Display:inst1|state.RETURN_HOME                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.003      ; 3.032      ;
; -1.989 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.625      ;
; -1.966 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.602      ;
; -1.956 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.599      ; 3.591      ;
; -1.943 ; LCD_Display:inst1|state.DISPLAY_ON                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 2.987      ;
; -1.941 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.577      ;
; -1.926 ; LCD_Display:inst1|state.DISPLAY_CLEAR                                                      ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 2.974      ;
; -1.921 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.557      ;
; -1.907 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.543      ;
; -1.879 ; LCD_Display:inst1|state.LINE2                                                              ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.003      ; 2.918      ;
; -1.872 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.508      ;
; -1.871 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.507      ;
; -1.867 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.503      ;
; -1.864 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.500      ;
; -1.846 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.482      ;
; -1.837 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.473      ;
; -1.833 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.469      ;
; -1.830 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.466      ;
; -1.824 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.460      ;
; -1.821 ; LCD_Display:inst1|state.DISPLAY_ON                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 2.864      ;
; -1.811 ; LCD_Display:inst1|state.DISPLAY_OFF                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 2.855      ;
; -1.811 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.447      ;
; -1.791 ; LCD_Display:inst1|state.DROP_LCD_E                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 2.834      ;
; -1.789 ; LCD_Display:inst1|state.HOLD                                                               ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 2.832      ;
; -1.780 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.416      ;
; -1.779 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.415      ;
; -1.777 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.599      ; 3.412      ;
; -1.776 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.412      ;
; -1.776 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.412      ;
; -1.772 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 3.188      ; 5.496      ;
; -1.768 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 3.188      ; 5.492      ;
; -1.765 ; LCD_Display:inst1|state.MODE_SET                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.003      ; 2.804      ;
; -1.765 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 3.188      ; 5.489      ;
; -1.761 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 3.188      ; 5.485      ;
; -1.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.599      ; 3.378      ;
; -1.741 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.377      ;
; -1.704 ; LCD_Display:inst1|state.FUNC_SET                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 2.747      ;
; -1.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.330      ;
; -1.689 ; LCD_Display:inst1|state.DISPLAY_OFF                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 2.732      ;
; -1.678 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 3.187      ; 5.401      ;
; -1.661 ; LCD_Display:inst1|state.RETURN_HOME                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.002      ; 2.699      ;
; -1.653 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.289      ;
; -1.649 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.600      ; 3.285      ;
+--------+--------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.708 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.744      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.674 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.712      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.565      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.500 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.002     ; 3.534      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.483 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.519      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.502      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.469      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.002      ; 3.470      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.401 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.437      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.384 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.420      ;
; -2.330 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.366      ;
; -2.330 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.366      ;
; -2.330 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.366      ;
; -2.330 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.366      ;
; -2.330 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.366      ;
; -2.330 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.366      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.313 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 2.238      ;
; -1.250 ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.188     ; 1.098      ;
; -1.242 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 2.167      ;
; -1.241 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.104      ; 2.381      ;
; -1.221 ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.188     ; 1.069      ;
; -1.218 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.109      ; 2.363      ;
; -1.170 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.104      ; 2.310      ;
; -1.147 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.109      ; 2.292      ;
; -1.112 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 2.037      ;
; -1.091 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.110     ; 2.017      ;
; -1.083 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 2.008      ;
; -1.046 ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.188     ; 0.894      ;
; -1.041 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.966      ;
; -1.020 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.110      ; 2.166      ;
; -1.020 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.110     ; 1.946      ;
; -1.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.937      ;
; -1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.104      ; 2.151      ;
; -0.995 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.110      ; 2.141      ;
; -0.988 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.109      ; 2.133      ;
; -0.949 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.110      ; 2.095      ;
; -0.941 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.866      ;
; -0.940 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.104      ; 2.080      ;
; -0.937 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.973      ;
; -0.934 ; debounce:inst3|SHIFT_PB[0]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.188     ; 0.782      ;
; -0.917 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.109      ; 2.062      ;
; -0.894 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.930      ;
; -0.882 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.807      ;
; -0.870 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.795      ;
; -0.869 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.104      ; 2.009      ;
; -0.866 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.902      ;
; -0.861 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.110     ; 1.787      ;
; -0.846 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.109      ; 1.991      ;
; -0.828 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.864      ;
; -0.823 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.859      ;
; -0.811 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.736      ;
; -0.799 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.724      ;
; -0.798 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.104      ; 1.938      ;
; -0.791 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.827      ;
; -0.757 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.793      ;
; -0.752 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.788      ;
; -0.720 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.756      ;
; -0.707 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.743      ;
; -0.681 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.717      ;
; -0.664 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.700      ;
; -0.636 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.672      ;
; -0.608 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.110      ; 1.754      ;
; -0.598 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.634      ;
; -0.593 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.629      ;
; -0.586 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.622      ;
; -0.565 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.601      ;
; -0.561 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.597      ;
; -0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.558      ;
; -0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.558      ;
; -0.515 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.551      ;
; -0.494 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.530      ;
; -0.490 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.526      ;
; -0.475 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.110     ; 1.401      ;
; -0.473 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.110      ; 1.619      ;
; -0.460 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.109      ; 1.605      ;
; -0.451 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.487      ;
; -0.451 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.487      ;
; -0.450 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.486      ;
; -0.428 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.353      ;
; -0.423 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.459      ;
; -0.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.455      ;
; -0.415 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.104      ; 1.555      ;
; -0.413 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; -0.111     ; 1.338      ;
; -0.211 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.247      ;
; -0.065 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.101      ;
; -0.065 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.101      ;
; -0.064 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.100      ;
; -0.040 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.076      ;
; -0.036 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.072      ;
; -0.032 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.068      ;
; 0.058  ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.978      ;
; 0.065  ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.971      ;
; 0.100  ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.936      ;
; 0.240  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.796      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.241 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.277      ;
; -0.047 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.083      ;
; -0.047 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.083      ;
; -0.019 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.055      ;
; 0.224  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.237  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.238  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.239  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.379  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.208 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.244      ;
; -0.043 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.036 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.072      ;
; -0.005 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.041      ;
; 0.230  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.235  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.801      ;
; 0.236  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.237  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.379  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.072 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.072 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.026 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.062      ;
; 0.000  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.036      ;
; 0.238  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.239  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.239  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.032 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.068      ;
; -0.001 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.037      ;
; 0.067  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.969      ;
; 0.239  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.241  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.795      ;
; 0.379  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.062 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.098      ;
; -0.035 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.034 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.070      ;
; -0.034 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.070      ;
; 0.238  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.238  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.239  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.239  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.379  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.552 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 2.693      ; 0.657      ;
; -2.052 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 2.693      ; 0.657      ;
; 0.127  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.389      ; 0.782      ;
; 0.135  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.391      ; 0.792      ;
; 0.151  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.373      ; 0.790      ;
; 0.169  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.490      ; 0.925      ;
; 0.266  ; clk_div:inst|clock_10Hz_int           ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz   ; 0.000        ; 0.390      ; 0.922      ;
; 0.516  ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_10Hz               ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.782      ;
; 0.526  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.792      ;
; 0.529  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.795      ;
; 0.657  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.923      ;
; 0.720  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; -0.001     ; 0.985      ;
; 0.788  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.054      ;
; 0.794  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.061      ;
; 0.802  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.070      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.812  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.078      ;
; 0.814  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.821  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.087      ;
; 0.830  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.097      ;
; 0.845  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.113      ;
; 0.854  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.120      ;
; 0.856  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.122      ;
; 0.859  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.125      ;
; 0.978  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.245      ;
; 1.011  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.277      ;
; 1.042  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.308      ;
; 1.077  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.343      ;
; 1.081  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.347      ;
; 1.177  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.443      ;
; 1.185  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.451      ;
; 1.187  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.453      ;
; 1.192  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.459      ;
; 1.193  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.459      ;
; 1.195  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.461      ;
; 1.197  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.203  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.469      ;
; 1.207  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.473      ;
; 1.216  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.483      ;
; 1.231  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.499      ;
; 1.240  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.506      ;
; 1.242  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.508      ;
; 1.245  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.511      ;
; 1.248  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.514      ;
; 1.255  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.521      ;
; 1.256  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.522      ;
; 1.258  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.524      ;
; 1.263  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.529      ;
; 1.264  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.530      ;
; 1.266  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.532      ;
; 1.268  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.534      ;
; 1.270  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.536      ;
; 1.281  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.547      ;
; 1.287  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.553      ;
; 1.288  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.554      ;
; 1.302  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.568      ;
; 1.303  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.569      ;
; 1.311  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.577      ;
; 1.316  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.582      ;
; 1.319  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.585      ;
; 1.327  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.593      ;
; 1.329  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.595      ;
; 1.334  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.600      ;
; 1.334  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.600      ;
; 1.337  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.603      ;
; 1.341  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.607      ;
; 1.352  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.618      ;
; 1.357  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.623      ;
; 1.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.002      ; 1.626      ;
; 1.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.624      ;
; 1.359  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.625      ;
; 1.361  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.627      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.632      ;
; 1.373  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.639      ;
; 1.382  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.648      ;
; 1.387  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.653      ;
; 1.390  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.656      ;
; 1.392  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.658      ;
; 1.397  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.663      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.783      ;
; 0.522 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.789      ;
; 0.546 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.812      ;
; 0.552 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.818      ;
; 0.579 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.845      ;
; 0.580 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.846      ;
; 0.580 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.846      ;
; 0.582 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.848      ;
; 0.583 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.849      ;
; 0.583 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.849      ;
; 0.584 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.850      ;
; 0.585 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.851      ;
; 0.650 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.916      ;
; 0.666 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.932      ;
; 0.673 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.004     ; 0.935      ;
; 0.710 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.975      ;
; 0.722 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.987      ;
; 0.738 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 1.005      ;
; 0.739 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 1.006      ;
; 0.746 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.012      ;
; 0.804 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.070      ;
; 0.826 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.092      ;
; 0.842 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.108      ;
; 0.846 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.117      ;
; 0.883 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.149      ;
; 0.885 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.151      ;
; 0.962 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.005      ; 1.233      ;
; 0.988 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 1.255      ;
; 1.013 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.279      ;
; 1.015 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 1.282      ;
; 1.020 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.286      ;
; 1.023 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.288      ;
; 1.025 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.290      ;
; 1.041 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.311      ;
; 1.050 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.316      ;
; 1.053 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.319      ;
; 1.106 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.005     ; 1.367      ;
; 1.120 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.385      ;
; 1.141 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.411      ;
; 1.142 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.412      ;
; 1.149 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.419      ;
; 1.150 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.420      ;
; 1.163 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 1.432      ;
; 1.189 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.454      ;
; 1.209 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.475      ;
; 1.218 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 1.487      ;
; 1.219 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.485      ;
; 1.237 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.503      ;
; 1.239 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.505      ;
; 1.242 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.508      ;
; 1.246 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.005     ; 1.507      ;
; 1.247 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.005     ; 1.508      ;
; 1.249 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.005     ; 1.510      ;
; 1.258 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.524      ;
; 1.260 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.005     ; 1.521      ;
; 1.263 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.005     ; 1.524      ;
; 1.263 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.005     ; 1.524      ;
; 1.270 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.002      ; 1.538      ;
; 1.280 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.546      ;
; 1.286 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.556      ;
; 1.292 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.562      ;
; 1.296 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.566      ;
; 1.302 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 1.572      ;
; 1.308 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.574      ;
; 1.312 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 1.581      ;
; 1.312 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 3.188      ; 4.766      ;
; 1.329 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 1.598      ;
; 1.337 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 1.606      ;
; 1.342 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 1.611      ;
; 1.351 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.617      ;
; 1.367 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.002      ; 1.635      ;
; 1.367 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.002      ; 1.635      ;
; 1.367 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.002      ; 1.635      ;
; 1.367 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.002      ; 1.635      ;
; 1.367 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.002      ; 1.635      ;
; 1.372 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.638      ;
; 1.379 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.645      ;
; 1.382 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.648      ;
; 1.393 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 3.188      ; 4.847      ;
; 1.393 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 3.188      ; 4.847      ;
; 1.399 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.665      ;
; 1.412 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 3.188      ; 4.866      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.703 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.969      ;
; 0.771 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.037      ;
; 0.802 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.068      ;
; 0.838 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.546 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.789 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.055      ;
; 0.817 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.083      ;
; 1.011 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.277      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.770 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.036      ;
; 0.796 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.062      ;
; 0.842 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.108      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.801      ;
; 0.540 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.775 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.041      ;
; 0.806 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.813 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 0.978 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.244      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.804 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.832 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.098      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.530 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.796      ;
; 0.670 ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.936      ;
; 0.705 ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.971      ;
; 0.712 ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.978      ;
; 0.802 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.076      ;
; 0.834 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.981 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.247      ;
; 1.183 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.338      ;
; 1.185 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.104      ; 1.555      ;
; 1.189 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.193 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.459      ;
; 1.198 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.353      ;
; 1.220 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.487      ;
; 1.230 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.109      ; 1.605      ;
; 1.243 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.110      ; 1.619      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.110     ; 1.401      ;
; 1.260 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.526      ;
; 1.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.530      ;
; 1.285 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.551      ;
; 1.292 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.558      ;
; 1.292 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.558      ;
; 1.331 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.597      ;
; 1.335 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.601      ;
; 1.356 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.622      ;
; 1.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.629      ;
; 1.368 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.634      ;
; 1.378 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.110      ; 1.754      ;
; 1.406 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.672      ;
; 1.434 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.700      ;
; 1.451 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.717      ;
; 1.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.743      ;
; 1.490 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.756      ;
; 1.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.788      ;
; 1.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.793      ;
; 1.561 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.827      ;
; 1.568 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.104      ; 1.938      ;
; 1.569 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.724      ;
; 1.581 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.736      ;
; 1.593 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.859      ;
; 1.598 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.864      ;
; 1.616 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.109      ; 1.991      ;
; 1.631 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.110     ; 1.787      ;
; 1.636 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.902      ;
; 1.639 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.104      ; 2.009      ;
; 1.640 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.795      ;
; 1.652 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.807      ;
; 1.664 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.930      ;
; 1.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.109      ; 2.062      ;
; 1.704 ; debounce:inst3|SHIFT_PB[0]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.188     ; 0.782      ;
; 1.707 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.973      ;
; 1.710 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.104      ; 2.080      ;
; 1.711 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.866      ;
; 1.719 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.110      ; 2.095      ;
; 1.758 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.109      ; 2.133      ;
; 1.765 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.110      ; 2.141      ;
; 1.781 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.104      ; 2.151      ;
; 1.782 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.937      ;
; 1.790 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.110     ; 1.946      ;
; 1.790 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.110      ; 2.166      ;
; 1.811 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 1.966      ;
; 1.816 ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.188     ; 0.894      ;
; 1.853 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 2.008      ;
; 1.861 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.110     ; 2.017      ;
; 1.882 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 2.037      ;
; 1.917 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.109      ; 2.292      ;
; 1.940 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.104      ; 2.310      ;
; 1.988 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.109      ; 2.363      ;
; 1.991 ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.188     ; 1.069      ;
; 2.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.104      ; 2.381      ;
; 2.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 2.167      ;
; 2.020 ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.188     ; 1.098      ;
; 2.083 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; -0.111     ; 2.238      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_div:inst|clock_10Hz'                                                                                                                                                    ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; -0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
; 0.164  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.588      ; 3.460      ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_div:inst|clock_10Hz'                                                                                                                                                    ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 0.606 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
; 1.106 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.588      ; 3.460      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY0'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datad                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datad                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 5.120  ; 5.120  ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 6.610  ; 6.610  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.706  ; 1.706  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 1.685  ; 1.685  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 2.210  ; 2.210  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 5.379  ; 5.379  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 6.219  ; 6.219  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 6.425  ; 6.425  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 6.106  ; 6.106  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 6.610  ; 6.610  ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 2.272  ; 2.272  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 6.810  ; 6.810  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 7.307  ; 7.307  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 2.463  ; 2.463  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 2.798  ; 2.798  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 3.384  ; 3.384  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 7.200  ; 7.200  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 6.983  ; 6.983  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 6.963  ; 6.963  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 7.307  ; 7.307  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 7.023  ; 7.023  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; -0.431 ; -0.431 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; 2.180  ; 2.180  ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -3.963 ; -3.963 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.821 ; -0.821 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.842 ; -0.842 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.821 ; -0.821 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.919 ; -0.919 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -4.547 ; -4.547 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -5.389 ; -5.389 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -5.405 ; -5.405 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -5.242 ; -5.242 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -4.927 ; -4.927 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -1.312 ; -1.312 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -4.453 ; -4.453 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -2.229 ; -2.229 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -2.229 ; -2.229 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -2.364 ; -2.364 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -2.793 ; -2.793 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -6.458 ; -6.458 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -6.749 ; -6.749 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -6.529 ; -6.529 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -6.716 ; -6.716 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -6.281 ; -6.281 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; 0.661  ; 0.661  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; -0.745 ; -0.745 ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 9.747 ; 9.747 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 9.537 ; 9.537 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.925 ; 8.925 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.263 ; 8.263 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.660 ; 8.660 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.747 ; 9.747 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 9.297 ; 9.297 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.785 ; 8.785 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.509 ; 8.509 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.650 ; 8.650 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 9.421 ; 9.421 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 9.015 ; 9.015 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.263 ; 8.263 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 9.537 ; 9.537 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.925 ; 8.925 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.263 ; 8.263 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.660 ; 8.660 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.747 ; 9.747 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 9.297 ; 9.297 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.785 ; 8.785 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.509 ; 8.509 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.650 ; 8.650 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 9.421 ; 9.421 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 9.015 ; 9.015 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.495 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.977 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.977 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.952 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.962 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.495 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.495 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.977 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.977 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.952 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.962 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.495 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.495     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.977     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.977     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.952     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.962     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.495     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.495     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.977     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.977     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.952     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.962     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.495     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -0.839 ; -5.456        ;
; CLK_48Mhz                     ; -0.720 ; -14.329       ;
; clk_div:inst|clock_10Hz       ; -0.304 ; -0.304        ;
; clk_div:inst|clock_100hz_reg  ; 0.431  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.439  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.502  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.508  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.508  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.593 ; -1.654        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100hz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Hz       ; 0.243  ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Recovery Summary                     ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; clk_div:inst|clock_10Hz ; 0.186 ; 0.000         ;
+-------------------------+-------+---------------+


+-------------------------------------------------+
; Fast Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; clk_div:inst|clock_10Hz ; 0.194 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -37.380       ;
; KEY0                          ; -1.222 ; -1.222        ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_10Hz       ; -0.500 ; -13.000       ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.839 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.872      ;
; -0.799 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.832      ;
; -0.768 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.801      ;
; -0.761 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.794      ;
; -0.758 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.791      ;
; -0.757 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.790      ;
; -0.755 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.788      ;
; -0.728 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.761      ;
; -0.719 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.752      ;
; -0.718 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.750      ;
; -0.717 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.750      ;
; -0.679 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.712      ;
; -0.672 ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.705      ;
; -0.657 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.690      ;
; -0.654 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.687      ;
; -0.651 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.684      ;
; -0.647 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.680      ;
; -0.644 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.677      ;
; -0.642 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.675      ;
; -0.641 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.674      ;
; -0.614 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.646      ;
; -0.607 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.640      ;
; -0.604 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.637      ;
; -0.604 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.636      ;
; -0.602 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.635      ;
; -0.601 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.634      ;
; -0.601 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.634      ;
; -0.592 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.625      ;
; -0.590 ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.623      ;
; -0.589 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.622      ;
; -0.586 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.619      ;
; -0.564 ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.596      ;
; -0.549 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.581      ;
; -0.526 ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.559      ;
; -0.524 ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 1.557      ;
; -0.401 ; LCD_Display:inst1|state.DISPLAY_ON                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 1.441      ;
; -0.382 ; LCD_Display:inst1|state.RETURN_HOME                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.003      ; 1.417      ;
; -0.370 ; LCD_Display:inst1|state.DROP_LCD_E                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.409      ;
; -0.348 ; LCD_Display:inst1|state.DISPLAY_OFF                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 1.388      ;
; -0.343 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.716      ;
; -0.338 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.711      ;
; -0.336 ; LCD_Display:inst1|state.DISPLAY_CLEAR                                                      ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.009      ; 1.377      ;
; -0.335 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.708      ;
; -0.332 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.705      ;
; -0.314 ; LCD_Display:inst1|state.DISPLAY_ON                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 1.354      ;
; -0.303 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.676      ;
; -0.299 ; LCD_Display:inst1|state.LINE2                                                              ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.003      ; 1.334      ;
; -0.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.340      ; 1.667      ;
; -0.291 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.664      ;
; -0.288 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.661      ;
; -0.285 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.658      ;
; -0.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.654      ;
; -0.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.651      ;
; -0.275 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.648      ;
; -0.267 ; LCD_Display:inst1|state.DROP_LCD_E                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.306      ;
; -0.261 ; LCD_Display:inst1|state.DISPLAY_OFF                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 1.301      ;
; -0.257 ; LCD_Display:inst1|state.MODE_SET                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.003      ; 1.292      ;
; -0.255 ; LCD_Display:inst1|state.HOLD                                                               ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.294      ;
; -0.248 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.340      ; 1.620      ;
; -0.243 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.616      ;
; -0.243 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.616      ;
; -0.241 ; LCD_Display:inst1|state.DISPLAY_ON                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.280      ;
; -0.241 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.614      ;
; -0.238 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.611      ;
; -0.238 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.340      ; 1.610      ;
; -0.235 ; LCD_Display:inst1|state.DROP_LCD_E                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.274      ;
; -0.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.608      ;
; -0.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.598      ;
; -0.222 ; LCD_Display:inst1|state.RETURN_HOME                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.002      ; 1.256      ;
; -0.203 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.576      ;
; -0.203 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.576      ;
; -0.198 ; LCD_Display:inst1|state.FUNC_SET                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.237      ;
; -0.198 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.340      ; 1.570      ;
; -0.196 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.569      ;
; -0.188 ; LCD_Display:inst1|state.DISPLAY_OFF                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.227      ;
; -0.188 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.561      ;
; -0.185 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.558      ;
; -0.185 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.558      ;
; -0.182 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.555      ;
; -0.181 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.554      ;
; -0.179 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.552      ;
; -0.178 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.551      ;
; -0.177 ; LCD_Display:inst1|state.HOLD                                                               ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.216      ;
; -0.176 ; LCD_Display:inst1|state.DISPLAY_CLEAR                                                      ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 1.216      ;
; -0.176 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.855      ; 2.563      ;
; -0.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.548      ;
; -0.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.548      ;
; -0.173 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.855      ; 2.560      ;
; -0.171 ; LCD_Display:inst1|state.DISPLAY_ON                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 1.211      ;
; -0.170 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.855      ; 2.557      ;
; -0.169 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.542      ;
; -0.169 ; KEY0                                                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.855      ; 2.556      ;
; -0.156 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.529      ;
; -0.154 ; LCD_Display:inst1|state.DISPLAY_CLEAR                                                      ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.009      ; 1.195      ;
; -0.152 ; LCD_Display:inst1|state.HOLD                                                               ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.007      ; 1.191      ;
; -0.148 ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.180      ;
; -0.142 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.340      ; 1.514      ;
; -0.141 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.341      ; 1.514      ;
; -0.140 ; LCD_Display:inst1|state.DROP_LCD_E                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.006      ; 1.178      ;
; -0.139 ; LCD_Display:inst1|state.LINE2                                                              ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.002      ; 1.173      ;
+--------+--------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.752      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.699 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.734      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.663 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.695      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.677      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.637 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.669      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.631 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.660      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.615 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.650      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.613 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.645      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.610 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.642      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.603      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.603      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.603      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.603      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.603      ;
; -0.574 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.603      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.304 ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.816     ; 0.520      ;
; -0.296 ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.816     ; 0.512      ;
; -0.227 ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.816     ; 0.443      ;
; -0.173 ; debounce:inst3|SHIFT_PB[0]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.816     ; 0.389      ;
; 0.111  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.921      ;
; 0.137  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.895      ;
; 0.146  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.886      ;
; 0.168  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.987      ;
; 0.172  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.860      ;
; 0.172  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.860      ;
; 0.181  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.851      ;
; 0.203  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.952      ;
; 0.207  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.825      ;
; 0.207  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.825      ;
; 0.211  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.217      ; 1.038      ;
; 0.216  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.816      ;
; 0.226  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 1.025      ;
; 0.240  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.792      ;
; 0.242  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.790      ;
; 0.246  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.217      ; 1.003      ;
; 0.261  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 0.990      ;
; 0.266  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.766      ;
; 0.271  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.884      ;
; 0.275  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.757      ;
; 0.288  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.125      ; 0.869      ;
; 0.289  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.743      ;
; 0.297  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.858      ;
; 0.301  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.731      ;
; 0.301  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.731      ;
; 0.306  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.849      ;
; 0.310  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.722      ;
; 0.310  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.722      ;
; 0.323  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.125      ; 0.834      ;
; 0.324  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.708      ;
; 0.332  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.823      ;
; 0.334  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.222      ; 0.920      ;
; 0.336  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.696      ;
; 0.336  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.696      ;
; 0.340  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.217      ; 0.909      ;
; 0.345  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.687      ;
; 0.345  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.687      ;
; 0.355  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 0.896      ;
; 0.358  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 0.893      ;
; 0.367  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.788      ;
; 0.369  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.222      ; 0.885      ;
; 0.370  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.662      ;
; 0.371  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.661      ;
; 0.375  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.217      ; 0.874      ;
; 0.380  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.652      ;
; 0.380  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.652      ;
; 0.390  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 0.861      ;
; 0.400  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.755      ;
; 0.402  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.753      ;
; 0.410  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.217      ; 0.839      ;
; 0.417  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.125      ; 0.740      ;
; 0.425  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 0.826      ;
; 0.435  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.720      ;
; 0.437  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.718      ;
; 0.439  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.593      ;
; 0.445  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.217      ; 0.804      ;
; 0.496  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 0.755      ;
; 0.510  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.522      ;
; 0.511  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.521      ;
; 0.517  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.515      ;
; 0.518  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.514      ;
; 0.518  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.514      ;
; 0.555  ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.477      ;
; 0.557  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.125      ; 0.600      ;
; 0.559  ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.473      ;
; 0.563  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.222      ; 0.691      ;
; 0.565  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.219      ; 0.686      ;
; 0.568  ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.464      ;
; 0.573  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.582      ;
; 0.577  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.123      ; 0.578      ;
; 0.583  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.217      ; 0.666      ;
; 0.637  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.395      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100hz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.431 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.601      ;
; 0.509 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.626 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.632 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.634 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                          ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.439 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.593      ;
; 0.514 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.516 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.516 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.631 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.631 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.665 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.502 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.530      ;
; 0.502 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.530      ;
; 0.519 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.523 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.509      ;
; 0.634 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.634 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.634 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.634 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.519 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.519 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.562 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.470      ;
; 0.634 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.396      ;
; 0.665 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.517 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.518 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.514      ;
; 0.632 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.593 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 1.667      ; 0.367      ;
; -1.093 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 1.667      ; 0.367      ;
; -0.028 ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.265      ; 0.389      ;
; -0.022 ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.266      ; 0.396      ;
; -0.011 ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.253      ; 0.394      ;
; 0.036  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.289      ; 0.477      ;
; 0.056  ; clk_div:inst|clock_10Hz_int           ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz   ; 0.000        ; 0.266      ; 0.474      ;
; 0.238  ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_10Hz               ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.390      ;
; 0.242  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.394      ;
; 0.244  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.396      ;
; 0.311  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.463      ;
; 0.331  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.483      ;
; 0.354  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.511      ;
; 0.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.521      ;
; 0.378  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.530      ;
; 0.383  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.537      ;
; 0.436  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.589      ;
; 0.448  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.600      ;
; 0.468  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.620      ;
; 0.473  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.625      ;
; 0.486  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.638      ;
; 0.494  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.649      ;
; 0.500  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.652      ;
; 0.503  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.661      ;
; 0.518  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.670      ;
; 0.523  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.525  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.677      ;
; 0.529  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.681      ;
; 0.531  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.684      ;
; 0.532  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.684      ;
; 0.535  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.687      ;
; 0.538  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.538  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.538  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.544  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.696      ;
; 0.547  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.705      ;
; 0.556  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.708      ;
; 0.558  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.558  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.564  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.716      ;
; 0.566  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.719      ;
; 0.570  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.722      ;
; 0.573  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.727      ;
; 0.579  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.731      ;
; 0.582  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.003      ; 0.737      ;
; 0.582  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.734      ;
; 0.584  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.736      ;
; 0.588  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.740      ;
; 0.588  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.740      ;
; 0.591  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.743      ;
; 0.593  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.745      ;
; 0.593  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.745      ;
; 0.599  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.751      ;
; 0.601  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.753      ;
; 0.602  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.754      ;
; 0.605  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.757      ;
; 0.608  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.760      ;
; 0.610  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.762      ;
; 0.612  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.764      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; LCD_Display:inst1|next_command.RESET2                                                           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET3                                                           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.FUNC_SET                                                         ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_OFF                                                      ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR                                                    ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_ON                                                       ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.MODE_SET                                                         ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.Print_String                                                     ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_RS                                                                        ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_E                                                                         ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[7]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR                                                    ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; LCD_Display:inst1|next_command.MODE_SET                                                         ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; LCD_Display:inst1|state.DISPLAY_CLEAR                                                           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; LCD_Display:inst1|next_command.Print_String                                                     ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.394      ;
; 0.256 ; LCD_Display:inst1|state.Print_String                                                            ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; LCD_Display:inst1|state.RETURN_HOME                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.408      ;
; 0.272 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.855      ; 2.279      ;
; 0.273 ; LCD_Display:inst1|state.DROP_LCD_E                                                              ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.425      ;
; 0.273 ; LCD_Display:inst1|state.DROP_LCD_E                                                              ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.425      ;
; 0.274 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.426      ;
; 0.274 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.426      ;
; 0.275 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.427      ;
; 0.275 ; LCD_Display:inst1|state.DROP_LCD_E                                                              ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.427      ;
; 0.276 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.428      ;
; 0.299 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.855      ; 2.306      ;
; 0.305 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.855      ; 2.312      ;
; 0.313 ; LCD_Display:inst1|state.DISPLAY_OFF                                                             ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.464      ;
; 0.316 ; LCD_Display:inst1|next_command.FUNC_SET                                                         ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.468      ;
; 0.326 ; LCD_Display:inst1|next_command.RETURN_HOME                                                      ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.477      ;
; 0.327 ; LCD_Display:inst1|next_command.RESET3                                                           ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.855      ; 2.335      ;
; 0.334 ; LCD_Display:inst1|next_command.LINE2                                                            ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.485      ;
; 0.337 ; LCD_Display:inst1|state.Print_String                                                            ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.490      ;
; 0.339 ; LCD_Display:inst1|state.Print_String                                                            ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.492      ;
; 0.350 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.854      ; 2.356      ;
; 0.357 ; LCD_Display:inst1|next_command.RESET2                                                           ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; LCD_Display:inst1|state.FUNC_SET                                                                ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; LCD_Display:inst1|state.RESET3                                                                  ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.514      ;
; 0.370 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.522      ;
; 0.376 ; LCD_Display:inst1|state.RESET2                                                                  ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.531      ;
; 0.383 ; LCD_Display:inst1|state.DROP_LCD_E                                                              ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; LCD_Display:inst1|state.RESET1                                                                  ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.855      ; 2.394      ;
; 0.390 ; LCD_Display:inst1|state.DROP_LCD_E                                                              ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.542      ;
; 0.393 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.855      ; 2.400      ;
; 0.397 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.459      ; 1.008      ;
; 0.399 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.551      ;
; 0.400 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.552      ;
; 0.421 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.558      ; 1.131      ;
; 0.426 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.558      ; 1.136      ;
; 0.431 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.558      ; 1.141      ;
; 0.437 ; LCD_Display:inst1|state.DISPLAY_ON                                                              ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.005      ; 0.594      ;
; 0.437 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.466      ; 1.055      ;
; 0.440 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.466      ; 1.058      ;
; 0.443 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.466      ; 1.061      ;
; 0.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.557      ; 1.153      ;
; 0.449 ; LCD_Display:inst1|state.LINE2                                                                   ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.601      ;
; 0.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.459      ; 1.064      ;
; 0.456 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.609      ;
; 0.459 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.612      ;
; 0.461 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.613      ;
; 0.462 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.613      ;
; 0.463 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.614      ;
; 0.466 ; LCD_Display:inst1|next_command.DISPLAY_ON                                                       ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.619      ;
; 0.468 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.620      ;
; 0.472 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.624      ;
; 0.481 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.558      ; 1.191      ;
; 0.484 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.558      ; 1.194      ;
; 0.485 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.464      ; 1.101      ;
; 0.487 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.558      ; 1.197      ;
; 0.496 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.560      ; 1.208      ;
; 0.498 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.563      ; 1.213      ;
; 0.503 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.563      ; 1.218      ;
; 0.507 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.658      ;
; 0.508 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.563      ; 1.223      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.560      ; 1.223      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.458      ; 1.121      ;
; 0.519 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.671      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.562      ; 1.235      ;
; 0.523 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.002     ; 0.673      ;
; 0.529 ; LCD_Display:inst1|state.Print_String                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 0.684      ;
; 0.537 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.560      ; 1.249      ;
; 0.541 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.464      ; 1.157      ;
; 0.542 ; LCD_Display:inst1|state.Print_String                                                            ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.694      ;
; 0.542 ; LCD_Display:inst1|state.MODE_SET                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.003      ; 0.697      ;
; 0.543 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 0.699      ;
; 0.543 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.695      ;
; 0.545 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 0.701      ;
; 0.548 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.459      ; 1.159      ;
; 0.551 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 0.707      ;
; 0.551 ; LCD_Display:inst1|next_command.DISPLAY_OFF                                                      ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.702      ;
; 0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.560      ; 1.263      ;
; 0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.459      ; 1.162      ;
; 0.552 ; LCD_Display:inst1|state.MODE_SET                                                                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; LCD_Display:inst1|state.HOLD                                                                    ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.004      ; 0.708      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.318 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.470      ;
; 0.361 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.372 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.254 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.370 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.449 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.601      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.357 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.509      ;
; 0.361 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.378 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.530      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.364 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.441 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.593      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.362 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.370 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.243 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.217      ; 0.666      ;
; 0.303 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.578      ;
; 0.307 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.582      ;
; 0.312 ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.464      ;
; 0.315 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 0.686      ;
; 0.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.222      ; 0.691      ;
; 0.321 ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.125      ; 0.600      ;
; 0.325 ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.477      ;
; 0.362 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.515      ;
; 0.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.522      ;
; 0.384 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 0.755      ;
; 0.435 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.217      ; 0.804      ;
; 0.441 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.593      ;
; 0.443 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.718      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.720      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 0.826      ;
; 0.463 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.125      ; 0.740      ;
; 0.470 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.217      ; 0.839      ;
; 0.478 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.753      ;
; 0.480 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.755      ;
; 0.490 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 0.861      ;
; 0.500 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.217      ; 0.874      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.222      ; 0.885      ;
; 0.513 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.788      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 0.893      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 0.896      ;
; 0.535 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.687      ;
; 0.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.217      ; 0.909      ;
; 0.544 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.222      ; 0.920      ;
; 0.548 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.823      ;
; 0.556 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.708      ;
; 0.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.125      ; 0.834      ;
; 0.570 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.722      ;
; 0.574 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.849      ;
; 0.579 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.731      ;
; 0.583 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.858      ;
; 0.591 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.125      ; 0.869      ;
; 0.605 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.757      ;
; 0.609 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.884      ;
; 0.614 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.766      ;
; 0.619 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 0.990      ;
; 0.634 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.217      ; 1.003      ;
; 0.638 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.790      ;
; 0.640 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.792      ;
; 0.654 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.219      ; 1.025      ;
; 0.664 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.816      ;
; 0.669 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.217      ; 1.038      ;
; 0.673 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.825      ;
; 0.677 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.952      ;
; 0.699 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.851      ;
; 0.708 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.860      ;
; 0.708 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.860      ;
; 0.712 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.123      ; 0.987      ;
; 0.734 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.886      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.895      ;
; 0.769 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.921      ;
; 1.053 ; debounce:inst3|SHIFT_PB[0]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.816     ; 0.389      ;
; 1.107 ; debounce:inst3|SHIFT_PB[3]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.816     ; 0.443      ;
; 1.176 ; debounce:inst3|SHIFT_PB[1]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.816     ; 0.512      ;
; 1.184 ; debounce:inst3|SHIFT_PB[2]                                                                      ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.816     ; 0.520      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_div:inst|clock_10Hz'                                                                                                                                                   ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.186 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
; 0.686 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.514      ; 1.860      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_div:inst|clock_10Hz'                                                                                                                                                    ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.194 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
; 0.694 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.514      ; 1.860      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY0'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datad                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datad                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 2.714  ; 2.714  ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 3.673  ; 3.673  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 0.770  ; 0.770  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 0.755  ; 0.755  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 0.980  ; 0.980  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 3.116  ; 3.116  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 3.515  ; 3.515  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 3.594  ; 3.594  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 3.446  ; 3.446  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 3.673  ; 3.673  ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 0.676  ; 0.676  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 3.489  ; 3.489  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 3.697  ; 3.697  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 0.832  ; 0.832  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 0.955  ; 0.955  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 1.236  ; 1.236  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 3.641  ; 3.641  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 3.562  ; 3.562  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 3.552  ; 3.552  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 3.697  ; 3.697  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 3.595  ; 3.595  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; -0.449 ; -0.449 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; 0.745  ; 0.745  ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -2.207 ; -2.207 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.399 ; -0.399 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.411 ; -0.411 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.399 ; -0.399 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.438 ; -0.438 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -2.768 ; -2.768 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -3.168 ; -3.168 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -3.167 ; -3.167 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -3.090 ; -3.090 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -2.955 ; -2.955 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.272 ; -0.272 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.547 ; -2.547 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -0.706 ; -0.706 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -0.706 ; -0.706 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -0.769 ; -0.769 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -0.966 ; -0.966 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -3.302 ; -3.302 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -3.436 ; -3.436 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -3.366 ; -3.366 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -3.427 ; -3.427 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -3.256 ; -3.256 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; 0.569  ; 0.569  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; -0.093 ; -0.093 ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 5.255 ; 5.255 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 5.033 ; 5.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.761 ; 4.761 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.508 ; 4.508 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.672 ; 4.672 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.255 ; 5.255 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 5.083 ; 5.083 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.853 ; 4.853 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.599 ; 4.599 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.602 ; 4.602 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 5.161 ; 5.161 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.815 ; 4.815 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.508 ; 4.508 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 5.033 ; 5.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.761 ; 4.761 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.508 ; 4.508 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.672 ; 4.672 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.255 ; 5.255 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 5.083 ; 5.083 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.853 ; 4.853 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.599 ; 4.599 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.602 ; 4.602 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 5.161 ; 5.161 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.815 ; 4.815 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.562 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.772 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.772 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.770 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.770 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.750 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.760 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.770 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.562 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.562 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.772 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.772 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.770 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.770 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.750 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.760 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.770 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.562 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.562     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.772     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.772     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.770     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.770     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.750     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.760     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.770     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.562     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.562     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.772     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.772     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.770     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.770     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.750     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.760     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.770     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.562     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -3.135   ; -2.552 ; -0.336   ; 0.194   ; -1.380              ;
;  CLK_48Mhz                     ; -2.708   ; -2.552 ; N/A      ; N/A     ; -1.380              ;
;  KEY0                          ; N/A      ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  LCD_Display:inst1|CLK_400HZ   ; -3.135   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Khz_reg ; -0.069   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100hz_reg  ; -0.241   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10Hz       ; -1.313   ; 0.243  ; -0.336   ; 0.194   ; -0.500              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.072   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.208   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.062   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                ; -111.887 ; -2.552 ; -2.688   ; 0.0     ; -110.602            ;
;  CLK_48Mhz                     ; -63.307  ; -2.552 ; N/A      ; N/A     ; -37.380             ;
;  KEY0                          ; N/A      ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  LCD_Display:inst1|CLK_400HZ   ; -38.682  ; 0.000  ; N/A      ; N/A     ; -39.000             ;
;  clk_div:inst|clock_100Khz_reg ; -0.138   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_100hz_reg  ; -0.307   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_10Hz       ; -8.923   ; 0.000  ; -2.688   ; 0.000   ; -13.000             ;
;  clk_div:inst|clock_10Khz_reg  ; -0.144   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.256   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.130   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
+--------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 5.120  ; 5.120  ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 6.610  ; 6.610  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.706  ; 1.706  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 1.685  ; 1.685  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 2.210  ; 2.210  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 5.379  ; 5.379  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 6.219  ; 6.219  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 6.425  ; 6.425  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 6.106  ; 6.106  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 6.610  ; 6.610  ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 2.272  ; 2.272  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 6.810  ; 6.810  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 7.307  ; 7.307  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 2.463  ; 2.463  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 2.798  ; 2.798  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 3.384  ; 3.384  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 7.200  ; 7.200  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 6.983  ; 6.983  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 6.963  ; 6.963  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 7.307  ; 7.307  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 7.023  ; 7.023  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; -0.431 ; -0.431 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; 2.180  ; 2.180  ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -2.207 ; -2.207 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.399 ; -0.399 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.411 ; -0.411 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.399 ; -0.399 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.438 ; -0.438 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -2.768 ; -2.768 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -3.168 ; -3.168 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -3.167 ; -3.167 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -3.090 ; -3.090 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -2.955 ; -2.955 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.272 ; -0.272 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.547 ; -2.547 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -0.706 ; -0.706 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -0.706 ; -0.706 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -0.769 ; -0.769 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -0.966 ; -0.966 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -3.302 ; -3.302 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -3.436 ; -3.436 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -3.366 ; -3.366 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -3.427 ; -3.427 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -3.256 ; -3.256 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; 0.661  ; 0.661  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; -0.093 ; -0.093 ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 9.747 ; 9.747 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 9.537 ; 9.537 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.925 ; 8.925 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.263 ; 8.263 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.660 ; 8.660 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.747 ; 9.747 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 9.297 ; 9.297 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.785 ; 8.785 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.509 ; 8.509 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.650 ; 8.650 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 9.421 ; 9.421 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 9.015 ; 9.015 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.508 ; 4.508 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 5.033 ; 5.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.761 ; 4.761 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.508 ; 4.508 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.672 ; 4.672 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.255 ; 5.255 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 5.083 ; 5.083 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.853 ; 4.853 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.599 ; 4.599 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.602 ; 4.602 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 5.161 ; 5.161 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.815 ; 4.815 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz       ; clk_div:inst|clock_10Hz       ; 43       ; 0        ; 0        ; 0        ;
; KEY0                          ; clk_div:inst|clock_10Hz       ; 35       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; clk_div:inst|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz       ; LCD_Display:inst1|CLK_400HZ   ; 52       ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 104      ; 52       ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 538      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz       ; clk_div:inst|clock_10Hz       ; 43       ; 0        ; 0        ; 0        ;
; KEY0                          ; clk_div:inst|clock_10Hz       ; 35       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; clk_div:inst|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz       ; LCD_Display:inst1|CLK_400HZ   ; 52       ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 104      ; 52       ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 538      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------+
; Recovery Transfers                                                               ;
+------------+-------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------+----------+----------+----------+----------+
; KEY0       ; clk_div:inst|clock_10Hz ; 8        ; 8        ; 0        ; 0        ;
+------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------+
; Removal Transfers                                                                ;
+------------+-------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------+----------+----------+----------+----------+
; KEY0       ; clk_div:inst|clock_10Hz ; 8        ; 8        ; 0        ; 0        ;
+------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 141   ; 141  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 28 11:27:40 2023
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_48Mhz CLK_48Mhz
    Info (332105): create_clock -period 1.000 -name LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz
    Info (332105): create_clock -period 1.000 -name KEY0 KEY0
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100hz_reg clk_div:inst|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Khz_reg clk_div:inst|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Mhz_reg clk_div:inst|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.135
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.135       -38.682 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -2.708       -63.307 CLK_48Mhz 
    Info (332119):    -1.313        -8.923 clk_div:inst|clock_10Hz 
    Info (332119):    -0.241        -0.307 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.208        -0.256 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.072        -0.144 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.069        -0.138 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.062        -0.130 clk_div:inst|clock_1Mhz_reg 
Info (332146): Worst-case hold slack is -2.552
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.552        -2.552 CLK_48Mhz 
    Info (332119):     0.391         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.530         0.000 clk_div:inst|clock_10Hz 
Info (332146): Worst-case recovery slack is -0.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.336        -2.688 clk_div:inst|clock_10Hz 
Info (332146): Worst-case removal slack is 0.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.606         0.000 clk_div:inst|clock_10Hz 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -37.380 CLK_48Mhz 
    Info (332119):    -1.222        -1.222 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500       -13.000 clk_div:inst|clock_10Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.839
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.839        -5.456 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.720       -14.329 CLK_48Mhz 
    Info (332119):    -0.304        -0.304 clk_div:inst|clock_10Hz 
    Info (332119):     0.431         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.439         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.502         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst|clock_1Mhz_reg 
Info (332146): Worst-case hold slack is -1.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.593        -1.654 CLK_48Mhz 
    Info (332119):     0.215         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.243         0.000 clk_div:inst|clock_10Hz 
Info (332146): Worst-case recovery slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk_div:inst|clock_10Hz 
Info (332146): Worst-case removal slack is 0.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.194         0.000 clk_div:inst|clock_10Hz 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -37.380 CLK_48Mhz 
    Info (332119):    -1.222        -1.222 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500       -13.000 clk_div:inst|clock_10Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4553 megabytes
    Info: Processing ended: Tue Feb 28 11:27:41 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


