{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 2250, "design__instance__area": 20599.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0032265488989651203, "power__switching__total": 0.0017113027861341834, "power__leakage__total": 2.062702009197892e-08, "power__total": 0.004937872290611267, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.070786, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.070786, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.465843, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.561166, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.465843, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.729272, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.05235, "clock__skew__worst_setup": -0.109018, "timing__hold__ws": 0.260859, "timing__setup__ws": -0.151325, "timing__hold__tns": 0.0, "timing__setup__tns": -0.596532, "timing__hold__wns": 0.0, "timing__setup__wns": -0.151325, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.260859, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 19, "timing__setup_r2r__ws": 7.269114, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 167.325 178.045", "design__core__bbox": "5.52 10.88 161.46 165.92", "design__io": 65, "design__die__area": 29791.4, "design__core__area": 24176.9, "design__instance__count__stdcell": 2250, "design__instance__area__stdcell": 20599.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.852042, "design__instance__utilization__stdcell": 0.852042, "floorplan__design__io": 63, "design__io__hpwl": 3967581, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 49031.7, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 278, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1966, "route__net__special": 2, "route__drc_errors__iter:1": 1799, "route__wirelength__iter:1": 56914, "route__drc_errors__iter:2": 930, "route__wirelength__iter:2": 56179, "route__drc_errors__iter:3": 890, "route__wirelength__iter:3": 55945, "route__drc_errors__iter:4": 173, "route__wirelength__iter:4": 55929, "route__drc_errors__iter:5": 70, "route__wirelength__iter:5": 55900, "route__drc_errors__iter:6": 57, "route__wirelength__iter:6": 55891, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 55867, "route__drc_errors": 0, "route__wirelength": 55867, "route__vias": 13429, "route__vias__singlecut": 13429, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 405.88, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.105069, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.105069, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.973404, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.105558, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.272745, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.105558, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.02075, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 7, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.275285, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.054062, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.054062, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.262579, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.283902, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.262579, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.140015, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.068714, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.068714, "timing__hold__ws__corner:min_tt_025C_1v80": 0.462474, "timing__setup__ws__corner:min_tt_025C_1v80": 4.581546, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.462474, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.733836, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.102187, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.102187, "timing__hold__ws__corner:min_ss_100C_1v60": 0.990529, "timing__setup__ws__corner:min_ss_100C_1v60": -0.059842, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -0.084916, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.059842, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.01665, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 2, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.279382, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.05235, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.05235, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.260859, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.29122, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.260859, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.143344, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.073816, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.073816, "timing__hold__ws__corner:max_tt_025C_1v80": 0.468791, "timing__setup__ws__corner:max_tt_025C_1v80": 4.535864, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.468791, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.724659, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.109018, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.109018, "timing__hold__ws__corner:max_ss_100C_1v60": 0.953153, "timing__setup__ws__corner:max_ss_100C_1v60": -0.151325, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.596532, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.151325, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.025256, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 10, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.269114, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.056609, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.056609, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.264259, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.27888, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.264259, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.136614, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79612, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00100342, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00387632, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00477384, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000982597, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00477384, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.001, "ir__drop__worst": 0.00388, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}