// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1931\sampleModel1931_sub_sub_sub\Subsystem_block1.v
// Created: 2024-08-15 16:33:39
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Subsystem_block1
// Source Path: sampleModel1931_sub_sub_sub/Subsystem/Subsystem
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Subsystem_block1
          (clk,
           reset,
           enb,
           Hdl_out);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Hdl_out;  // uint8


  wire [7:0] Subsystem_out1;  // uint8


  Subsystem_block u_Subsystem (.clk(clk),
                               .reset(reset),
                               .enb(enb),
                               .cfblk138(Subsystem_out1)  // uint8
                               );

  assign Hdl_out = Subsystem_out1;

endmodule  // Subsystem_block1

