# SEMICONDUCTOR MEMORY DEVICE

## Abstract
A semiconductor device having a semiconductor sub strate 41 , wherein first and second insulating gate FET transistor Q1, Q2 respectively connected in series with first and second polycrystalline silicon layers R1, R2 act ing as loads of first and second inverters are formed, the first polycrystalline silicon layer R1 is provided above a gate electrode of the second insulation gate FET transistor Q2 , and the socond polycrystalline silicon layer R2 is provided above a gate electrode of the first insulation gate FET transistor Q1 .