- ğŸ‘‹ Hi, Iâ€™m @ItteRevanth
- ğŸ‘€ Iâ€™m interested in VLSI Design and Verification.
- ğŸŒ± Iâ€™m did my graduation from Indian Institute of Technology,Ropar.
- ğŸŒ± My skills include Digital Design by Verilog HDL, Functional Verification using System Verilog and UVM, Data Analytics with ML and Python.
- ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI and Data Analytics related projects.
- ğŸ“« Reach me at https://www.linkedin.com/in/revanth-itte-221471235/

<!---
ItteRevanth/ItteRevanth is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
