Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9dedaf7b3ae4441cb47a04084f2bfc37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.cpu_core
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.test_top
WARNING: [XSIM 43-3373] "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/test_top.v" Line 192. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
