------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : -2.228
TNS   : -101.287

Type  : Slow 1100mV 85C Model Setup 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -2.071
TNS   : -22.616

Type  : Slow 1100mV 85C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : -0.725
TNS   : -9.341

Type  : Slow 1100mV 85C Model Setup 'FPGA_CLK1_50'
Slack : -0.518
TNS   : -0.897

Type  : Slow 1100mV 85C Model Hold 'FPGA_CLK1_50'
Slack : 0.265
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.307
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.404
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.502
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 3.814
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'FPGA_CLK1_50'
Slack : 13.871
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'FPGA_CLK1_50'
Slack : 0.585
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 1.777
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.338
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.572
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'din_a'
Slack : 1.112
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_transport:trasnport_layer|tx_dout_e'
Slack : 1.267
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 3.955
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.213
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : -2.141
TNS   : -95.081

Type  : Slow 1100mV 0C Model Setup 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -2.032
TNS   : -22.245

Type  : Slow 1100mV 0C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : -0.710
TNS   : -8.324

Type  : Slow 1100mV 0C Model Setup 'FPGA_CLK1_50'
Slack : -0.172
TNS   : -0.241

Type  : Slow 1100mV 0C Model Hold 'FPGA_CLK1_50'
Slack : -0.049
TNS   : -0.081

Type  : Slow 1100mV 0C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.312
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.396
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.507
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 3.866
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'FPGA_CLK1_50'
Slack : 14.124
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'FPGA_CLK1_50'
Slack : 0.537
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 1.851
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.351
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.498
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'din_a'
Slack : 1.108
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_transport:trasnport_layer|tx_dout_e'
Slack : 1.266
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 3.960
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.287
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : -0.425
TNS   : -2.511

Type  : Fast 1100mV 85C Model Setup 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -0.138
TNS   : -0.481

Type  : Fast 1100mV 85C Model Setup 'FPGA_CLK1_50'
Slack : 0.085
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.412
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.104
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.173
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'FPGA_CLK1_50'
Slack : 0.176
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.225
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 5.963
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'FPGA_CLK1_50'
Slack : 15.707
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'FPGA_CLK1_50'
Slack : 0.306
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.689
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.608
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.833
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'din_a'
Slack : 1.320
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_transport:trasnport_layer|tx_dout_e'
Slack : 1.474
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 4.249
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.079
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : -0.180
TNS   : -0.553

Type  : Fast 1100mV 0C Model Setup 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.068
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'FPGA_CLK1_50'
Slack : 0.430
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.576
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'FPGA_CLK1_50'
Slack : 0.087
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.090
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.165
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.207
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 6.338
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'FPGA_CLK1_50'
Slack : 16.248
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'FPGA_CLK1_50'
Slack : 0.273
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 0.677
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i'
Slack : 0.660
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.821
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'din_a'
Slack : 1.353
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_transport:trasnport_layer|tx_dout_e'
Slack : 1.507
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i'
Slack : 4.330
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.042
TNS   : 0.000

------------------------------------------------------------
