<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>InstrEmitter.cpp source code [llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='InstrEmitter.cpp.html'>InstrEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements the Emit routines for the SelectionDAG class, which creates</i></td></tr>
<tr><th id="10">10</th><td><i>// MachineInstrs based on the decisions of the SelectionDAG instruction</i></td></tr>
<tr><th id="11">11</th><td><i>// selection.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="InstrEmitter.h.html">"InstrEmitter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SDNodeDbgValue.h.html">"SDNodeDbgValue.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfo.h.html">"llvm/IR/DebugInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "instr-emitter"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i class="doc" data-doc="MinRCSize">/// MinRCSize - Smallest register class we allow when constraining virtual</i></td></tr>
<tr><th id="36">36</th><td><i class="doc" data-doc="MinRCSize">/// registers.  If satisfying all register class constraints would require</i></td></tr>
<tr><th id="37">37</th><td><i class="doc" data-doc="MinRCSize">/// using a smaller register class, emit a COPY to a new virtual register</i></td></tr>
<tr><th id="38">38</th><td><i class="doc" data-doc="MinRCSize">/// instead.</i></td></tr>
<tr><th id="39">39</th><td><em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="MinRCSize" title='MinRCSize' data-type='const unsigned int' data-ref="MinRCSize">MinRCSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// CountResults - The results of target nodes have register or immediate</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// operands first, then an optional chain, and optional glue operands (which do</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// not go into the resulting MachineInstr).</i></td></tr>
<tr><th id="44">44</th><td><em>unsigned</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE" title='llvm::InstrEmitter::CountResults' data-ref="_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE">CountResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="87Node" title='Node' data-type='llvm::SDNode *' data-ref="87Node">Node</dfn>) {</td></tr>
<tr><th id="45">45</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88N" title='N' data-type='unsigned int' data-ref="88N">N</dfn> = <a class="local col7 ref" href="#87Node" title='Node' data-ref="87Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="46">46</th><td>  <b>while</b> (<a class="local col8 ref" href="#88N" title='N' data-ref="88N">N</a> &amp;&amp; <a class="local col7 ref" href="#87Node" title='Node' data-ref="87Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col8 ref" href="#88N" title='N' data-ref="88N">N</a> - <var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="47">47</th><td>    --<a class="local col8 ref" href="#88N" title='N' data-ref="88N">N</a>;</td></tr>
<tr><th id="48">48</th><td>  <b>if</b> (<a class="local col8 ref" href="#88N" title='N' data-ref="88N">N</a> &amp;&amp; <a class="local col7 ref" href="#87Node" title='Node' data-ref="87Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col8 ref" href="#88N" title='N' data-ref="88N">N</a> - <var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="49">49</th><td>    --<a class="local col8 ref" href="#88N" title='N' data-ref="88N">N</a>;    <i>// Skip over chain result.</i></td></tr>
<tr><th id="50">50</th><td>  <b>return</b> <a class="local col8 ref" href="#88N" title='N' data-ref="88N">N</a>;</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="_ZL13countOperandsPN4llvm6SDNodeEjRj">/// countOperands - The inputs to target nodes have any actual inputs first,</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="_ZL13countOperandsPN4llvm6SDNodeEjRj">/// followed by an optional chain operand, then an optional glue operand.</i></td></tr>
<tr><th id="55">55</th><td><i class="doc" data-doc="_ZL13countOperandsPN4llvm6SDNodeEjRj">/// Compute the number of actual operands that will go into the resulting</i></td></tr>
<tr><th id="56">56</th><td><i class="doc" data-doc="_ZL13countOperandsPN4llvm6SDNodeEjRj">/// MachineInstr.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc" data-doc="_ZL13countOperandsPN4llvm6SDNodeEjRj">///</i></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="_ZL13countOperandsPN4llvm6SDNodeEjRj">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="_ZL13countOperandsPN4llvm6SDNodeEjRj">/// the chain and glue. These operands may be implicit on the machine instr.</i></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL13countOperandsPN4llvm6SDNodeEjRj" title='countOperands' data-type='unsigned int countOperands(llvm::SDNode * Node, unsigned int NumExpUses, unsigned int &amp; NumImpUses)' data-ref="_ZL13countOperandsPN4llvm6SDNodeEjRj">countOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="89Node" title='Node' data-type='llvm::SDNode *' data-ref="89Node">Node</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="90NumExpUses" title='NumExpUses' data-type='unsigned int' data-ref="90NumExpUses">NumExpUses</dfn>,</td></tr>
<tr><th id="61">61</th><td>                              <em>unsigned</em> &amp;<dfn class="local col1 decl" id="91NumImpUses" title='NumImpUses' data-type='unsigned int &amp;' data-ref="91NumImpUses">NumImpUses</dfn>) {</td></tr>
<tr><th id="62">62</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92N" title='N' data-type='unsigned int' data-ref="92N">N</dfn> = <a class="local col9 ref" href="#89Node" title='Node' data-ref="89Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="63">63</th><td>  <b>while</b> (<a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a> &amp;&amp; <a class="local col9 ref" href="#89Node" title='Node' data-ref="89Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="64">64</th><td>    --<a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a>;</td></tr>
<tr><th id="65">65</th><td>  <b>if</b> (<a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a> &amp;&amp; <a class="local col9 ref" href="#89Node" title='Node' data-ref="89Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="66">66</th><td>    --<a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a>; <i>// Ignore chain if it exists.</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <i>// Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</i></td></tr>
<tr><th id="69">69</th><td>  <a class="local col1 ref" href="#91NumImpUses" title='NumImpUses' data-ref="91NumImpUses">NumImpUses</a> = <a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a> - <a class="local col0 ref" href="#90NumExpUses" title='NumExpUses' data-ref="90NumExpUses">NumExpUses</a>;</td></tr>
<tr><th id="70">70</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="93I" title='I' data-type='unsigned int' data-ref="93I">I</dfn> = <a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a>; <a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a> &gt; <a class="local col0 ref" href="#90NumExpUses" title='NumExpUses' data-ref="90NumExpUses">NumExpUses</a>; --<a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>) {</td></tr>
<tr><th id="71">71</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterMaskSDNode" title='llvm::RegisterMaskSDNode' data-ref="llvm::RegisterMaskSDNode">RegisterMaskSDNode</a>&gt;(<a class="local col9 ref" href="#89Node" title='Node' data-ref="89Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a> - <var>1</var>)))</td></tr>
<tr><th id="72">72</th><td>      <b>continue</b>;</td></tr>
<tr><th id="73">73</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col4 decl" id="94RN" title='RN' data-type='llvm::RegisterSDNode *' data-ref="94RN"><a class="local col4 ref" href="#94RN" title='RN' data-ref="94RN">RN</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col9 ref" href="#89Node" title='Node' data-ref="89Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a> - <var>1</var>)))</td></tr>
<tr><th id="74">74</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#94RN" title='RN' data-ref="94RN">RN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>()))</td></tr>
<tr><th id="75">75</th><td>        <b>continue</b>;</td></tr>
<tr><th id="76">76</th><td>    <a class="local col1 ref" href="#91NumImpUses" title='NumImpUses' data-ref="91NumImpUses">NumImpUses</a> = <a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a> - <a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>;</td></tr>
<tr><th id="77">77</th><td>    <b>break</b>;</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <a class="local col2 ref" href="#92N" title='N' data-ref="92N">N</a>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">/// implicit physical register output.</i></td></tr>
<tr><th id="85">85</th><td><em>void</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::</td></tr>
<tr><th id="86">86</th><td><dfn class="decl def" id="_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitCopyFromReg' data-ref="_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitCopyFromReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="95Node" title='Node' data-type='llvm::SDNode *' data-ref="95Node">Node</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96ResNo" title='ResNo' data-type='unsigned int' data-ref="96ResNo">ResNo</dfn>, <em>bool</em> <dfn class="local col7 decl" id="97IsClone" title='IsClone' data-type='bool' data-ref="97IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col8 decl" id="98IsCloned" title='IsCloned' data-type='bool' data-ref="98IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="87">87</th><td>                <em>unsigned</em> <dfn class="local col9 decl" id="99SrcReg" title='SrcReg' data-type='unsigned int' data-ref="99SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="100VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="100VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101VRBase" title='VRBase' data-type='unsigned int' data-ref="101VRBase">VRBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="89">89</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#99SrcReg" title='SrcReg' data-ref="99SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="90">90</th><td>    <i>// Just use the input register directly!</i></td></tr>
<tr><th id="91">91</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="102Op" title='Op' data-type='llvm::SDValue' data-ref="102Op">Op</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>, <a class="local col6 ref" href="#96ResNo" title='ResNo' data-ref="96ResNo">ResNo</a>);</td></tr>
<tr><th id="92">92</th><td>    <b>if</b> (<a class="local col7 ref" href="#97IsClone" title='IsClone' data-ref="97IsClone">IsClone</a>)</td></tr>
<tr><th id="93">93</th><td>      <a class="local col0 ref" href="#100VRBaseMap" title='VRBaseMap' data-ref="100VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op">Op</a>);</td></tr>
<tr><th id="94">94</th><td>    <em>bool</em> <dfn class="local col3 decl" id="103isNew" title='isNew' data-type='bool' data-ref="103isNew">isNew</dfn> = <a class="local col0 ref" href="#100VRBaseMap" title='VRBaseMap' data-ref="100VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op">Op</a></span>, <span class='refarg'><a class="local col9 ref" href="#99SrcReg" title='SrcReg' data-ref="99SrcReg">SrcReg</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="95">95</th><td>    (<em>void</em>)<a class="local col3 ref" href="#103isNew" title='isNew' data-ref="103isNew">isNew</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="96">96</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNew &amp;&amp; &quot;Node emitted out of order - early&quot;) ? void (0) : __assert_fail (&quot;isNew &amp;&amp; \&quot;Node emitted out of order - early\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 96, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#103isNew" title='isNew' data-ref="103isNew">isNew</a> &amp;&amp; <q>"Node emitted out of order - early"</q>);</td></tr>
<tr><th id="97">97</th><td>    <b>return</b>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i>// If the node is only used by a CopyToReg and the dest reg is a vreg, use</i></td></tr>
<tr><th id="101">101</th><td><i>  // the CopyToReg'd destination register instead of creating a new vreg.</i></td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <dfn class="local col4 decl" id="104MatchReg" title='MatchReg' data-type='bool' data-ref="104MatchReg">MatchReg</dfn> = <b>true</b>;</td></tr>
<tr><th id="103">103</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="105UseRC" title='UseRC' data-type='const llvm::TargetRegisterClass *' data-ref="105UseRC">UseRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="104">104</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="106VT" title='VT' data-type='llvm::MVT' data-ref="106VT">VT</dfn> = <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col6 ref" href="#96ResNo" title='ResNo' data-ref="96ResNo">ResNo</a>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Stick to the preferred register classes for legal types.</i></td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#106VT" title='VT' data-ref="106VT">VT</a>))</td></tr>
<tr><th id="108">108</th><td>    <a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#106VT" title='VT' data-ref="106VT">VT</a>, <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>());</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (!<a class="local col7 ref" href="#97IsClone" title='IsClone' data-ref="97IsClone">IsClone</a> &amp;&amp; !<a class="local col8 ref" href="#98IsCloned" title='IsCloned' data-ref="98IsCloned">IsCloned</a>)</td></tr>
<tr><th id="111">111</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="107User" title='User' data-type='llvm::SDNode *' data-ref="107User">User</dfn> : <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZN4llvm6SDNode4usesEv">uses</a>()) {</td></tr>
<tr><th id="112">112</th><td>      <em>bool</em> <dfn class="local col8 decl" id="108Match" title='Match' data-type='bool' data-ref="108Match">Match</dfn> = <b>true</b>;</td></tr>
<tr><th id="113">113</th><td>      <b>if</b> (<a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a> &amp;&amp;</td></tr>
<tr><th id="114">114</th><td>          <a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>() == <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a> &amp;&amp;</td></tr>
<tr><th id="115">115</th><td>          <a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>() == <a class="local col6 ref" href="#96ResNo" title='ResNo' data-ref="96ResNo">ResNo</a>) {</td></tr>
<tr><th id="116">116</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="109DestReg" title='DestReg' data-type='unsigned int' data-ref="109DestReg">DestReg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="117">117</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#109DestReg" title='DestReg' data-ref="109DestReg">DestReg</a>)) {</td></tr>
<tr><th id="118">118</th><td>          <a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a> = <a class="local col9 ref" href="#109DestReg" title='DestReg' data-ref="109DestReg">DestReg</a>;</td></tr>
<tr><th id="119">119</th><td>          <a class="local col8 ref" href="#108Match" title='Match' data-ref="108Match">Match</a> = <b>false</b>;</td></tr>
<tr><th id="120">120</th><td>        } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#109DestReg" title='DestReg' data-ref="109DestReg">DestReg</a> != <a class="local col9 ref" href="#99SrcReg" title='SrcReg' data-ref="99SrcReg">SrcReg</a>)</td></tr>
<tr><th id="121">121</th><td>          <a class="local col8 ref" href="#108Match" title='Match' data-ref="108Match">Match</a> = <b>false</b>;</td></tr>
<tr><th id="122">122</th><td>      } <b>else</b> {</td></tr>
<tr><th id="123">123</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110i" title='i' data-type='unsigned int' data-ref="110i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="111e" title='e' data-type='unsigned int' data-ref="111e">e</dfn> = <a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a> != <a class="local col1 ref" href="#111e" title='e' data-ref="111e">e</a>; ++<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>) {</td></tr>
<tr><th id="124">124</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="112Op" title='Op' data-type='llvm::SDValue' data-ref="112Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>);</td></tr>
<tr><th id="125">125</th><td>          <b>if</b> (<a class="local col2 ref" href="#112Op" title='Op' data-ref="112Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>() != <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a> || <a class="local col2 ref" href="#112Op" title='Op' data-ref="112Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>() != <a class="local col6 ref" href="#96ResNo" title='ResNo' data-ref="96ResNo">ResNo</a>)</td></tr>
<tr><th id="126">126</th><td>            <b>continue</b>;</td></tr>
<tr><th id="127">127</th><td>          <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="113VT" title='VT' data-type='llvm::MVT' data-ref="113VT">VT</dfn> = <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col2 ref" href="#112Op" title='Op' data-ref="112Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>());</td></tr>
<tr><th id="128">128</th><td>          <b>if</b> (<a class="local col3 ref" href="#113VT" title='VT' data-ref="113VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> || <a class="local col3 ref" href="#113VT" title='VT' data-ref="113VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="129">129</th><td>            <b>continue</b>;</td></tr>
<tr><th id="130">130</th><td>          <a class="local col8 ref" href="#108Match" title='Match' data-ref="108Match">Match</a> = <b>false</b>;</td></tr>
<tr><th id="131">131</th><td>          <b>if</b> (<a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="132">132</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="114II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="114II">II</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#107User" title='User' data-ref="107User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="133">133</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="115RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="115RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="134">134</th><td>            <b>if</b> (<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>+<a class="local col4 ref" href="#114II" title='II' data-ref="114II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &lt; <a class="local col4 ref" href="#114II" title='II' data-ref="114II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="135">135</th><td>              <a class="local col5 ref" href="#115RC" title='RC' data-ref="115RC">RC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(</td></tr>
<tr><th id="136">136</th><td>                <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col4 ref" href="#114II" title='II' data-ref="114II">II</a>, <a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>+<a class="local col4 ref" href="#114II" title='II' data-ref="114II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>(), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>, *<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>));</td></tr>
<tr><th id="137">137</th><td>            }</td></tr>
<tr><th id="138">138</th><td>            <b>if</b> (!<a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a>)</td></tr>
<tr><th id="139">139</th><td>              <a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a> = <a class="local col5 ref" href="#115RC" title='RC' data-ref="115RC">RC</a>;</td></tr>
<tr><th id="140">140</th><td>            <b>else</b> <b>if</b> (<a class="local col5 ref" href="#115RC" title='RC' data-ref="115RC">RC</a>) {</td></tr>
<tr><th id="141">141</th><td>              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="116ComRC" title='ComRC' data-type='const llvm::TargetRegisterClass *' data-ref="116ComRC">ComRC</dfn> =</td></tr>
<tr><th id="142">142</th><td>                <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a>, <a class="local col5 ref" href="#115RC" title='RC' data-ref="115RC">RC</a>, <a class="local col3 ref" href="#113VT" title='VT' data-ref="113VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>);</td></tr>
<tr><th id="143">143</th><td>              <i>// If multiple uses expect disjoint register classes, we emit</i></td></tr>
<tr><th id="144">144</th><td><i>              // copies in AddRegisterOperand.</i></td></tr>
<tr><th id="145">145</th><td>              <b>if</b> (<a class="local col6 ref" href="#116ComRC" title='ComRC' data-ref="116ComRC">ComRC</a>)</td></tr>
<tr><th id="146">146</th><td>                <a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a> = <a class="local col6 ref" href="#116ComRC" title='ComRC' data-ref="116ComRC">ComRC</a>;</td></tr>
<tr><th id="147">147</th><td>            }</td></tr>
<tr><th id="148">148</th><td>          }</td></tr>
<tr><th id="149">149</th><td>        }</td></tr>
<tr><th id="150">150</th><td>      }</td></tr>
<tr><th id="151">151</th><td>      <a class="local col4 ref" href="#104MatchReg" title='MatchReg' data-ref="104MatchReg">MatchReg</a> &amp;= <a class="local col8 ref" href="#108Match" title='Match' data-ref="108Match">Match</a>;</td></tr>
<tr><th id="152">152</th><td>      <b>if</b> (<a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a>)</td></tr>
<tr><th id="153">153</th><td>        <b>break</b>;</td></tr>
<tr><th id="154">154</th><td>    }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="117SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="117SrcRC">SrcRC</dfn> = <b>nullptr</b>, *<dfn class="local col8 decl" id="118DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="118DstRC">DstRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="157">157</th><td>  <a class="local col7 ref" href="#117SrcRC" title='SrcRC' data-ref="117SrcRC">SrcRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col9 ref" href="#99SrcReg" title='SrcReg' data-ref="99SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#106VT" title='VT' data-ref="106VT">VT</a>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i>// Figure out the register class to create for the destreg.</i></td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (<a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a>) {</td></tr>
<tr><th id="161">161</th><td>    <a class="local col8 ref" href="#118DstRC" title='DstRC' data-ref="118DstRC">DstRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a>);</td></tr>
<tr><th id="162">162</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a>) {</td></tr>
<tr><th id="163">163</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;isTypeLegalForClass(*UseRC, VT) &amp;&amp; &quot;Incompatible phys register def and uses!&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;isTypeLegalForClass(*UseRC, VT) &amp;&amp; \&quot;Incompatible phys register def and uses!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#106VT" title='VT' data-ref="106VT">VT</a>) &amp;&amp;</td></tr>
<tr><th id="164">164</th><td>           <q>"Incompatible phys register def and uses!"</q>);</td></tr>
<tr><th id="165">165</th><td>    <a class="local col8 ref" href="#118DstRC" title='DstRC' data-ref="118DstRC">DstRC</a> = <a class="local col5 ref" href="#105UseRC" title='UseRC' data-ref="105UseRC">UseRC</a>;</td></tr>
<tr><th id="166">166</th><td>  } <b>else</b> {</td></tr>
<tr><th id="167">167</th><td>    <a class="local col8 ref" href="#118DstRC" title='DstRC' data-ref="118DstRC">DstRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#106VT" title='VT' data-ref="106VT">VT</a>, <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>());</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// If all uses are reading from the src physical register and copying the</i></td></tr>
<tr><th id="171">171</th><td><i>  // register is either impossible or very expensive, then don't create a copy.</i></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col4 ref" href="#104MatchReg" title='MatchReg' data-ref="104MatchReg">MatchReg</a> &amp;&amp; <a class="local col7 ref" href="#117SrcRC" title='SrcRC' data-ref="117SrcRC">SrcRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getCopyCostEv" title='llvm::TargetRegisterClass::getCopyCost' data-ref="_ZNK4llvm19TargetRegisterClass11getCopyCostEv">getCopyCost</a>() &lt; <var>0</var>) {</td></tr>
<tr><th id="173">173</th><td>    <a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a> = <a class="local col9 ref" href="#99SrcReg" title='SrcReg' data-ref="99SrcReg">SrcReg</a>;</td></tr>
<tr><th id="174">174</th><td>  } <b>else</b> {</td></tr>
<tr><th id="175">175</th><td>    <i>// Create the reg, emit the copy.</i></td></tr>
<tr><th id="176">176</th><td>    <a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#118DstRC" title='DstRC' data-ref="118DstRC">DstRC</a>);</td></tr>
<tr><th id="177">177</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>),</td></tr>
<tr><th id="178">178</th><td>            <a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#99SrcReg" title='SrcReg' data-ref="99SrcReg">SrcReg</a>);</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="119Op" title='Op' data-type='llvm::SDValue' data-ref="119Op">Op</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#95Node" title='Node' data-ref="95Node">Node</a>, <a class="local col6 ref" href="#96ResNo" title='ResNo' data-ref="96ResNo">ResNo</a>);</td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="local col7 ref" href="#97IsClone" title='IsClone' data-ref="97IsClone">IsClone</a>)</td></tr>
<tr><th id="183">183</th><td>    <a class="local col0 ref" href="#100VRBaseMap" title='VRBaseMap' data-ref="100VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col9 ref" href="#119Op" title='Op' data-ref="119Op">Op</a>);</td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="local col0 decl" id="120isNew" title='isNew' data-type='bool' data-ref="120isNew">isNew</dfn> = <a class="local col0 ref" href="#100VRBaseMap" title='VRBaseMap' data-ref="100VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#119Op" title='Op' data-ref="119Op">Op</a></span>, <span class='refarg'><a class="local col1 ref" href="#101VRBase" title='VRBase' data-ref="101VRBase">VRBase</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="185">185</th><td>  (<em>void</em>)<a class="local col0 ref" href="#120isNew" title='isNew' data-ref="120isNew">isNew</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="186">186</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNew &amp;&amp; &quot;Node emitted out of order - early&quot;) ? void (0) : __assert_fail (&quot;isNew &amp;&amp; \&quot;Node emitted out of order - early\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 186, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120isNew" title='isNew' data-ref="120isNew">isNew</a> &amp;&amp; <q>"Node emitted out of order - early"</q>);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>void</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482" title='llvm::InstrEmitter::CreateVirtualRegisters' data-ref="_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482">CreateVirtualRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="121Node" title='Node' data-type='llvm::SDNode *' data-ref="121Node">Node</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="122MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="122MIB">MIB</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="123II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="123II">II</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                       <em>bool</em> <dfn class="local col4 decl" id="124IsClone" title='IsClone' data-type='bool' data-ref="124IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col5 decl" id="125IsCloned" title='IsCloned' data-type='bool' data-ref="125IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                       <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="126VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="126VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="194">194</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Node-&gt;getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &amp;&amp; &quot;IMPLICIT_DEF should have been handled as a special case elsewhere!&quot;) ? void (0) : __assert_fail (&quot;Node-&gt;getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &amp;&amp; \&quot;IMPLICIT_DEF should have been handled as a special case elsewhere!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() != TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a> &amp;&amp;</td></tr>
<tr><th id="195">195</th><td>         <q>"IMPLICIT_DEF should have been handled as a special case elsewhere!"</q>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="127NumResults" title='NumResults' data-type='unsigned int' data-ref="127NumResults">NumResults</dfn> = <a class="member" href="#_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE" title='llvm::InstrEmitter::CountResults' data-ref="_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE">CountResults</a>(<a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>);</td></tr>
<tr><th id="198">198</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="128i" title='i' data-type='unsigned int' data-ref="128i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> &lt; <a class="local col3 ref" href="#123II" title='II' data-ref="123II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>(); ++<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>) {</td></tr>
<tr><th id="199">199</th><td>    <i>// If the specific node value is only used by a CopyToReg and the dest reg</i></td></tr>
<tr><th id="200">200</th><td><i>    // is a vreg in the same register class, use the CopyToReg'd destination</i></td></tr>
<tr><th id="201">201</th><td><i>    // register instead of creating a new vreg.</i></td></tr>
<tr><th id="202">202</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="129VRBase" title='VRBase' data-type='unsigned int' data-ref="129VRBase">VRBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="203">203</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="130RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="130RC">RC</dfn> =</td></tr>
<tr><th id="204">204</th><td>      <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col3 ref" href="#123II" title='II' data-ref="123II">II</a>, <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>, *<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>));</td></tr>
<tr><th id="205">205</th><td>    <i>// Always let the value type influence the used register class. The</i></td></tr>
<tr><th id="206">206</th><td><i>    // constraints on the instruction may be too lax to represent the value</i></td></tr>
<tr><th id="207">207</th><td><i>    // type correctly. For example, a 64-bit float (X86::FR64) can't live in</i></td></tr>
<tr><th id="208">208</th><td><i>    // the 32-bit float super-class (X86::FR32).</i></td></tr>
<tr><th id="209">209</th><td>    <b>if</b> (<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> &lt; <a class="local col7 ref" href="#127NumResults" title='NumResults' data-ref="127NumResults">NumResults</a> &amp;&amp; <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>))) {</td></tr>
<tr><th id="210">210</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="131VTRC" title='VTRC' data-type='const llvm::TargetRegisterClass *' data-ref="131VTRC">VTRC</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(</td></tr>
<tr><th id="211">211</th><td>          <a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>),</td></tr>
<tr><th id="212">212</th><td>          (<a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>() || (<a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a> &amp;&amp; <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::isDivergentRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE">isDivergentRegClass</a>(<a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a>))));</td></tr>
<tr><th id="213">213</th><td>      <b>if</b> (<a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a>)</td></tr>
<tr><th id="214">214</th><td>        <a class="local col1 ref" href="#131VTRC" title='VTRC' data-ref="131VTRC">VTRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a>, <a class="local col1 ref" href="#131VTRC" title='VTRC' data-ref="131VTRC">VTRC</a>);</td></tr>
<tr><th id="215">215</th><td>      <b>if</b> (<a class="local col1 ref" href="#131VTRC" title='VTRC' data-ref="131VTRC">VTRC</a>)</td></tr>
<tr><th id="216">216</th><td>        <a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a> = <a class="local col1 ref" href="#131VTRC" title='VTRC' data-ref="131VTRC">VTRC</a>;</td></tr>
<tr><th id="217">217</th><td>    }</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <b>if</b> (<a class="local col3 ref" href="#123II" title='II' data-ref="123II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>()) {</td></tr>
<tr><th id="220">220</th><td>      <i>// Optional def must be a physical register.</i></td></tr>
<tr><th id="221">221</th><td>      <a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>-<a class="local col7 ref" href="#127NumResults" title='NumResults' data-ref="127NumResults">NumResults</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="222">222</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(VRBase)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(VRBase)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 222, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a>));</td></tr>
<tr><th id="223">223</th><td>      <a class="local col2 ref" href="#122MIB" title='MIB' data-ref="122MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="224">224</th><td>    }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (!<a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a> &amp;&amp; !<a class="local col4 ref" href="#124IsClone" title='IsClone' data-ref="124IsClone">IsClone</a> &amp;&amp; !<a class="local col5 ref" href="#125IsCloned" title='IsCloned' data-ref="125IsCloned">IsCloned</a>)</td></tr>
<tr><th id="227">227</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="132User" title='User' data-type='llvm::SDNode *' data-ref="132User">User</dfn> : <a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZN4llvm6SDNode4usesEv">uses</a>()) {</td></tr>
<tr><th id="228">228</th><td>        <b>if</b> (<a class="local col2 ref" href="#132User" title='User' data-ref="132User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a> &amp;&amp;</td></tr>
<tr><th id="229">229</th><td>            <a class="local col2 ref" href="#132User" title='User' data-ref="132User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>() == <a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a> &amp;&amp;</td></tr>
<tr><th id="230">230</th><td>            <a class="local col2 ref" href="#132User" title='User' data-ref="132User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>() == <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>) {</td></tr>
<tr><th id="231">231</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="133Reg" title='Reg' data-type='unsigned int' data-ref="133Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#132User" title='User' data-ref="132User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="232">232</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>)) {</td></tr>
<tr><th id="233">233</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="134RegRC" title='RegRC' data-type='const llvm::TargetRegisterClass *' data-ref="134RegRC">RegRC</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>);</td></tr>
<tr><th id="234">234</th><td>            <b>if</b> (<a class="local col4 ref" href="#134RegRC" title='RegRC' data-ref="134RegRC">RegRC</a> == <a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a>) {</td></tr>
<tr><th id="235">235</th><td>              <a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a> = <a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>;</td></tr>
<tr><th id="236">236</th><td>              <a class="local col2 ref" href="#122MIB" title='MIB' data-ref="122MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="237">237</th><td>              <b>break</b>;</td></tr>
<tr><th id="238">238</th><td>            }</td></tr>
<tr><th id="239">239</th><td>          }</td></tr>
<tr><th id="240">240</th><td>        }</td></tr>
<tr><th id="241">241</th><td>      }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>    <i>// Create the result registers for this node and add the result regs to</i></td></tr>
<tr><th id="244">244</th><td><i>    // the machine instruction.</i></td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a> == <var>0</var>) {</td></tr>
<tr><th id="246">246</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;Isn&apos;t a register operand!&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;Isn&apos;t a register operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 246, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a> &amp;&amp; <q>"Isn't a register operand!"</q>);</td></tr>
<tr><th id="247">247</th><td>      <a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a>);</td></tr>
<tr><th id="248">248</th><td>      <a class="local col2 ref" href="#122MIB" title='MIB' data-ref="122MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="249">249</th><td>    }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <i>// If this def corresponds to a result of the SDNode insert the VRBase into</i></td></tr>
<tr><th id="252">252</th><td><i>    // the lookup map.</i></td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> &lt; <a class="local col7 ref" href="#127NumResults" title='NumResults' data-ref="127NumResults">NumResults</a>) {</td></tr>
<tr><th id="254">254</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="135Op" title='Op' data-type='llvm::SDValue' data-ref="135Op">Op</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#121Node" title='Node' data-ref="121Node">Node</a>, <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>);</td></tr>
<tr><th id="255">255</th><td>      <b>if</b> (<a class="local col4 ref" href="#124IsClone" title='IsClone' data-ref="124IsClone">IsClone</a>)</td></tr>
<tr><th id="256">256</th><td>        <a class="local col6 ref" href="#126VRBaseMap" title='VRBaseMap' data-ref="126VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col5 ref" href="#135Op" title='Op' data-ref="135Op">Op</a>);</td></tr>
<tr><th id="257">257</th><td>      <em>bool</em> <dfn class="local col6 decl" id="136isNew" title='isNew' data-type='bool' data-ref="136isNew">isNew</dfn> = <a class="local col6 ref" href="#126VRBaseMap" title='VRBaseMap' data-ref="126VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#135Op" title='Op' data-ref="135Op">Op</a></span>, <span class='refarg'><a class="local col9 ref" href="#129VRBase" title='VRBase' data-ref="129VRBase">VRBase</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="258">258</th><td>      (<em>void</em>)<a class="local col6 ref" href="#136isNew" title='isNew' data-ref="136isNew">isNew</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="259">259</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNew &amp;&amp; &quot;Node emitted out of order - early&quot;) ? void (0) : __assert_fail (&quot;isNew &amp;&amp; \&quot;Node emitted out of order - early\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 259, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#136isNew" title='isNew' data-ref="136isNew">isNew</a> &amp;&amp; <q>"Node emitted out of order - early"</q>);</td></tr>
<tr><th id="260">260</th><td>    }</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i class="doc">/// getVR - Return the virtual register corresponding to the specified result</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">/// of the specified node.</i></td></tr>
<tr><th id="266">266</th><td><em>unsigned</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" title='llvm::InstrEmitter::getVR' data-ref="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE">getVR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="137Op" title='Op' data-type='llvm::SDValue' data-ref="137Op">Op</dfn>,</td></tr>
<tr><th id="267">267</th><td>                             <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="138VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="138VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="268">268</th><td>  <b>if</b> (<a class="local col7 ref" href="#137Op" title='Op' data-ref="137Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue15isMachineOpcodeEv" title='llvm::SDValue::isMachineOpcode' data-ref="_ZNK4llvm7SDValue15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="269">269</th><td>      <a class="local col7 ref" href="#137Op" title='Op' data-ref="137Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue16getMachineOpcodeEv" title='llvm::SDValue::getMachineOpcode' data-ref="_ZNK4llvm7SDValue16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>) {</td></tr>
<tr><th id="270">270</th><td>    <i>// Add an IMPLICIT_DEF instruction before every use.</i></td></tr>
<tr><th id="271">271</th><td><i>    // IMPLICIT_DEF can produce any type of result so its MCInstrDesc</i></td></tr>
<tr><th id="272">272</th><td><i>    // does not include operand register class info.</i></td></tr>
<tr><th id="273">273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="139RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="139RC">RC</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(</td></tr>
<tr><th id="274">274</th><td>        <a class="local col7 ref" href="#137Op" title='Op' data-ref="137Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getSimpleValueTypeEv" title='llvm::SDValue::getSimpleValueType' data-ref="_ZNK4llvm7SDValue18getSimpleValueTypeEv">getSimpleValueType</a>(), <a class="local col7 ref" href="#137Op" title='Op' data-ref="137Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>());</td></tr>
<tr><th id="275">275</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="140VReg" title='VReg' data-type='unsigned int' data-ref="140VReg">VReg</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#139RC" title='RC' data-ref="139RC">RC</a>);</td></tr>
<tr><th id="276">276</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col7 ref" href="#137Op" title='Op' data-ref="137Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue11getDebugLocEv" title='llvm::SDValue::getDebugLoc' data-ref="_ZNK4llvm7SDValue11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="277">277</th><td>            <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="local col0 ref" href="#140VReg" title='VReg' data-ref="140VReg">VReg</a>);</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <a class="local col0 ref" href="#140VReg" title='VReg' data-ref="140VReg">VReg</a>;</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SDValue,unsignedint,llvm::DenseMapInfo{llvm::SDValue},llvm::detail::DenseMapPair{llvm::SDValue,unsignedint}},l1023890" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt; &gt;, llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SDValue,unsignedint,llvm::DenseMapInfo{llvm::SDValue},llvm::detail::DenseMapPair{llvm::SDValue,unsignedint}},l1023890">iterator</a> <dfn class="local col1 decl" id="141I" title='I' data-type='DenseMap&lt;SDValue, unsigned int&gt;::iterator' data-ref="141I">I</dfn> = <a class="local col8 ref" href="#138VRBaseMap" title='VRBaseMap' data-ref="138VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col7 ref" href="#137Op" title='Op' data-ref="137Op">Op</a>);</td></tr>
<tr><th id="282">282</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != VRBaseMap.end() &amp;&amp; &quot;Node emitted out of order - late&quot;) ? void (0) : __assert_fail (&quot;I != VRBaseMap.end() &amp;&amp; \&quot;Node emitted out of order - late\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 282, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col8 ref" href="#138VRBaseMap" title='VRBaseMap' data-ref="138VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <q>"Node emitted out of order - late"</q>);</td></tr>
<tr><th id="283">283</th><td>  <b>return</b> <a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SDValue, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i class="doc">/// AddRegisterOperand - Add the specified register as an operand to the</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">/// specified machine instr. Insert register copies if the register is</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">/// not in the required register class.</i></td></tr>
<tr><th id="290">290</th><td><em>void</em></td></tr>
<tr><th id="291">291</th><td><a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242" title='llvm::InstrEmitter::AddRegisterOperand' data-ref="_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242">AddRegisterOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="142MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="142MIB">MIB</dfn>,</td></tr>
<tr><th id="292">292</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="143Op" title='Op' data-type='llvm::SDValue' data-ref="143Op">Op</dfn>,</td></tr>
<tr><th id="293">293</th><td>                                 <em>unsigned</em> <dfn class="local col4 decl" id="144IIOpNum" title='IIOpNum' data-type='unsigned int' data-ref="144IIOpNum">IIOpNum</dfn>,</td></tr>
<tr><th id="294">294</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col5 decl" id="145II" title='II' data-type='const llvm::MCInstrDesc *' data-ref="145II">II</dfn>,</td></tr>
<tr><th id="295">295</th><td>                                 <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="146VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="146VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="296">296</th><td>                                 <em>bool</em> <dfn class="local col7 decl" id="147IsDebug" title='IsDebug' data-type='bool' data-ref="147IsDebug">IsDebug</dfn>, <em>bool</em> <dfn class="local col8 decl" id="148IsClone" title='IsClone' data-type='bool' data-ref="148IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col9 decl" id="149IsCloned" title='IsCloned' data-type='bool' data-ref="149IsCloned">IsCloned</dfn>) {</td></tr>
<tr><th id="297">297</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.getValueType() != MVT::Other &amp;&amp; Op.getValueType() != MVT::Glue &amp;&amp; &quot;Chain and glue operands should occur at end of operand list!&quot;) ? void (0) : __assert_fail (&quot;Op.getValueType() != MVT::Other &amp;&amp; Op.getValueType() != MVT::Glue &amp;&amp; \&quot;Chain and glue operands should occur at end of operand list!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 299, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> &amp;&amp;</td></tr>
<tr><th id="298">298</th><td>         <a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> &amp;&amp;</td></tr>
<tr><th id="299">299</th><td>         <q>"Chain and glue operands should occur at end of operand list!"</q>);</td></tr>
<tr><th id="300">300</th><td>  <i>// Get/emit the operand.</i></td></tr>
<tr><th id="301">301</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150VReg" title='VReg' data-type='unsigned int' data-ref="150VReg">VReg</dfn> = <a class="member" href="#_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" title='llvm::InstrEmitter::getVR' data-ref="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE">getVR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>, <span class='refarg'><a class="local col6 ref" href="#146VRBaseMap" title='VRBaseMap' data-ref="146VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="151MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="151MCID">MCID</dfn> = <a class="local col2 ref" href="#142MIB" title='MIB' data-ref="142MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="304">304</th><td>  <em>bool</em> <dfn class="local col2 decl" id="152isOptDef" title='isOptDef' data-type='bool' data-ref="152isOptDef">isOptDef</dfn> = <a class="local col4 ref" href="#144IIOpNum" title='IIOpNum' data-ref="144IIOpNum">IIOpNum</a> &lt; <a class="local col1 ref" href="#151MCID" title='MCID' data-ref="151MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="305">305</th><td>    <a class="local col1 ref" href="#151MCID" title='MCID' data-ref="151MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#144IIOpNum" title='IIOpNum' data-ref="144IIOpNum">IIOpNum</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>();</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>// If the instruction requires a register in a different class, create</i></td></tr>
<tr><th id="308">308</th><td><i>  // a new virtual register and copy the value into it, but first attempt to</i></td></tr>
<tr><th id="309">309</th><td><i>  // shrink VReg's register class within reason.  For example, if VReg == GR32</i></td></tr>
<tr><th id="310">310</th><td><i>  // and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</i></td></tr>
<tr><th id="311">311</th><td>  <b>if</b> (<a class="local col5 ref" href="#145II" title='II' data-ref="145II">II</a>) {</td></tr>
<tr><th id="312">312</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="153OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="153OpRC">OpRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col4 ref" href="#144IIOpNum" title='IIOpNum' data-ref="144IIOpNum">IIOpNum</a> &lt; <a class="local col5 ref" href="#145II" title='II' data-ref="145II">II</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="314">314</th><td>      <a class="local col3 ref" href="#153OpRC" title='OpRC' data-ref="153OpRC">OpRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(*<a class="local col5 ref" href="#145II" title='II' data-ref="145II">II</a>, <a class="local col4 ref" href="#144IIOpNum" title='IIOpNum' data-ref="144IIOpNum">IIOpNum</a>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>, *<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="local col3 ref" href="#153OpRC" title='OpRC' data-ref="153OpRC">OpRC</a>) {</td></tr>
<tr><th id="317">317</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="154ConstrainedRC" title='ConstrainedRC' data-type='const llvm::TargetRegisterClass *' data-ref="154ConstrainedRC">ConstrainedRC</dfn></td></tr>
<tr><th id="318">318</th><td>        = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col0 ref" href="#150VReg" title='VReg' data-ref="150VReg">VReg</a>, <a class="local col3 ref" href="#153OpRC" title='OpRC' data-ref="153OpRC">OpRC</a>, <a class="tu ref" href="#MinRCSize" title='MinRCSize' data-use='r' data-ref="MinRCSize">MinRCSize</a>);</td></tr>
<tr><th id="319">319</th><td>      <b>if</b> (!<a class="local col4 ref" href="#154ConstrainedRC" title='ConstrainedRC' data-ref="154ConstrainedRC">ConstrainedRC</a>) {</td></tr>
<tr><th id="320">320</th><td>        <a class="local col3 ref" href="#153OpRC" title='OpRC' data-ref="153OpRC">OpRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(<a class="local col3 ref" href="#153OpRC" title='OpRC' data-ref="153OpRC">OpRC</a>);</td></tr>
<tr><th id="321">321</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpRC &amp;&amp; &quot;Constraints cannot be fulfilled for allocation&quot;) ? void (0) : __assert_fail (&quot;OpRC &amp;&amp; \&quot;Constraints cannot be fulfilled for allocation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#153OpRC" title='OpRC' data-ref="153OpRC">OpRC</a> &amp;&amp; <q>"Constraints cannot be fulfilled for allocation"</q>);</td></tr>
<tr><th id="322">322</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="155NewVReg" title='NewVReg' data-type='unsigned int' data-ref="155NewVReg">NewVReg</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#153OpRC" title='OpRC' data-ref="153OpRC">OpRC</a>);</td></tr>
<tr><th id="323">323</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="324">324</th><td>                <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col5 ref" href="#155NewVReg" title='NewVReg' data-ref="155NewVReg">NewVReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#150VReg" title='VReg' data-ref="150VReg">VReg</a>);</td></tr>
<tr><th id="325">325</th><td>        <a class="local col0 ref" href="#150VReg" title='VReg' data-ref="150VReg">VReg</a> = <a class="local col5 ref" href="#155NewVReg" title='NewVReg' data-ref="155NewVReg">NewVReg</a>;</td></tr>
<tr><th id="326">326</th><td>      } <b>else</b> {</td></tr>
<tr><th id="327">327</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ConstrainedRC-&gt;isAllocatable() &amp;&amp; &quot;Constraining an allocatable VReg produced an unallocatable class?&quot;) ? void (0) : __assert_fail (&quot;ConstrainedRC-&gt;isAllocatable() &amp;&amp; \&quot;Constraining an allocatable VReg produced an unallocatable class?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 328, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#154ConstrainedRC" title='ConstrainedRC' data-ref="154ConstrainedRC">ConstrainedRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>() &amp;&amp;</td></tr>
<tr><th id="328">328</th><td>           <q>"Constraining an allocatable VReg produced an unallocatable class?"</q>);</td></tr>
<tr><th id="329">329</th><td>      }</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i>// If this value has only one use, that use is a kill. This is a</i></td></tr>
<tr><th id="334">334</th><td><i>  // conservative approximation. InstrEmitter does trivial coalescing</i></td></tr>
<tr><th id="335">335</th><td><i>  // with CopyFromReg nodes, so don't emit kill flags for them.</i></td></tr>
<tr><th id="336">336</th><td><i>  // Avoid kill flags on Schedule cloned nodes, since there will be</i></td></tr>
<tr><th id="337">337</th><td><i>  // multiple uses.</i></td></tr>
<tr><th id="338">338</th><td><i>  // Tied operands are never killed, so we need to check that. And that</i></td></tr>
<tr><th id="339">339</th><td><i>  // means we need to determine the index of the operand.</i></td></tr>
<tr><th id="340">340</th><td>  <em>bool</em> <dfn class="local col6 decl" id="156isKill" title='isKill' data-type='bool' data-ref="156isKill">isKill</dfn> = <a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>() &amp;&amp;</td></tr>
<tr><th id="341">341</th><td>                <a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a> &amp;&amp;</td></tr>
<tr><th id="342">342</th><td>                !<a class="local col7 ref" href="#147IsDebug" title='IsDebug' data-ref="147IsDebug">IsDebug</a> &amp;&amp;</td></tr>
<tr><th id="343">343</th><td>                !(<a class="local col8 ref" href="#148IsClone" title='IsClone' data-ref="148IsClone">IsClone</a> || <a class="local col9 ref" href="#149IsCloned" title='IsCloned' data-ref="149IsCloned">IsCloned</a>);</td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="local col6 ref" href="#156isKill" title='isKill' data-ref="156isKill">isKill</a>) {</td></tr>
<tr><th id="345">345</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="157Idx" title='Idx' data-type='unsigned int' data-ref="157Idx">Idx</dfn> = <a class="local col2 ref" href="#142MIB" title='MIB' data-ref="142MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="346">346</th><td>    <b>while</b> (<a class="local col7 ref" href="#157Idx" title='Idx' data-ref="157Idx">Idx</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="347">347</th><td>           <a class="local col2 ref" href="#142MIB" title='MIB' data-ref="142MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#157Idx" title='Idx' data-ref="157Idx">Idx</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="348">348</th><td>           <a class="local col2 ref" href="#142MIB" title='MIB' data-ref="142MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#157Idx" title='Idx' data-ref="157Idx">Idx</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="349">349</th><td>      --<a class="local col7 ref" href="#157Idx" title='Idx' data-ref="157Idx">Idx</a>;</td></tr>
<tr><th id="350">350</th><td>    <em>bool</em> <dfn class="local col8 decl" id="158isTied" title='isTied' data-type='bool' data-ref="158isTied">isTied</dfn> = <a class="local col1 ref" href="#151MCID" title='MCID' data-ref="151MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col7 ref" href="#157Idx" title='Idx' data-ref="157Idx">Idx</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>;</td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (<a class="local col8 ref" href="#158isTied" title='isTied' data-ref="158isTied">isTied</a>)</td></tr>
<tr><th id="352">352</th><td>      <a class="local col6 ref" href="#156isKill" title='isKill' data-ref="156isKill">isKill</a> = <b>false</b>;</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <a class="local col2 ref" href="#142MIB" title='MIB' data-ref="142MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#150VReg" title='VReg' data-ref="150VReg">VReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<a class="local col2 ref" href="#152isOptDef" title='isOptDef' data-ref="152isOptDef">isOptDef</a>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#156isKill" title='isKill' data-ref="156isKill">isKill</a>) |</td></tr>
<tr><th id="356">356</th><td>             <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getDebugRegStateEb" title='llvm::getDebugRegState' data-ref="_ZN4llvm16getDebugRegStateEb">getDebugRegState</a>(<a class="local col7 ref" href="#147IsDebug" title='IsDebug' data-ref="147IsDebug">IsDebug</a>));</td></tr>
<tr><th id="357">357</th><td>}</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i class="doc">/// AddOperand - Add the specified operand to the specified machine instr.  II</i></td></tr>
<tr><th id="360">360</th><td><i class="doc">/// specifies the instruction information for the node, and IIOpNum is the</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">/// operand number (in the II) that we are adding.</i></td></tr>
<tr><th id="362">362</th><td><em>void</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="159MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="159MIB">MIB</dfn>,</td></tr>
<tr><th id="363">363</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="160Op" title='Op' data-type='llvm::SDValue' data-ref="160Op">Op</dfn>,</td></tr>
<tr><th id="364">364</th><td>                              <em>unsigned</em> <dfn class="local col1 decl" id="161IIOpNum" title='IIOpNum' data-type='unsigned int' data-ref="161IIOpNum">IIOpNum</dfn>,</td></tr>
<tr><th id="365">365</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col2 decl" id="162II" title='II' data-type='const llvm::MCInstrDesc *' data-ref="162II">II</dfn>,</td></tr>
<tr><th id="366">366</th><td>                              <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="163VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="163VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="367">367</th><td>                              <em>bool</em> <dfn class="local col4 decl" id="164IsDebug" title='IsDebug' data-type='bool' data-ref="164IsDebug">IsDebug</dfn>, <em>bool</em> <dfn class="local col5 decl" id="165IsClone" title='IsClone' data-type='bool' data-ref="165IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col6 decl" id="166IsCloned" title='IsCloned' data-type='bool' data-ref="166IsCloned">IsCloned</dfn>) {</td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (<a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue15isMachineOpcodeEv" title='llvm::SDValue::isMachineOpcode' data-ref="_ZNK4llvm7SDValue15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="369">369</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242" title='llvm::InstrEmitter::AddRegisterOperand' data-ref="_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242">AddRegisterOperand</a>(<span class='refarg'><a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>, <a class="local col1 ref" href="#161IIOpNum" title='IIOpNum' data-ref="161IIOpNum">IIOpNum</a>, <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>, <span class='refarg'><a class="local col3 ref" href="#163VRBaseMap" title='VRBaseMap' data-ref="163VRBaseMap">VRBaseMap</a></span>,</td></tr>
<tr><th id="370">370</th><td>                       <a class="local col4 ref" href="#164IsDebug" title='IsDebug' data-ref="164IsDebug">IsDebug</a>, <a class="local col5 ref" href="#165IsClone" title='IsClone' data-ref="165IsClone">IsClone</a>, <a class="local col6 ref" href="#166IsCloned" title='IsCloned' data-ref="166IsCloned">IsCloned</a>);</td></tr>
<tr><th id="371">371</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="167C" title='C' data-type='llvm::ConstantSDNode *' data-ref="167C"><a class="local col7 ref" href="#167C" title='C' data-ref="167C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="372">372</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#167C" title='C' data-ref="167C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="373">373</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col8 decl" id="168F" title='F' data-type='llvm::ConstantFPSDNode *' data-ref="168F"><a class="local col8 ref" href="#168F" title='F' data-ref="168F">F</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="374">374</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE" title='llvm::MachineInstrBuilder::addFPImm' data-ref="_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE">addFPImm</a>(<a class="local col8 ref" href="#168F" title='F' data-ref="168F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode18getConstantFPValueEv" title='llvm::ConstantFPSDNode::getConstantFPValue' data-ref="_ZNK4llvm16ConstantFPSDNode18getConstantFPValueEv">getConstantFPValue</a>());</td></tr>
<tr><th id="375">375</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col9 decl" id="169R" title='R' data-type='llvm::RegisterSDNode *' data-ref="169R"><a class="local col9 ref" href="#169R" title='R' data-ref="169R">R</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="376">376</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="170VReg" title='VReg' data-type='unsigned int' data-ref="170VReg">VReg</dfn> = <a class="local col9 ref" href="#169R" title='R' data-ref="169R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="377">377</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="171OpVT" title='OpVT' data-type='llvm::MVT' data-ref="171OpVT">OpVT</dfn> = <a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getSimpleValueTypeEv" title='llvm::SDValue::getSimpleValueType' data-ref="_ZNK4llvm7SDValue18getSimpleValueTypeEv">getSimpleValueType</a>();</td></tr>
<tr><th id="378">378</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="172IIRC" title='IIRC' data-type='const llvm::TargetRegisterClass *' data-ref="172IIRC">IIRC</dfn> =</td></tr>
<tr><th id="379">379</th><td>        <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a> ? <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(*<a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>, <a class="local col1 ref" href="#161IIOpNum" title='IIOpNum' data-ref="161IIOpNum">IIOpNum</a>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>, *<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>))</td></tr>
<tr><th id="380">380</th><td>           : <b>nullptr</b>;</td></tr>
<tr><th id="381">381</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="173OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="173OpRC">OpRC</dfn> =</td></tr>
<tr><th id="382">382</th><td>        <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#171OpVT" title='OpVT' data-ref="171OpVT">OpVT</a>)</td></tr>
<tr><th id="383">383</th><td>            ? <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#171OpVT" title='OpVT' data-ref="171OpVT">OpVT</a>,</td></tr>
<tr><th id="384">384</th><td>                                  <a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>() ||</td></tr>
<tr><th id="385">385</th><td>                                      (<a class="local col2 ref" href="#172IIRC" title='IIRC' data-ref="172IIRC">IIRC</a> &amp;&amp; <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::isDivergentRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE">isDivergentRegClass</a>(<a class="local col2 ref" href="#172IIRC" title='IIRC' data-ref="172IIRC">IIRC</a>)))</td></tr>
<tr><th id="386">386</th><td>            : <b>nullptr</b>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (<a class="local col3 ref" href="#173OpRC" title='OpRC' data-ref="173OpRC">OpRC</a> &amp;&amp; <a class="local col2 ref" href="#172IIRC" title='IIRC' data-ref="172IIRC">IIRC</a> &amp;&amp; <a class="local col3 ref" href="#173OpRC" title='OpRC' data-ref="173OpRC">OpRC</a> != <a class="local col2 ref" href="#172IIRC" title='IIRC' data-ref="172IIRC">IIRC</a> &amp;&amp;</td></tr>
<tr><th id="389">389</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#170VReg" title='VReg' data-ref="170VReg">VReg</a>)) {</td></tr>
<tr><th id="390">390</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="174NewVReg" title='NewVReg' data-type='unsigned int' data-ref="174NewVReg">NewVReg</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#172IIRC" title='IIRC' data-ref="172IIRC">IIRC</a>);</td></tr>
<tr><th id="391">391</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="392">392</th><td>               <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col4 ref" href="#174NewVReg" title='NewVReg' data-ref="174NewVReg">NewVReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#170VReg" title='VReg' data-ref="170VReg">VReg</a>);</td></tr>
<tr><th id="393">393</th><td>      <a class="local col0 ref" href="#170VReg" title='VReg' data-ref="170VReg">VReg</a> = <a class="local col4 ref" href="#174NewVReg" title='NewVReg' data-ref="174NewVReg">NewVReg</a>;</td></tr>
<tr><th id="394">394</th><td>    }</td></tr>
<tr><th id="395">395</th><td>    <i>// Turn additional physreg operands into implicit uses on non-variadic</i></td></tr>
<tr><th id="396">396</th><td><i>    // instructions. This is used by call and return instructions passing</i></td></tr>
<tr><th id="397">397</th><td><i>    // arguments in registers.</i></td></tr>
<tr><th id="398">398</th><td>    <em>bool</em> <dfn class="local col5 decl" id="175Imp" title='Imp' data-type='bool' data-ref="175Imp">Imp</dfn> = <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a> &amp;&amp; (<a class="local col1 ref" href="#161IIOpNum" title='IIOpNum' data-ref="161IIOpNum">IIOpNum</a> &gt;= <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() &amp;&amp; !<a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10isVariadicEv" title='llvm::MCInstrDesc::isVariadic' data-ref="_ZNK4llvm11MCInstrDesc10isVariadicEv">isVariadic</a>());</td></tr>
<tr><th id="399">399</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#170VReg" title='VReg' data-ref="170VReg">VReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getImplRegStateEb" title='llvm::getImplRegState' data-ref="_ZN4llvm15getImplRegStateEb">getImplRegState</a>(<a class="local col5 ref" href="#175Imp" title='Imp' data-ref="175Imp">Imp</a>));</td></tr>
<tr><th id="400">400</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterMaskSDNode" title='llvm::RegisterMaskSDNode' data-ref="llvm::RegisterMaskSDNode">RegisterMaskSDNode</a> *<dfn class="local col6 decl" id="176RM" title='RM' data-type='llvm::RegisterMaskSDNode *' data-ref="176RM"><a class="local col6 ref" href="#176RM" title='RM' data-ref="176RM">RM</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterMaskSDNode" title='llvm::RegisterMaskSDNode' data-ref="llvm::RegisterMaskSDNode">RegisterMaskSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="401">401</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="local col6 ref" href="#176RM" title='RM' data-ref="176RM">RM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18RegisterMaskSDNode10getRegMaskEv" title='llvm::RegisterMaskSDNode::getRegMask' data-ref="_ZNK4llvm18RegisterMaskSDNode10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="402">402</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col7 decl" id="177TGA" title='TGA' data-type='llvm::GlobalAddressSDNode *' data-ref="177TGA"><a class="local col7 ref" href="#177TGA" title='TGA' data-ref="177TGA">TGA</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="403">403</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col7 ref" href="#177TGA" title='TGA' data-ref="177TGA">TGA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getGlobalEv" title='llvm::GlobalAddressSDNode::getGlobal' data-ref="_ZNK4llvm19GlobalAddressSDNode9getGlobalEv">getGlobal</a>(), <a class="local col7 ref" href="#177TGA" title='TGA' data-ref="177TGA">TGA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getOffsetEv" title='llvm::GlobalAddressSDNode::getOffset' data-ref="_ZNK4llvm19GlobalAddressSDNode9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="404">404</th><td>                         <a class="local col7 ref" href="#177TGA" title='TGA' data-ref="177TGA">TGA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode14getTargetFlagsEv" title='llvm::GlobalAddressSDNode::getTargetFlags' data-ref="_ZNK4llvm19GlobalAddressSDNode14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="405">405</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BasicBlockSDNode" title='llvm::BasicBlockSDNode' data-ref="llvm::BasicBlockSDNode">BasicBlockSDNode</a> *<dfn class="local col8 decl" id="178BBNode" title='BBNode' data-type='llvm::BasicBlockSDNode *' data-ref="178BBNode"><a class="local col8 ref" href="#178BBNode" title='BBNode' data-ref="178BBNode">BBNode</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BasicBlockSDNode" title='llvm::BasicBlockSDNode' data-ref="llvm::BasicBlockSDNode">BasicBlockSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="406">406</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col8 ref" href="#178BBNode" title='BBNode' data-ref="178BBNode">BBNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16BasicBlockSDNode13getBasicBlockEv" title='llvm::BasicBlockSDNode::getBasicBlock' data-ref="_ZNK4llvm16BasicBlockSDNode13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="407">407</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a> *<dfn class="local col9 decl" id="179FI" title='FI' data-type='llvm::FrameIndexSDNode *' data-ref="179FI"><a class="local col9 ref" href="#179FI" title='FI' data-ref="179FI">FI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="408">408</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#179FI" title='FI' data-ref="179FI">FI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="409">409</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::JumpTableSDNode" title='llvm::JumpTableSDNode' data-ref="llvm::JumpTableSDNode">JumpTableSDNode</a> *<dfn class="local col0 decl" id="180JT" title='JT' data-type='llvm::JumpTableSDNode *' data-ref="180JT"><a class="local col0 ref" href="#180JT" title='JT' data-ref="180JT">JT</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::JumpTableSDNode" title='llvm::JumpTableSDNode' data-ref="llvm::JumpTableSDNode">JumpTableSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="410">410</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjh" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjh">addJumpTableIndex</a>(<a class="local col0 ref" href="#180JT" title='JT' data-ref="180JT">JT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm15JumpTableSDNode8getIndexEv" title='llvm::JumpTableSDNode::getIndex' data-ref="_ZNK4llvm15JumpTableSDNode8getIndexEv">getIndex</a>(), <a class="local col0 ref" href="#180JT" title='JT' data-ref="180JT">JT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm15JumpTableSDNode14getTargetFlagsEv" title='llvm::JumpTableSDNode::getTargetFlags' data-ref="_ZNK4llvm15JumpTableSDNode14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="411">411</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a> *<dfn class="local col1 decl" id="181CP" title='CP' data-type='llvm::ConstantPoolSDNode *' data-ref="181CP"><a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="412">412</th><td>    <em>int</em> <dfn class="local col2 decl" id="182Offset" title='Offset' data-type='int' data-ref="182Offset">Offset</dfn> = <a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode9getOffsetEv" title='llvm::ConstantPoolSDNode::getOffset' data-ref="_ZNK4llvm18ConstantPoolSDNode9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="413">413</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="183Align" title='Align' data-type='unsigned int' data-ref="183Align">Align</dfn> = <a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode12getAlignmentEv" title='llvm::ConstantPoolSDNode::getAlignment' data-ref="_ZNK4llvm18ConstantPoolSDNode12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="414">414</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="184Type" title='Type' data-type='llvm::Type *' data-ref="184Type">Type</dfn> = <a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode7getTypeEv" title='llvm::ConstantPoolSDNode::getType' data-ref="_ZNK4llvm18ConstantPoolSDNode7getTypeEv">getType</a>();</td></tr>
<tr><th id="415">415</th><td>    <i>// MachineConstantPool wants an explicit alignment.</i></td></tr>
<tr><th id="416">416</th><td>    <b>if</b> (<a class="local col3 ref" href="#183Align" title='Align' data-ref="183Align">Align</a> == <var>0</var>) {</td></tr>
<tr><th id="417">417</th><td>      <a class="local col3 ref" href="#183Align" title='Align' data-ref="183Align">Align</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="local col4 ref" href="#184Type" title='Type' data-ref="184Type">Type</a>);</td></tr>
<tr><th id="418">418</th><td>      <b>if</b> (<a class="local col3 ref" href="#183Align" title='Align' data-ref="183Align">Align</a> == <var>0</var>) {</td></tr>
<tr><th id="419">419</th><td>        <i>// Alignment of vector types.  FIXME!</i></td></tr>
<tr><th id="420">420</th><td>        <a class="local col3 ref" href="#183Align" title='Align' data-ref="183Align">Align</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col4 ref" href="#184Type" title='Type' data-ref="184Type">Type</a>);</td></tr>
<tr><th id="421">421</th><td>      }</td></tr>
<tr><th id="422">422</th><td>    }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="185Idx" title='Idx' data-type='unsigned int' data-ref="185Idx">Idx</dfn>;</td></tr>
<tr><th id="425">425</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col6 decl" id="186MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="186MCP">MCP</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="426">426</th><td>    <b>if</b> (<a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode26isMachineConstantPoolEntryEv" title='llvm::ConstantPoolSDNode::isMachineConstantPoolEntry' data-ref="_ZNK4llvm18ConstantPoolSDNode26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>())</td></tr>
<tr><th id="427">427</th><td>      <a class="local col5 ref" href="#185Idx" title='Idx' data-ref="185Idx">Idx</a> = <a class="local col6 ref" href="#186MCP" title='MCP' data-ref="186MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj">getConstantPoolIndex</a>(<a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode15getMachineCPValEv" title='llvm::ConstantPoolSDNode::getMachineCPVal' data-ref="_ZNK4llvm18ConstantPoolSDNode15getMachineCPValEv">getMachineCPVal</a>(), <a class="local col3 ref" href="#183Align" title='Align' data-ref="183Align">Align</a>);</td></tr>
<tr><th id="428">428</th><td>    <b>else</b></td></tr>
<tr><th id="429">429</th><td>      <a class="local col5 ref" href="#185Idx" title='Idx' data-ref="185Idx">Idx</a> = <a class="local col6 ref" href="#186MCP" title='MCP' data-ref="186MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode11getConstValEv" title='llvm::ConstantPoolSDNode::getConstVal' data-ref="_ZNK4llvm18ConstantPoolSDNode11getConstValEv">getConstVal</a>(), <a class="local col3 ref" href="#183Align" title='Align' data-ref="183Align">Align</a>);</td></tr>
<tr><th id="430">430</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih">addConstantPoolIndex</a>(<a class="local col5 ref" href="#185Idx" title='Idx' data-ref="185Idx">Idx</a>, <a class="local col2 ref" href="#182Offset" title='Offset' data-ref="182Offset">Offset</a>, <a class="local col1 ref" href="#181CP" title='CP' data-ref="181CP">CP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode14getTargetFlagsEv" title='llvm::ConstantPoolSDNode::getTargetFlags' data-ref="_ZNK4llvm18ConstantPoolSDNode14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="431">431</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ExternalSymbolSDNode" title='llvm::ExternalSymbolSDNode' data-ref="llvm::ExternalSymbolSDNode">ExternalSymbolSDNode</a> *<dfn class="local col7 decl" id="187ES" title='ES' data-type='llvm::ExternalSymbolSDNode *' data-ref="187ES"><a class="local col7 ref" href="#187ES" title='ES' data-ref="187ES">ES</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ExternalSymbolSDNode" title='llvm::ExternalSymbolSDNode' data-ref="llvm::ExternalSymbolSDNode">ExternalSymbolSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="432">432</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<a class="local col7 ref" href="#187ES" title='ES' data-ref="187ES">ES</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm20ExternalSymbolSDNode9getSymbolEv" title='llvm::ExternalSymbolSDNode::getSymbol' data-ref="_ZNK4llvm20ExternalSymbolSDNode9getSymbolEv">getSymbol</a>(), <a class="local col7 ref" href="#187ES" title='ES' data-ref="187ES">ES</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm20ExternalSymbolSDNode14getTargetFlagsEv" title='llvm::ExternalSymbolSDNode::getTargetFlags' data-ref="_ZNK4llvm20ExternalSymbolSDNode14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="433">433</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col8 decl" id="188SymNode" title='SymNode' data-type='llvm::MCSymbolSDNode *' data-ref="188SymNode"><a class="local col8 ref" href="#188SymNode" title='SymNode' data-ref="188SymNode">SymNode</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MCSymbolSDNode" title='llvm::MCSymbolSDNode' data-ref="llvm::MCSymbolSDNode">MCSymbolSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="434">434</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col8 ref" href="#188SymNode" title='SymNode' data-ref="188SymNode">SymNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14MCSymbolSDNode11getMCSymbolEv" title='llvm::MCSymbolSDNode::getMCSymbol' data-ref="_ZNK4llvm14MCSymbolSDNode11getMCSymbolEv">getMCSymbol</a>());</td></tr>
<tr><th id="435">435</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BlockAddressSDNode" title='llvm::BlockAddressSDNode' data-ref="llvm::BlockAddressSDNode">BlockAddressSDNode</a> *<dfn class="local col9 decl" id="189BA" title='BA' data-type='llvm::BlockAddressSDNode *' data-ref="189BA"><a class="local col9 ref" href="#189BA" title='BA' data-ref="189BA">BA</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BlockAddressSDNode" title='llvm::BlockAddressSDNode' data-ref="llvm::BlockAddressSDNode">BlockAddressSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="436">436</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElh" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElh">addBlockAddress</a>(<a class="local col9 ref" href="#189BA" title='BA' data-ref="189BA">BA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18BlockAddressSDNode15getBlockAddressEv" title='llvm::BlockAddressSDNode::getBlockAddress' data-ref="_ZNK4llvm18BlockAddressSDNode15getBlockAddressEv">getBlockAddress</a>(),</td></tr>
<tr><th id="437">437</th><td>                        <a class="local col9 ref" href="#189BA" title='BA' data-ref="189BA">BA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18BlockAddressSDNode9getOffsetEv" title='llvm::BlockAddressSDNode::getOffset' data-ref="_ZNK4llvm18BlockAddressSDNode9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="438">438</th><td>                        <a class="local col9 ref" href="#189BA" title='BA' data-ref="189BA">BA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18BlockAddressSDNode14getTargetFlagsEv" title='llvm::BlockAddressSDNode::getTargetFlags' data-ref="_ZNK4llvm18BlockAddressSDNode14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="439">439</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::TargetIndexSDNode" title='llvm::TargetIndexSDNode' data-ref="llvm::TargetIndexSDNode">TargetIndexSDNode</a> *<dfn class="local col0 decl" id="190TI" title='TI' data-type='llvm::TargetIndexSDNode *' data-ref="190TI"><a class="local col0 ref" href="#190TI" title='TI' data-ref="190TI">TI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::TargetIndexSDNode" title='llvm::TargetIndexSDNode' data-ref="llvm::TargetIndexSDNode">TargetIndexSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a></span>)) {</td></tr>
<tr><th id="440">440</th><td>    <a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder14addTargetIndexEjlh" title='llvm::MachineInstrBuilder::addTargetIndex' data-ref="_ZNK4llvm19MachineInstrBuilder14addTargetIndexEjlh">addTargetIndex</a>(<a class="local col0 ref" href="#190TI" title='TI' data-ref="190TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17TargetIndexSDNode8getIndexEv" title='llvm::TargetIndexSDNode::getIndex' data-ref="_ZNK4llvm17TargetIndexSDNode8getIndexEv">getIndex</a>(), <a class="local col0 ref" href="#190TI" title='TI' data-ref="190TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17TargetIndexSDNode9getOffsetEv" title='llvm::TargetIndexSDNode::getOffset' data-ref="_ZNK4llvm17TargetIndexSDNode9getOffsetEv">getOffset</a>(), <a class="local col0 ref" href="#190TI" title='TI' data-ref="190TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17TargetIndexSDNode14getTargetFlagsEv" title='llvm::TargetIndexSDNode::getTargetFlags' data-ref="_ZNK4llvm17TargetIndexSDNode14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="441">441</th><td>  } <b>else</b> {</td></tr>
<tr><th id="442">442</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.getValueType() != MVT::Other &amp;&amp; Op.getValueType() != MVT::Glue &amp;&amp; &quot;Chain and glue operands should occur at end of operand list!&quot;) ? void (0) : __assert_fail (&quot;Op.getValueType() != MVT::Other &amp;&amp; Op.getValueType() != MVT::Glue &amp;&amp; \&quot;Chain and glue operands should occur at end of operand list!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 444, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> &amp;&amp;</td></tr>
<tr><th id="443">443</th><td>           <a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> &amp;&amp;</td></tr>
<tr><th id="444">444</th><td>           <q>"Chain and glue operands should occur at end of operand list!"</q>);</td></tr>
<tr><th id="445">445</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242" title='llvm::InstrEmitter::AddRegisterOperand' data-ref="_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242">AddRegisterOperand</a>(<span class='refarg'><a class="local col9 ref" href="#159MIB" title='MIB' data-ref="159MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>, <a class="local col1 ref" href="#161IIOpNum" title='IIOpNum' data-ref="161IIOpNum">IIOpNum</a>, <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>, <span class='refarg'><a class="local col3 ref" href="#163VRBaseMap" title='VRBaseMap' data-ref="163VRBaseMap">VRBaseMap</a></span>,</td></tr>
<tr><th id="446">446</th><td>                       <a class="local col4 ref" href="#164IsDebug" title='IsDebug' data-ref="164IsDebug">IsDebug</a>, <a class="local col5 ref" href="#165IsClone" title='IsClone' data-ref="165IsClone">IsClone</a>, <a class="local col6 ref" href="#166IsCloned" title='IsCloned' data-ref="166IsCloned">IsCloned</a>);</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>unsigned</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE" title='llvm::InstrEmitter::ConstrainForSubReg' data-ref="_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE">ConstrainForSubReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="191VReg" title='VReg' data-type='unsigned int' data-ref="191VReg">VReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="192SubIdx" title='SubIdx' data-type='unsigned int' data-ref="192SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="451">451</th><td>                                          <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="193VT" title='VT' data-type='llvm::MVT' data-ref="193VT">VT</dfn>, <em>bool</em> <dfn class="local col4 decl" id="194isDivergent" title='isDivergent' data-type='bool' data-ref="194isDivergent">isDivergent</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="195DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="195DL">DL</dfn>) {</td></tr>
<tr><th id="452">452</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="196VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="196VRC">VRC</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#191VReg" title='VReg' data-ref="191VReg">VReg</a>);</td></tr>
<tr><th id="453">453</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="197RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="197RC">RC</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col6 ref" href="#196VRC" title='VRC' data-ref="196VRC">VRC</a>, <a class="local col2 ref" href="#192SubIdx" title='SubIdx' data-ref="192SubIdx">SubIdx</a>);</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <i>// RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</i></td></tr>
<tr><th id="456">456</th><td><i>  // within reason.</i></td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (<a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a> &amp;&amp; <a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a> != <a class="local col6 ref" href="#196VRC" title='VRC' data-ref="196VRC">VRC</a>)</td></tr>
<tr><th id="458">458</th><td>    <a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col1 ref" href="#191VReg" title='VReg' data-ref="191VReg">VReg</a>, <a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a>, <a class="tu ref" href="#MinRCSize" title='MinRCSize' data-use='r' data-ref="MinRCSize">MinRCSize</a>);</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <i>// VReg has been adjusted.  It can be used with SubIdx operands now.</i></td></tr>
<tr><th id="461">461</th><td>  <b>if</b> (<a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a>)</td></tr>
<tr><th id="462">462</th><td>    <b>return</b> <a class="local col1 ref" href="#191VReg" title='VReg' data-ref="191VReg">VReg</a>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i>// VReg couldn't be reasonably constrained.  Emit a COPY to a new virtual</i></td></tr>
<tr><th id="465">465</th><td><i>  // register instead.</i></td></tr>
<tr><th id="466">466</th><td>  <a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#193VT" title='VT' data-ref="193VT">VT</a>, <a class="local col4 ref" href="#194isDivergent" title='isDivergent' data-ref="194isDivergent">isDivergent</a>), <a class="local col2 ref" href="#192SubIdx" title='SubIdx' data-ref="192SubIdx">SubIdx</a>);</td></tr>
<tr><th id="467">467</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;No legal register class for VT supports that SubIdx&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;No legal register class for VT supports that SubIdx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 467, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a> &amp;&amp; <q>"No legal register class for VT supports that SubIdx"</q>);</td></tr>
<tr><th id="468">468</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="198NewReg" title='NewReg' data-type='unsigned int' data-ref="198NewReg">NewReg</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a>);</td></tr>
<tr><th id="469">469</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col5 ref" href="#195DL" title='DL' data-ref="195DL">DL</a>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col8 ref" href="#198NewReg" title='NewReg' data-ref="198NewReg">NewReg</a>)</td></tr>
<tr><th id="470">470</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#191VReg" title='VReg' data-ref="191VReg">VReg</a>);</td></tr>
<tr><th id="471">471</th><td>  <b>return</b> <a class="local col8 ref" href="#198NewReg" title='NewReg' data-ref="198NewReg">NewReg</a>;</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i class="doc">/// EmitSubregNode - Generate machine code for subreg nodes.</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">///</i></td></tr>
<tr><th id="476">476</th><td><em>void</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" title='llvm::InstrEmitter::EmitSubregNode' data-ref="_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb">EmitSubregNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="199Node" title='Node' data-type='llvm::SDNode *' data-ref="199Node">Node</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="200VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="200VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="478">478</th><td>                                  <em>bool</em> <dfn class="local col1 decl" id="201IsClone" title='IsClone' data-type='bool' data-ref="201IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col2 decl" id="202IsCloned" title='IsCloned' data-type='bool' data-ref="202IsCloned">IsCloned</dfn>) {</td></tr>
<tr><th id="479">479</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="203VRBase" title='VRBase' data-type='unsigned int' data-ref="203VRBase">VRBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="480">480</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="204Opc" title='Opc' data-type='unsigned int' data-ref="204Opc">Opc</dfn> = <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i>// If the node is only used by a CopyToReg and the dest reg is a vreg, use</i></td></tr>
<tr><th id="483">483</th><td><i>  // the CopyToReg'd destination register instead of creating a new vreg.</i></td></tr>
<tr><th id="484">484</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="205User" title='User' data-type='llvm::SDNode *' data-ref="205User">User</dfn> : <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZN4llvm6SDNode4usesEv">uses</a>()) {</td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (<a class="local col5 ref" href="#205User" title='User' data-ref="205User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a> &amp;&amp;</td></tr>
<tr><th id="486">486</th><td>        <a class="local col5 ref" href="#205User" title='User' data-ref="205User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>() == <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>) {</td></tr>
<tr><th id="487">487</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="206DestReg" title='DestReg' data-type='unsigned int' data-ref="206DestReg">DestReg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col5 ref" href="#205User" title='User' data-ref="205User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="488">488</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#206DestReg" title='DestReg' data-ref="206DestReg">DestReg</a>)) {</td></tr>
<tr><th id="489">489</th><td>        <a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a> = <a class="local col6 ref" href="#206DestReg" title='DestReg' data-ref="206DestReg">DestReg</a>;</td></tr>
<tr><th id="490">490</th><td>        <b>break</b>;</td></tr>
<tr><th id="491">491</th><td>      }</td></tr>
<tr><th id="492">492</th><td>    }</td></tr>
<tr><th id="493">493</th><td>  }</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <b>if</b> (<a class="local col4 ref" href="#204Opc" title='Opc' data-ref="204Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>) {</td></tr>
<tr><th id="496">496</th><td>    <i>// EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</i></td></tr>
<tr><th id="497">497</th><td><i>    // constraints on the %dst register, COPY can target all legal register</i></td></tr>
<tr><th id="498">498</th><td><i>    // classes.</i></td></tr>
<tr><th id="499">499</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="207SubIdx" title='SubIdx' data-type='unsigned int' data-ref="207SubIdx">SubIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="500">500</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="208TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="208TRC">TRC</dfn> =</td></tr>
<tr><th id="501">501</th><td>      <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>), <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>());</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="209Reg" title='Reg' data-type='unsigned int' data-ref="209Reg">Reg</dfn>;</td></tr>
<tr><th id="504">504</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="210DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="210DefMI">DefMI</dfn>;</td></tr>
<tr><th id="505">505</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col1 decl" id="211R" title='R' data-type='llvm::RegisterSDNode *' data-ref="211R">R</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<a class="local col1 ref" href="#211R" title='R' data-ref="211R">R</a> &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#211R" title='R' data-ref="211R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="507">507</th><td>      <a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a> = <a class="local col1 ref" href="#211R" title='R' data-ref="211R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="508">508</th><td>      <a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI">DefMI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="509">509</th><td>    } <b>else</b> {</td></tr>
<tr><th id="510">510</th><td>      <a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a> = <a class="local col1 ref" href="#211R" title='R' data-ref="211R">R</a> ? <a class="local col1 ref" href="#211R" title='R' data-ref="211R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>() : <a class="member" href="#_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" title='llvm::InstrEmitter::getVR' data-ref="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE">getVR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col0 ref" href="#200VRBaseMap" title='VRBaseMap' data-ref="200VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="511">511</th><td>      <a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI">DefMI</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>);</td></tr>
<tr><th id="512">512</th><td>    }</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="212SrcReg" title='SrcReg' data-type='unsigned int' data-ref="212SrcReg">SrcReg</dfn>, <dfn class="local col3 decl" id="213DstReg" title='DstReg' data-type='unsigned int' data-ref="213DstReg">DstReg</dfn>, <dfn class="local col4 decl" id="214DefSubIdx" title='DefSubIdx' data-type='unsigned int' data-ref="214DefSubIdx">DefSubIdx</dfn>;</td></tr>
<tr><th id="515">515</th><td>    <b>if</b> (<a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI">DefMI</a> &amp;&amp;</td></tr>
<tr><th id="516">516</th><td>        <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::TargetInstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</a>(*<a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI">DefMI</a>, <span class='refarg'><a class="local col2 ref" href="#212SrcReg" title='SrcReg' data-ref="212SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#213DstReg" title='DstReg' data-ref="213DstReg">DstReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#214DefSubIdx" title='DefSubIdx' data-ref="214DefSubIdx">DefSubIdx</a></span>) &amp;&amp;</td></tr>
<tr><th id="517">517</th><td>        <a class="local col7 ref" href="#207SubIdx" title='SubIdx' data-ref="207SubIdx">SubIdx</a> == <a class="local col4 ref" href="#214DefSubIdx" title='DefSubIdx' data-ref="214DefSubIdx">DefSubIdx</a> &amp;&amp;</td></tr>
<tr><th id="518">518</th><td>        <a class="local col8 ref" href="#208TRC" title='TRC' data-ref="208TRC">TRC</a> == <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#212SrcReg" title='SrcReg' data-ref="212SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="519">519</th><td>      <i>// Optimize these:</i></td></tr>
<tr><th id="520">520</th><td><i>      // r1025 = s/zext r1024, 4</i></td></tr>
<tr><th id="521">521</th><td><i>      // r1026 = extract_subreg r1025, 4</i></td></tr>
<tr><th id="522">522</th><td><i>      // to a copy</i></td></tr>
<tr><th id="523">523</th><td><i>      // r1026 = copy r1024</i></td></tr>
<tr><th id="524">524</th><td>      <a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#208TRC" title='TRC' data-ref="208TRC">TRC</a>);</td></tr>
<tr><th id="525">525</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="526">526</th><td>              <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#212SrcReg" title='SrcReg' data-ref="212SrcReg">SrcReg</a>);</td></tr>
<tr><th id="527">527</th><td>      <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col2 ref" href="#212SrcReg" title='SrcReg' data-ref="212SrcReg">SrcReg</a>);</td></tr>
<tr><th id="528">528</th><td>    } <b>else</b> {</td></tr>
<tr><th id="529">529</th><td>      <i>// Reg may not support a SubIdx sub-register, and we may need to</i></td></tr>
<tr><th id="530">530</th><td><i>      // constrain its register class or issue a COPY to a compatible register</i></td></tr>
<tr><th id="531">531</th><td><i>      // class.</i></td></tr>
<tr><th id="532">532</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>))</td></tr>
<tr><th id="533">533</th><td>        <a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a> = <a class="member" href="#_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE" title='llvm::InstrEmitter::ConstrainForSubReg' data-ref="_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE">ConstrainForSubReg</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="local col7 ref" href="#207SubIdx" title='SubIdx' data-ref="207SubIdx">SubIdx</a>,</td></tr>
<tr><th id="534">534</th><td>                                 <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getSimpleValueTypeEv" title='llvm::SDValue::getSimpleValueType' data-ref="_ZNK4llvm7SDValue18getSimpleValueTypeEv">getSimpleValueType</a>(),</td></tr>
<tr><th id="535">535</th><td>                                 <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>(), <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="536">536</th><td>      <i>// Create the destreg if it is missing.</i></td></tr>
<tr><th id="537">537</th><td>      <b>if</b> (<a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a> == <var>0</var>)</td></tr>
<tr><th id="538">538</th><td>        <a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#208TRC" title='TRC' data-ref="208TRC">TRC</a>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>      <i>// Create the extract_subreg machine instruction.</i></td></tr>
<tr><th id="541">541</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="215CopyMI" title='CopyMI' data-type='llvm::MachineInstrBuilder' data-ref="215CopyMI">CopyMI</dfn> =</td></tr>
<tr><th id="542">542</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="543">543</th><td>                  <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a>);</td></tr>
<tr><th id="544">544</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>))</td></tr>
<tr><th id="545">545</th><td>        <a class="local col5 ref" href="#215CopyMI" title='CopyMI' data-ref="215CopyMI">CopyMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <var>0</var>, <a class="local col7 ref" href="#207SubIdx" title='SubIdx' data-ref="207SubIdx">SubIdx</a>);</td></tr>
<tr><th id="546">546</th><td>      <b>else</b></td></tr>
<tr><th id="547">547</th><td>        <a class="local col5 ref" href="#215CopyMI" title='CopyMI' data-ref="215CopyMI">CopyMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="local col7 ref" href="#207SubIdx" title='SubIdx' data-ref="207SubIdx">SubIdx</a>));</td></tr>
<tr><th id="548">548</th><td>    }</td></tr>
<tr><th id="549">549</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#204Opc" title='Opc' data-ref="204Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a> ||</td></tr>
<tr><th id="550">550</th><td>             <a class="local col4 ref" href="#204Opc" title='Opc' data-ref="204Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>) {</td></tr>
<tr><th id="551">551</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="216N0" title='N0' data-type='llvm::SDValue' data-ref="216N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="552">552</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="217N1" title='N1' data-type='llvm::SDValue' data-ref="217N1">N1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="553">553</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="218N2" title='N2' data-type='llvm::SDValue' data-ref="218N2">N2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="554">554</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="219SubIdx" title='SubIdx' data-type='unsigned int' data-ref="219SubIdx">SubIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#218N2" title='N2' data-ref="218N2">N2</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <i>// Figure out the register class to create for the destreg.  It should be</i></td></tr>
<tr><th id="557">557</th><td><i>    // the largest legal register class supporting SubIdx sub-registers.</i></td></tr>
<tr><th id="558">558</th><td><i>    // RegisterCoalescer will constrain it further if it decides to eliminate</i></td></tr>
<tr><th id="559">559</th><td><i>    // the INSERT_SUBREG instruction.</i></td></tr>
<tr><th id="560">560</th><td><i>    //</i></td></tr>
<tr><th id="561">561</th><td><i>    //   %dst = INSERT_SUBREG %src, %sub, SubIdx</i></td></tr>
<tr><th id="562">562</th><td><i>    //</i></td></tr>
<tr><th id="563">563</th><td><i>    // is lowered by TwoAddressInstructionPass to:</i></td></tr>
<tr><th id="564">564</th><td><i>    //</i></td></tr>
<tr><th id="565">565</th><td><i>    //   %dst = COPY %src</i></td></tr>
<tr><th id="566">566</th><td><i>    //   %dst:SubIdx = COPY %sub</i></td></tr>
<tr><th id="567">567</th><td><i>    //</i></td></tr>
<tr><th id="568">568</th><td><i>    // There is no constraint on the %src register class.</i></td></tr>
<tr><th id="569">569</th><td><i>    //</i></td></tr>
<tr><th id="570">570</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="220SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="220SRC">SRC</dfn> =</td></tr>
<tr><th id="571">571</th><td>        <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>), <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>());</td></tr>
<tr><th id="572">572</th><td>    <a class="local col0 ref" href="#220SRC" title='SRC' data-ref="220SRC">SRC</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col0 ref" href="#220SRC" title='SRC' data-ref="220SRC">SRC</a>, <a class="local col9 ref" href="#219SubIdx" title='SubIdx' data-ref="219SubIdx">SubIdx</a>);</td></tr>
<tr><th id="573">573</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SRC &amp;&amp; &quot;No register class supports VT and SubIdx for INSERT_SUBREG&quot;) ? void (0) : __assert_fail (&quot;SRC &amp;&amp; \&quot;No register class supports VT and SubIdx for INSERT_SUBREG\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 573, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#220SRC" title='SRC' data-ref="220SRC">SRC</a> &amp;&amp; <q>"No register class supports VT and SubIdx for INSERT_SUBREG"</q>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <b>if</b> (<a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a> == <var>0</var> || !<a class="local col0 ref" href="#220SRC" title='SRC' data-ref="220SRC">SRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a>)))</td></tr>
<tr><th id="576">576</th><td>      <a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#220SRC" title='SRC' data-ref="220SRC">SRC</a>);</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>    <i>// Create the insert_subreg or subreg_to_reg machine instruction.</i></td></tr>
<tr><th id="579">579</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="221MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="221MIB">MIB</dfn> =</td></tr>
<tr><th id="580">580</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#204Opc" title='Opc' data-ref="204Opc">Opc</a>), <a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a>);</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>    <i>// If creating a subreg_to_reg, then the first input operand</i></td></tr>
<tr><th id="583">583</th><td><i>    // is an implicit value immediate, otherwise it's a register</i></td></tr>
<tr><th id="584">584</th><td>    <b>if</b> (<a class="local col4 ref" href="#204Opc" title='Opc' data-ref="204Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>) {</td></tr>
<tr><th id="585">585</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col2 decl" id="222SD" title='SD' data-type='const llvm::ConstantSDNode *' data-ref="222SD">SD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#216N0" title='N0' data-ref="216N0">N0</a></span>);</td></tr>
<tr><th id="586">586</th><td>      <a class="local col1 ref" href="#221MIB" title='MIB' data-ref="221MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#222SD" title='SD' data-ref="222SD">SD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="587">587</th><td>    } <b>else</b></td></tr>
<tr><th id="588">588</th><td>      <a class="member" href="#_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</a>(<span class='refarg'><a class="local col1 ref" href="#221MIB" title='MIB' data-ref="221MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#216N0" title='N0' data-ref="216N0">N0</a>, <var>0</var>, <b>nullptr</b>, <span class='refarg'><a class="local col0 ref" href="#200VRBaseMap" title='VRBaseMap' data-ref="200VRBaseMap">VRBaseMap</a></span>, <i>/*IsDebug=*/</i><b>false</b>,</td></tr>
<tr><th id="589">589</th><td>                 <a class="local col1 ref" href="#201IsClone" title='IsClone' data-ref="201IsClone">IsClone</a>, <a class="local col2 ref" href="#202IsCloned" title='IsCloned' data-ref="202IsCloned">IsCloned</a>);</td></tr>
<tr><th id="590">590</th><td>    <i>// Add the subregister being inserted</i></td></tr>
<tr><th id="591">591</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</a>(<span class='refarg'><a class="local col1 ref" href="#221MIB" title='MIB' data-ref="221MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#217N1" title='N1' data-ref="217N1">N1</a>, <var>0</var>, <b>nullptr</b>, <span class='refarg'><a class="local col0 ref" href="#200VRBaseMap" title='VRBaseMap' data-ref="200VRBaseMap">VRBaseMap</a></span>, <i>/*IsDebug=*/</i><b>false</b>,</td></tr>
<tr><th id="592">592</th><td>               <a class="local col1 ref" href="#201IsClone" title='IsClone' data-ref="201IsClone">IsClone</a>, <a class="local col2 ref" href="#202IsCloned" title='IsCloned' data-ref="202IsCloned">IsCloned</a>);</td></tr>
<tr><th id="593">593</th><td>    <a class="local col1 ref" href="#221MIB" title='MIB' data-ref="221MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#219SubIdx" title='SubIdx' data-ref="219SubIdx">SubIdx</a>);</td></tr>
<tr><th id="594">594</th><td>    <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#221MIB" title='MIB' data-ref="221MIB">MIB</a>);</td></tr>
<tr><th id="595">595</th><td>  } <b>else</b></td></tr>
<tr><th id="596">596</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Node is not insert_subreg, extract_subreg, or subreg_to_reg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 596)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Node is not insert_subreg, extract_subreg, or subreg_to_reg"</q>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="223Op" title='Op' data-type='llvm::SDValue' data-ref="223Op">Op</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#199Node" title='Node' data-ref="199Node">Node</a>, <var>0</var>);</td></tr>
<tr><th id="599">599</th><td>  <em>bool</em> <dfn class="local col4 decl" id="224isNew" title='isNew' data-type='bool' data-ref="224isNew">isNew</dfn> = <a class="local col0 ref" href="#200VRBaseMap" title='VRBaseMap' data-ref="200VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#223Op" title='Op' data-ref="223Op">Op</a></span>, <span class='refarg'><a class="local col3 ref" href="#203VRBase" title='VRBase' data-ref="203VRBase">VRBase</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="600">600</th><td>  (<em>void</em>)<a class="local col4 ref" href="#224isNew" title='isNew' data-ref="224isNew">isNew</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="601">601</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNew &amp;&amp; &quot;Node emitted out of order - early&quot;) ? void (0) : __assert_fail (&quot;isNew &amp;&amp; \&quot;Node emitted out of order - early\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 601, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#224isNew" title='isNew' data-ref="224isNew">isNew</a> &amp;&amp; <q>"Node emitted out of order - early"</q>);</td></tr>
<tr><th id="602">602</th><td>}</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><i class="doc">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</i></td></tr>
<tr><th id="605">605</th><td><i class="doc">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">/// register is constrained to be in a particular register class.</i></td></tr>
<tr><th id="607">607</th><td><i class="doc">///</i></td></tr>
<tr><th id="608">608</th><td><em>void</em></td></tr>
<tr><th id="609">609</th><td><a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitCopyToRegClassNode' data-ref="_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitCopyToRegClassNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="225Node" title='Node' data-type='llvm::SDNode *' data-ref="225Node">Node</dfn>,</td></tr>
<tr><th id="610">610</th><td>                                     <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="226VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="226VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="611">611</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="227VReg" title='VReg' data-type='unsigned int' data-ref="227VReg">VReg</dfn> = <a class="member" href="#_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" title='llvm::InstrEmitter::getVR' data-ref="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE">getVR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#225Node" title='Node' data-ref="225Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col6 ref" href="#226VRBaseMap" title='VRBaseMap' data-ref="226VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i>// Create the new VReg in the destination class and emit a copy.</i></td></tr>
<tr><th id="614">614</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="228DstRCIdx" title='DstRCIdx' data-type='unsigned int' data-ref="228DstRCIdx">DstRCIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#225Node" title='Node' data-ref="225Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="615">615</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="229DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="229DstRC">DstRC</dfn> =</td></tr>
<tr><th id="616">616</th><td>    <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#228DstRCIdx" title='DstRCIdx' data-ref="228DstRCIdx">DstRCIdx</a>));</td></tr>
<tr><th id="617">617</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230NewVReg" title='NewVReg' data-type='unsigned int' data-ref="230NewVReg">NewVReg</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#229DstRC" title='DstRC' data-ref="229DstRC">DstRC</a>);</td></tr>
<tr><th id="618">618</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col5 ref" href="#225Node" title='Node' data-ref="225Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>),</td></tr>
<tr><th id="619">619</th><td>    <a class="local col0 ref" href="#230NewVReg" title='NewVReg' data-ref="230NewVReg">NewVReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#227VReg" title='VReg' data-ref="227VReg">VReg</a>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="231Op" title='Op' data-type='llvm::SDValue' data-ref="231Op">Op</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#225Node" title='Node' data-ref="225Node">Node</a>, <var>0</var>);</td></tr>
<tr><th id="622">622</th><td>  <em>bool</em> <dfn class="local col2 decl" id="232isNew" title='isNew' data-type='bool' data-ref="232isNew">isNew</dfn> = <a class="local col6 ref" href="#226VRBaseMap" title='VRBaseMap' data-ref="226VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#231Op" title='Op' data-ref="231Op">Op</a></span>, <span class='refarg'><a class="local col0 ref" href="#230NewVReg" title='NewVReg' data-ref="230NewVReg">NewVReg</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="623">623</th><td>  (<em>void</em>)<a class="local col2 ref" href="#232isNew" title='isNew' data-ref="232isNew">isNew</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="624">624</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNew &amp;&amp; &quot;Node emitted out of order - early&quot;) ? void (0) : __assert_fail (&quot;isNew &amp;&amp; \&quot;Node emitted out of order - early\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 624, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#232isNew" title='isNew' data-ref="232isNew">isNew</a> &amp;&amp; <q>"Node emitted out of order - early"</q>);</td></tr>
<tr><th id="625">625</th><td>}</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><i class="doc">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">///</i></td></tr>
<tr><th id="629">629</th><td><em>void</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" title='llvm::InstrEmitter::EmitRegSequence' data-ref="_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb">EmitRegSequence</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="233Node" title='Node' data-type='llvm::SDNode *' data-ref="233Node">Node</dfn>,</td></tr>
<tr><th id="630">630</th><td>                                  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="234VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="234VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="631">631</th><td>                                  <em>bool</em> <dfn class="local col5 decl" id="235IsClone" title='IsClone' data-type='bool' data-ref="235IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col6 decl" id="236IsCloned" title='IsCloned' data-type='bool' data-ref="236IsCloned">IsCloned</dfn>) {</td></tr>
<tr><th id="632">632</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237DstRCIdx" title='DstRCIdx' data-type='unsigned int' data-ref="237DstRCIdx">DstRCIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="633">633</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="238RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="238RC">RC</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#237DstRCIdx" title='DstRCIdx' data-ref="237DstRCIdx">DstRCIdx</a>);</td></tr>
<tr><th id="634">634</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="239NewVReg" title='NewVReg' data-type='unsigned int' data-ref="239NewVReg">NewVReg</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(<a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a>));</td></tr>
<tr><th id="635">635</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="240II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="240II">II</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>);</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="241MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="241MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="local col0 ref" href="#240II" title='II' data-ref="240II">II</a>, <a class="local col9 ref" href="#239NewVReg" title='NewVReg' data-ref="239NewVReg">NewVReg</a>);</td></tr>
<tr><th id="637">637</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="242NumOps" title='NumOps' data-type='unsigned int' data-ref="242NumOps">NumOps</dfn> = <a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="638">638</th><td>  <i>// If the input pattern has a chain, then the root of the corresponding</i></td></tr>
<tr><th id="639">639</th><td><i>  // output pattern will get a chain as well. This can happen to be a</i></td></tr>
<tr><th id="640">640</th><td><i>  // REG_SEQUENCE (which is not "guarded" by countOperands/CountResults).</i></td></tr>
<tr><th id="641">641</th><td>  <b>if</b> (<a class="local col2 ref" href="#242NumOps" title='NumOps' data-ref="242NumOps">NumOps</a> &amp;&amp; <a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#242NumOps" title='NumOps' data-ref="242NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="642">642</th><td>    --<a class="local col2 ref" href="#242NumOps" title='NumOps' data-ref="242NumOps">NumOps</a>; <i>// Ignore chain if it exists.</i></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((NumOps &amp; 1) == 1 &amp;&amp; &quot;REG_SEQUENCE must have an odd number of operands!&quot;) ? void (0) : __assert_fail (&quot;(NumOps &amp; 1) == 1 &amp;&amp; \&quot;REG_SEQUENCE must have an odd number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 645, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#242NumOps" title='NumOps' data-ref="242NumOps">NumOps</a> &amp; <var>1</var>) == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="645">645</th><td>         <q>"REG_SEQUENCE must have an odd number of operands!"</q>);</td></tr>
<tr><th id="646">646</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="243i" title='i' data-type='unsigned int' data-ref="243i">i</dfn> = <var>1</var>; <a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a> != <a class="local col2 ref" href="#242NumOps" title='NumOps' data-ref="242NumOps">NumOps</a>; ++<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>) {</td></tr>
<tr><th id="647">647</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="244Op" title='Op' data-type='llvm::SDValue' data-ref="244Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>);</td></tr>
<tr><th id="648">648</th><td>    <b>if</b> ((<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a> &amp; <var>1</var>) == <var>0</var>) {</td></tr>
<tr><th id="649">649</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col5 decl" id="245R" title='R' data-type='llvm::RegisterSDNode *' data-ref="245R">R</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>-<var>1</var>));</td></tr>
<tr><th id="650">650</th><td>      <i>// Skip physical registers as they don't have a vreg to get and we'll</i></td></tr>
<tr><th id="651">651</th><td><i>      // insert copies for them in TwoAddressInstructionPass anyway.</i></td></tr>
<tr><th id="652">652</th><td>      <b>if</b> (!<a class="local col5 ref" href="#245R" title='R' data-ref="245R">R</a> || !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#245R" title='R' data-ref="245R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="653">653</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="246SubIdx" title='SubIdx' data-type='unsigned int' data-ref="246SubIdx">SubIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#244Op" title='Op' data-ref="244Op">Op</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="654">654</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="247SubReg" title='SubReg' data-type='unsigned int' data-ref="247SubReg">SubReg</dfn> = <a class="member" href="#_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" title='llvm::InstrEmitter::getVR' data-ref="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE">getVR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>-<var>1</var>), <span class='refarg'><a class="local col4 ref" href="#234VRBaseMap" title='VRBaseMap' data-ref="234VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="655">655</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="248TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="248TRC">TRC</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#247SubReg" title='SubReg' data-ref="247SubReg">SubReg</a>);</td></tr>
<tr><th id="656">656</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="249SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="249SRC">SRC</dfn> =</td></tr>
<tr><th id="657">657</th><td>        <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a>, <a class="local col8 ref" href="#248TRC" title='TRC' data-ref="248TRC">TRC</a>, <a class="local col6 ref" href="#246SubIdx" title='SubIdx' data-ref="246SubIdx">SubIdx</a>);</td></tr>
<tr><th id="658">658</th><td>        <b>if</b> (<a class="local col9 ref" href="#249SRC" title='SRC' data-ref="249SRC">SRC</a> &amp;&amp; <a class="local col9 ref" href="#249SRC" title='SRC' data-ref="249SRC">SRC</a> != <a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a>) {</td></tr>
<tr><th id="659">659</th><td>          <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col9 ref" href="#239NewVReg" title='NewVReg' data-ref="239NewVReg">NewVReg</a>, <a class="local col9 ref" href="#249SRC" title='SRC' data-ref="249SRC">SRC</a>);</td></tr>
<tr><th id="660">660</th><td>          <a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a> = <a class="local col9 ref" href="#249SRC" title='SRC' data-ref="249SRC">SRC</a>;</td></tr>
<tr><th id="661">661</th><td>        }</td></tr>
<tr><th id="662">662</th><td>      }</td></tr>
<tr><th id="663">663</th><td>    }</td></tr>
<tr><th id="664">664</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</a>(<span class='refarg'><a class="local col1 ref" href="#241MIB" title='MIB' data-ref="241MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#244Op" title='Op' data-ref="244Op">Op</a>, <a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>+<var>1</var>, &amp;<a class="local col0 ref" href="#240II" title='II' data-ref="240II">II</a>, <span class='refarg'><a class="local col4 ref" href="#234VRBaseMap" title='VRBaseMap' data-ref="234VRBaseMap">VRBaseMap</a></span>, <i>/*IsDebug=*/</i><b>false</b>,</td></tr>
<tr><th id="665">665</th><td>               <a class="local col5 ref" href="#235IsClone" title='IsClone' data-ref="235IsClone">IsClone</a>, <a class="local col6 ref" href="#236IsCloned" title='IsCloned' data-ref="236IsCloned">IsCloned</a>);</td></tr>
<tr><th id="666">666</th><td>  }</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#241MIB" title='MIB' data-ref="241MIB">MIB</a>);</td></tr>
<tr><th id="669">669</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="250Op" title='Op' data-type='llvm::SDValue' data-ref="250Op">Op</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#233Node" title='Node' data-ref="233Node">Node</a>, <var>0</var>);</td></tr>
<tr><th id="670">670</th><td>  <em>bool</em> <dfn class="local col1 decl" id="251isNew" title='isNew' data-type='bool' data-ref="251isNew">isNew</dfn> = <a class="local col4 ref" href="#234VRBaseMap" title='VRBaseMap' data-ref="234VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#250Op" title='Op' data-ref="250Op">Op</a></span>, <span class='refarg'><a class="local col9 ref" href="#239NewVReg" title='NewVReg' data-ref="239NewVReg">NewVReg</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="671">671</th><td>  (<em>void</em>)<a class="local col1 ref" href="#251isNew" title='isNew' data-ref="251isNew">isNew</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="672">672</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNew &amp;&amp; &quot;Node emitted out of order - early&quot;) ? void (0) : __assert_fail (&quot;isNew &amp;&amp; \&quot;Node emitted out of order - early\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 672, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#251isNew" title='isNew' data-ref="251isNew">isNew</a> &amp;&amp; <q>"Node emitted out of order - early"</q>);</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><i class="doc">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</i></td></tr>
<tr><th id="676">676</th><td><i class="doc">///</i></td></tr>
<tr><th id="677">677</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="678">678</th><td><a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitDbgValue' data-ref="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitDbgValue</dfn>(<a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a> *<dfn class="local col2 decl" id="252SD" title='SD' data-type='llvm::SDDbgValue *' data-ref="252SD">SD</dfn>,</td></tr>
<tr><th id="679">679</th><td>                           <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="253VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="253VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="680">680</th><td>  <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col4 decl" id="254Var" title='Var' data-type='llvm::MDNode *' data-ref="254Var">Var</dfn> = <a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue11getVariableEv" title='llvm::SDDbgValue::getVariable' data-ref="_ZNK4llvm10SDDbgValue11getVariableEv">getVariable</a>();</td></tr>
<tr><th id="681">681</th><td>  <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col5 decl" id="255Expr" title='Expr' data-type='llvm::MDNode *' data-ref="255Expr">Expr</dfn> = <a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue13getExpressionEv" title='llvm::SDDbgValue::getExpression' data-ref="_ZNK4llvm10SDDbgValue13getExpressionEv">getExpression</a>();</td></tr>
<tr><th id="682">682</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="256DL" title='DL' data-type='llvm::DebugLoc' data-ref="256DL">DL</dfn> = <a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue11getDebugLocEv" title='llvm::SDDbgValue::getDebugLoc' data-ref="_ZNK4llvm10SDDbgValue11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="683">683</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DILocalVariable&gt;(Var)-&gt;isValidLocationForIntrinsic(DL) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DILocalVariable&gt;(Var)-&gt;isValidLocationForIntrinsic(DL) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 684, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col4 ref" href="#254Var" title='Var' data-ref="254Var">Var</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE" title='llvm::DILocalVariable::isValidLocationForIntrinsic' data-ref="_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE">isValidLocationForIntrinsic</a>(<a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="local col6 ref" href="#256DL" title='DL' data-ref="256DL">DL</a>) &amp;&amp;</td></tr>
<tr><th id="684">684</th><td>         <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZN4llvm10SDDbgValue12setIsEmittedEv" title='llvm::SDDbgValue::setIsEmitted' data-ref="_ZN4llvm10SDDbgValue12setIsEmittedEv">setIsEmitted</a>();</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <b>if</b> (<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue13isInvalidatedEv" title='llvm::SDDbgValue::isInvalidated' data-ref="_ZNK4llvm10SDDbgValue13isInvalidatedEv">isInvalidated</a>()) {</td></tr>
<tr><th id="689">689</th><td>    <i>// An invalidated SDNode must generate an undef DBG_VALUE: although the</i></td></tr>
<tr><th id="690">690</th><td><i>    // original value is no longer computed, earlier DBG_VALUEs live ranges</i></td></tr>
<tr><th id="691">691</th><td><i>    // must not leak into later code.</i></td></tr>
<tr><th id="692">692</th><td>    <em>auto</em> <dfn class="local col7 decl" id="257MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="257MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col6 ref" href="#256DL" title='DL' data-ref="256DL">DL</a>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>));</td></tr>
<tr><th id="693">693</th><td>    <a class="local col7 ref" href="#257MIB" title='MIB' data-ref="257MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0U</var>);</td></tr>
<tr><th id="694">694</th><td>    <a class="local col7 ref" href="#257MIB" title='MIB' data-ref="257MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0U</var>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Debug" title='llvm::RegState::Debug' data-ref="llvm::RegState::Debug">Debug</a>);</td></tr>
<tr><th id="695">695</th><td>    <a class="local col7 ref" href="#257MIB" title='MIB' data-ref="257MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col4 ref" href="#254Var" title='Var' data-ref="254Var">Var</a>);</td></tr>
<tr><th id="696">696</th><td>    <a class="local col7 ref" href="#257MIB" title='MIB' data-ref="257MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col5 ref" href="#255Expr" title='Expr' data-ref="255Expr">Expr</a>);</td></tr>
<tr><th id="697">697</th><td>    <b>return</b> &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#257MIB" title='MIB' data-ref="257MIB">MIB</a>;</td></tr>
<tr><th id="698">698</th><td>  }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <b>if</b> (<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue7getKindEv" title='llvm::SDDbgValue::getKind' data-ref="_ZNK4llvm10SDDbgValue7getKindEv">getKind</a>() == <a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a>::<a class="enum" href="SDNodeDbgValue.h.html#llvm::SDDbgValue::DbgValueKind::FRAMEIX" title='llvm::SDDbgValue::DbgValueKind::FRAMEIX' data-ref="llvm::SDDbgValue::DbgValueKind::FRAMEIX">FRAMEIX</a>) {</td></tr>
<tr><th id="701">701</th><td>    <i>// Stack address; this needs to be lowered in target-dependent fashion.</i></td></tr>
<tr><th id="702">702</th><td><i>    // EmitTargetCodeForFrameDebugValue is responsible for allocation.</i></td></tr>
<tr><th id="703">703</th><td>    <em>auto</em> <dfn class="local col8 decl" id="258FrameMI" title='FrameMI' data-type='llvm::MachineInstrBuilder' data-ref="258FrameMI">FrameMI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col6 ref" href="#256DL" title='DL' data-ref="256DL">DL</a>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>))</td></tr>
<tr><th id="704">704</th><td>                       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue10getFrameIxEv" title='llvm::SDDbgValue::getFrameIx' data-ref="_ZNK4llvm10SDDbgValue10getFrameIxEv">getFrameIx</a>());</td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue10isIndirectEv" title='llvm::SDDbgValue::isIndirect' data-ref="_ZNK4llvm10SDDbgValue10isIndirectEv">isIndirect</a>())</td></tr>
<tr><th id="706">706</th><td>      <i>// Push [fi + 0] onto the DIExpression stack.</i></td></tr>
<tr><th id="707">707</th><td>      <a class="local col8 ref" href="#258FrameMI" title='FrameMI' data-ref="258FrameMI">FrameMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="708">708</th><td>    <b>else</b></td></tr>
<tr><th id="709">709</th><td>      <i>// Push fi onto the DIExpression stack.</i></td></tr>
<tr><th id="710">710</th><td>      <a class="local col8 ref" href="#258FrameMI" title='FrameMI' data-ref="258FrameMI">FrameMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="711">711</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#258FrameMI" title='FrameMI' data-ref="258FrameMI">FrameMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col4 ref" href="#254Var" title='Var' data-ref="254Var">Var</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col5 ref" href="#255Expr" title='Expr' data-ref="255Expr">Expr</a>);</td></tr>
<tr><th id="712">712</th><td>  }</td></tr>
<tr><th id="713">713</th><td>  <i>// Otherwise, we're going to create an instruction here.</i></td></tr>
<tr><th id="714">714</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="259II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="259II">II</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>);</td></tr>
<tr><th id="715">715</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="260MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="260MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col6 ref" href="#256DL" title='DL' data-ref="256DL">DL</a>, <a class="local col9 ref" href="#259II" title='II' data-ref="259II">II</a>);</td></tr>
<tr><th id="716">716</th><td>  <b>if</b> (<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue7getKindEv" title='llvm::SDDbgValue::getKind' data-ref="_ZNK4llvm10SDDbgValue7getKindEv">getKind</a>() == <a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a>::<a class="enum" href="SDNodeDbgValue.h.html#llvm::SDDbgValue::DbgValueKind::SDNODE" title='llvm::SDDbgValue::DbgValueKind::SDNODE' data-ref="llvm::SDDbgValue::DbgValueKind::SDNODE">SDNODE</a>) {</td></tr>
<tr><th id="717">717</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="261Node" title='Node' data-type='llvm::SDNode *' data-ref="261Node">Node</dfn> = <a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue9getSDNodeEv" title='llvm::SDDbgValue::getSDNode' data-ref="_ZNK4llvm10SDDbgValue9getSDNodeEv">getSDNode</a>();</td></tr>
<tr><th id="718">718</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="262Op" title='Op' data-type='llvm::SDValue' data-ref="262Op">Op</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#261Node" title='Node' data-ref="261Node">Node</a>, <a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getResNoEv" title='llvm::SDDbgValue::getResNo' data-ref="_ZNK4llvm10SDDbgValue8getResNoEv">getResNo</a>());</td></tr>
<tr><th id="719">719</th><td>    <i>// It's possible we replaced this SDNode with other(s) and therefore</i></td></tr>
<tr><th id="720">720</th><td><i>    // didn't generate code for it.  It's better to catch these cases where</i></td></tr>
<tr><th id="721">721</th><td><i>    // they happen and transfer the debug info, but trying to guarantee that</i></td></tr>
<tr><th id="722">722</th><td><i>    // in all cases would be very fragile; this is a safeguard for any</i></td></tr>
<tr><th id="723">723</th><td><i>    // that were missed.</i></td></tr>
<tr><th id="724">724</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SDValue,unsignedint,llvm::DenseMapInfo{llvm::SDValue},llvm::detail::DenseMapPair{llvm::SDValue,unsignedint}},l1023890" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt; &gt;, llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SDValue, unsigned int, llvm::DenseMapInfo&lt;llvm::SDValue&gt;, llvm::detail::DenseMapPair&lt;llvm::SDValue, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SDValue,unsignedint,llvm::DenseMapInfo{llvm::SDValue},llvm::detail::DenseMapPair{llvm::SDValue,unsignedint}},l1023890">iterator</a> <dfn class="local col3 decl" id="263I" title='I' data-type='DenseMap&lt;SDValue, unsigned int&gt;::iterator' data-ref="263I">I</dfn> = <a class="local col3 ref" href="#253VRBaseMap" title='VRBaseMap' data-ref="253VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col2 ref" href="#262Op" title='Op' data-ref="262Op">Op</a>);</td></tr>
<tr><th id="725">725</th><td>    <b>if</b> (<a class="local col3 ref" href="#263I" title='I' data-ref="263I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a><a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col3 ref" href="#253VRBaseMap" title='VRBaseMap' data-ref="253VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="726">726</th><td>      <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0U</var>);       <i>// undef</i></td></tr>
<tr><th id="727">727</th><td>    <b>else</b></td></tr>
<tr><th id="728">728</th><td>      <a class="member" href="#_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</a>(<span class='refarg'><a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#262Op" title='Op' data-ref="262Op">Op</a>, (*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(), &amp;<a class="local col9 ref" href="#259II" title='II' data-ref="259II">II</a>, <span class='refarg'><a class="local col3 ref" href="#253VRBaseMap" title='VRBaseMap' data-ref="253VRBaseMap">VRBaseMap</a></span>,</td></tr>
<tr><th id="729">729</th><td>                 <i>/*IsDebug=*/</i><b>true</b>, <i>/*IsClone=*/</i><b>false</b>, <i>/*IsCloned=*/</i><b>false</b>);</td></tr>
<tr><th id="730">730</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue7getKindEv" title='llvm::SDDbgValue::getKind' data-ref="_ZNK4llvm10SDDbgValue7getKindEv">getKind</a>() == <a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a>::<a class="enum" href="SDNodeDbgValue.h.html#llvm::SDDbgValue::DbgValueKind::VREG" title='llvm::SDDbgValue::DbgValueKind::VREG' data-ref="llvm::SDDbgValue::DbgValueKind::VREG">VREG</a>) {</td></tr>
<tr><th id="731">731</th><td>    <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue7getVRegEv" title='llvm::SDDbgValue::getVReg' data-ref="_ZNK4llvm10SDDbgValue7getVRegEv">getVReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Debug" title='llvm::RegState::Debug' data-ref="llvm::RegState::Debug">Debug</a>);</td></tr>
<tr><th id="732">732</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue7getKindEv" title='llvm::SDDbgValue::getKind' data-ref="_ZNK4llvm10SDDbgValue7getKindEv">getKind</a>() == <a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a>::<a class="enum" href="SDNodeDbgValue.h.html#llvm::SDDbgValue::DbgValueKind::CONST" title='llvm::SDDbgValue::DbgValueKind::CONST' data-ref="llvm::SDDbgValue::DbgValueKind::CONST">CONST</a>) {</td></tr>
<tr><th id="733">733</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="264V" title='V' data-type='const llvm::Value *' data-ref="264V">V</dfn> = <a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getConstEv" title='llvm::SDDbgValue::getConst' data-ref="_ZNK4llvm10SDDbgValue8getConstEv">getConst</a>();</td></tr>
<tr><th id="734">734</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col5 decl" id="265CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="265CI"><a class="local col5 ref" href="#265CI" title='CI' data-ref="265CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#264V" title='V' data-ref="264V">V</a>)) {</td></tr>
<tr><th id="735">735</th><td>      <b>if</b> (<a class="local col5 ref" href="#265CI" title='CI' data-ref="265CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="736">736</th><td>        <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE" title='llvm::MachineInstrBuilder::addCImm' data-ref="_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE">addCImm</a>(<a class="local col5 ref" href="#265CI" title='CI' data-ref="265CI">CI</a>);</td></tr>
<tr><th id="737">737</th><td>      <b>else</b></td></tr>
<tr><th id="738">738</th><td>        <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#265CI" title='CI' data-ref="265CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="739">739</th><td>    } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col6 decl" id="266CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="266CF"><a class="local col6 ref" href="#266CF" title='CF' data-ref="266CF">CF</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col4 ref" href="#264V" title='V' data-ref="264V">V</a>)) {</td></tr>
<tr><th id="740">740</th><td>      <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE" title='llvm::MachineInstrBuilder::addFPImm' data-ref="_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE">addFPImm</a>(<a class="local col6 ref" href="#266CF" title='CF' data-ref="266CF">CF</a>);</td></tr>
<tr><th id="741">741</th><td>    } <b>else</b> <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantPointerNull" title='llvm::ConstantPointerNull' data-ref="llvm::ConstantPointerNull">ConstantPointerNull</a>&gt;(<a class="local col4 ref" href="#264V" title='V' data-ref="264V">V</a>)) {</td></tr>
<tr><th id="742">742</th><td>      <i>// Note: This assumes that all nullptr constants are zero-valued.</i></td></tr>
<tr><th id="743">743</th><td>      <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="744">744</th><td>    } <b>else</b> {</td></tr>
<tr><th id="745">745</th><td>      <i>// Could be an Undef.  In any case insert an Undef so we can see what we</i></td></tr>
<tr><th id="746">746</th><td><i>      // dropped.</i></td></tr>
<tr><th id="747">747</th><td>      <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0U</var>);</td></tr>
<tr><th id="748">748</th><td>    }</td></tr>
<tr><th id="749">749</th><td>  } <b>else</b> {</td></tr>
<tr><th id="750">750</th><td>    <i>// Insert an Undef so we can see what we dropped.</i></td></tr>
<tr><th id="751">751</th><td>    <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0U</var>);</td></tr>
<tr><th id="752">752</th><td>  }</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i>// Indirect addressing is indicated by an Imm as the second parameter.</i></td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (<a class="local col2 ref" href="#252SD" title='SD' data-ref="252SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue10isIndirectEv" title='llvm::SDDbgValue::isIndirect' data-ref="_ZNK4llvm10SDDbgValue10isIndirectEv">isIndirect</a>())</td></tr>
<tr><th id="756">756</th><td>    <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0U</var>);</td></tr>
<tr><th id="757">757</th><td>  <b>else</b></td></tr>
<tr><th id="758">758</th><td>    <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0U</var>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Debug" title='llvm::RegState::Debug' data-ref="llvm::RegState::Debug">Debug</a>);</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col4 ref" href="#254Var" title='Var' data-ref="254Var">Var</a>);</td></tr>
<tr><th id="761">761</th><td>  <a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col5 ref" href="#255Expr" title='Expr' data-ref="255Expr">Expr</a>);</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <b>return</b> &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#260MIB" title='MIB' data-ref="260MIB">MIB</a>;</td></tr>
<tr><th id="764">764</th><td>}</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="767">767</th><td><a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE" title='llvm::InstrEmitter::EmitDbgLabel' data-ref="_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE">EmitDbgLabel</dfn>(<a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgLabel" title='llvm::SDDbgLabel' data-ref="llvm::SDDbgLabel">SDDbgLabel</a> *<dfn class="local col7 decl" id="267SD" title='SD' data-type='llvm::SDDbgLabel *' data-ref="267SD">SD</dfn>) {</td></tr>
<tr><th id="768">768</th><td>  <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col8 decl" id="268Label" title='Label' data-type='llvm::MDNode *' data-ref="268Label">Label</dfn> = <a class="local col7 ref" href="#267SD" title='SD' data-ref="267SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgLabel8getLabelEv" title='llvm::SDDbgLabel::getLabel' data-ref="_ZNK4llvm10SDDbgLabel8getLabelEv">getLabel</a>();</td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="269DL" title='DL' data-type='llvm::DebugLoc' data-ref="269DL">DL</dfn> = <a class="local col7 ref" href="#267SD" title='SD' data-ref="267SD">SD</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgLabel11getDebugLocEv" title='llvm::SDDbgLabel::getDebugLoc' data-ref="_ZNK4llvm10SDDbgLabel11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="770">770</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DILabel&gt;(Label)-&gt;isValidLocationForIntrinsic(DL) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DILabel&gt;(Label)-&gt;isValidLocationForIntrinsic(DL) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 771, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILabel" title='llvm::DILabel' data-ref="llvm::DILabel">DILabel</a>&gt;(<a class="local col8 ref" href="#268Label" title='Label' data-ref="268Label">Label</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm7DILabel27isValidLocationForIntrinsicEPKNS_10DILocationE" title='llvm::DILabel::isValidLocationForIntrinsic' data-ref="_ZNK4llvm7DILabel27isValidLocationForIntrinsicEPKNS_10DILocationE">isValidLocationForIntrinsic</a>(<a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="local col9 ref" href="#269DL" title='DL' data-ref="269DL">DL</a>) &amp;&amp;</td></tr>
<tr><th id="771">771</th><td>         <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="270II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="270II">II</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#81" title='llvm::TargetOpcode::DBG_LABEL' data-ref="llvm::TargetOpcode::DBG_LABEL">DBG_LABEL</a>);</td></tr>
<tr><th id="774">774</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="271MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="271MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col9 ref" href="#269DL" title='DL' data-ref="269DL">DL</a>, <a class="local col0 ref" href="#270II" title='II' data-ref="270II">II</a>);</td></tr>
<tr><th id="775">775</th><td>  <a class="local col1 ref" href="#271MIB" title='MIB' data-ref="271MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col8 ref" href="#268Label" title='Label' data-ref="268Label">Label</a>);</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <b>return</b> &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#271MIB" title='MIB' data-ref="271MIB">MIB</a>;</td></tr>
<tr><th id="778">778</th><td>}</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i class="doc">/// EmitMachineNode - Generate machine code for a target-specific node and</i></td></tr>
<tr><th id="781">781</th><td><i class="doc">/// needed dependencies.</i></td></tr>
<tr><th id="782">782</th><td><i class="doc">///</i></td></tr>
<tr><th id="783">783</th><td><em>void</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::</td></tr>
<tr><th id="784">784</th><td><dfn class="decl def" id="_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitMachineNode' data-ref="_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitMachineNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="272Node" title='Node' data-type='llvm::SDNode *' data-ref="272Node">Node</dfn>, <em>bool</em> <dfn class="local col3 decl" id="273IsClone" title='IsClone' data-type='bool' data-ref="273IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col4 decl" id="274IsCloned" title='IsCloned' data-type='bool' data-ref="274IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="785">785</th><td>                <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="275VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="275VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="786">786</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="276Opc" title='Opc' data-type='unsigned int' data-ref="276Opc">Opc</dfn> = <a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>  <i>// Handle subreg insert/extract specially</i></td></tr>
<tr><th id="789">789</th><td>  <b>if</b> (<a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a> ||</td></tr>
<tr><th id="790">790</th><td>      <a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a> ||</td></tr>
<tr><th id="791">791</th><td>      <a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>) {</td></tr>
<tr><th id="792">792</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" title='llvm::InstrEmitter::EmitSubregNode' data-ref="_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb">EmitSubregNode</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>, <span class='refarg'><a class="local col5 ref" href="#275VRBaseMap" title='VRBaseMap' data-ref="275VRBaseMap">VRBaseMap</a></span>, <a class="local col3 ref" href="#273IsClone" title='IsClone' data-ref="273IsClone">IsClone</a>, <a class="local col4 ref" href="#274IsCloned" title='IsCloned' data-ref="274IsCloned">IsCloned</a>);</td></tr>
<tr><th id="793">793</th><td>    <b>return</b>;</td></tr>
<tr><th id="794">794</th><td>  }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <i>// Handle COPY_TO_REGCLASS specially.</i></td></tr>
<tr><th id="797">797</th><td>  <b>if</b> (<a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#75" title='llvm::TargetOpcode::COPY_TO_REGCLASS' data-ref="llvm::TargetOpcode::COPY_TO_REGCLASS">COPY_TO_REGCLASS</a>) {</td></tr>
<tr><th id="798">798</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitCopyToRegClassNode' data-ref="_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitCopyToRegClassNode</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>, <span class='refarg'><a class="local col5 ref" href="#275VRBaseMap" title='VRBaseMap' data-ref="275VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="799">799</th><td>    <b>return</b>;</td></tr>
<tr><th id="800">800</th><td>  }</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <i>// Handle REG_SEQUENCE specially.</i></td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (<a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>) {</td></tr>
<tr><th id="804">804</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" title='llvm::InstrEmitter::EmitRegSequence' data-ref="_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb">EmitRegSequence</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>, <span class='refarg'><a class="local col5 ref" href="#275VRBaseMap" title='VRBaseMap' data-ref="275VRBaseMap">VRBaseMap</a></span>, <a class="local col3 ref" href="#273IsClone" title='IsClone' data-ref="273IsClone">IsClone</a>, <a class="local col4 ref" href="#274IsCloned" title='IsCloned' data-ref="274IsCloned">IsCloned</a>);</td></tr>
<tr><th id="805">805</th><td>    <b>return</b>;</td></tr>
<tr><th id="806">806</th><td>  }</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <b>if</b> (<a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="809">809</th><td>    <i>// We want a unique VR for each IMPLICIT_DEF use.</i></td></tr>
<tr><th id="810">810</th><td>    <b>return</b>;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="277II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="277II">II</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a>);</td></tr>
<tr><th id="813">813</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="278NumResults" title='NumResults' data-type='unsigned int' data-ref="278NumResults">NumResults</dfn> = <a class="member" href="#_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE" title='llvm::InstrEmitter::CountResults' data-ref="_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE">CountResults</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>);</td></tr>
<tr><th id="814">814</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="279NumDefs" title='NumDefs' data-type='unsigned int' data-ref="279NumDefs">NumDefs</dfn> = <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="815">815</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col0 decl" id="280ScratchRegs" title='ScratchRegs' data-type='const MCPhysReg *' data-ref="280ScratchRegs">ScratchRegs</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <i>// Handle STACKMAP and PATCHPOINT specially and then use the generic code.</i></td></tr>
<tr><th id="818">818</th><td>  <b>if</b> (<a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a> || <a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>) {</td></tr>
<tr><th id="819">819</th><td>    <i>// Stackmaps do not have arguments and do not preserve their calling</i></td></tr>
<tr><th id="820">820</th><td><i>    // convention. However, to simplify runtime support, they clobber the same</i></td></tr>
<tr><th id="821">821</th><td><i>    // scratch registers as AnyRegCC.</i></td></tr>
<tr><th id="822">822</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="281CC" title='CC' data-type='unsigned int' data-ref="281CC">CC</dfn> = <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg">AnyReg</a>;</td></tr>
<tr><th id="823">823</th><td>    <b>if</b> (<a class="local col6 ref" href="#276Opc" title='Opc' data-ref="276Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>) {</td></tr>
<tr><th id="824">824</th><td>      <a class="local col1 ref" href="#281CC" title='CC' data-ref="281CC">CC</a> = <a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers">PatchPointOpers</a>::<a class="enum" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers::CCPos" title='llvm::PatchPointOpers::CCPos' data-ref="llvm::PatchPointOpers::CCPos">CCPos</a>);</td></tr>
<tr><th id="825">825</th><td>      <a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a> = <a class="local col8 ref" href="#278NumResults" title='NumResults' data-ref="278NumResults">NumResults</a>;</td></tr>
<tr><th id="826">826</th><td>    }</td></tr>
<tr><th id="827">827</th><td>    <a class="local col0 ref" href="#280ScratchRegs" title='ScratchRegs' data-ref="280ScratchRegs">ScratchRegs</a> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering19getScratchRegistersEj" title='llvm::TargetLowering::getScratchRegisters' data-ref="_ZNK4llvm14TargetLowering19getScratchRegistersEj">getScratchRegisters</a>((<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <a class="local col1 ref" href="#281CC" title='CC' data-ref="281CC">CC</a>);</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="282NumImpUses" title='NumImpUses' data-type='unsigned int' data-ref="282NumImpUses">NumImpUses</dfn> = <var>0</var>;</td></tr>
<tr><th id="831">831</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="283NodeOperands" title='NodeOperands' data-type='unsigned int' data-ref="283NodeOperands">NodeOperands</dfn> =</td></tr>
<tr><th id="832">832</th><td>    <a class="tu ref" href="#_ZL13countOperandsPN4llvm6SDNodeEjRj" title='countOperands' data-use='c' data-ref="_ZL13countOperandsPN4llvm6SDNodeEjRj">countOperands</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>, <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a>, <span class='refarg'><a class="local col2 ref" href="#282NumImpUses" title='NumImpUses' data-ref="282NumImpUses">NumImpUses</a></span>);</td></tr>
<tr><th id="833">833</th><td>  <em>bool</em> <dfn class="local col4 decl" id="284HasPhysRegOuts" title='HasPhysRegOuts' data-type='bool' data-ref="284HasPhysRegOuts">HasPhysRegOuts</dfn> = <a class="local col8 ref" href="#278NumResults" title='NumResults' data-ref="278NumResults">NumResults</a> &gt; <a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a> &amp;&amp; <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>()!=<b>nullptr</b>;</td></tr>
<tr><th id="834">834</th><td><u>#<span data-ppcond="834">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="835">835</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="285NumMIOperands" title='NumMIOperands' data-type='unsigned int' data-ref="285NumMIOperands">NumMIOperands</dfn> = <a class="local col3 ref" href="#283NodeOperands" title='NodeOperands' data-ref="283NodeOperands">NodeOperands</a> + <a class="local col8 ref" href="#278NumResults" title='NumResults' data-ref="278NumResults">NumResults</a>;</td></tr>
<tr><th id="836">836</th><td>  <b>if</b> (<a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10isVariadicEv" title='llvm::MCInstrDesc::isVariadic' data-ref="_ZNK4llvm11MCInstrDesc10isVariadicEv">isVariadic</a>())</td></tr>
<tr><th id="837">837</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumMIOperands &gt;= II.getNumOperands() &amp;&amp; &quot;Too few operands for a variadic node!&quot;) ? void (0) : __assert_fail (&quot;NumMIOperands &gt;= II.getNumOperands() &amp;&amp; \&quot;Too few operands for a variadic node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 838, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#285NumMIOperands" title='NumMIOperands' data-ref="285NumMIOperands">NumMIOperands</a> &gt;= <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="838">838</th><td>           <q>"Too few operands for a variadic node!"</q>);</td></tr>
<tr><th id="839">839</th><td>  <b>else</b></td></tr>
<tr><th id="840">840</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumMIOperands &gt;= II.getNumOperands() &amp;&amp; NumMIOperands &lt;= II.getNumOperands() + II.getNumImplicitDefs() + NumImpUses &amp;&amp; &quot;#operands for dag node doesn&apos;t match .td file!&quot;) ? void (0) : __assert_fail (&quot;NumMIOperands &gt;= II.getNumOperands() &amp;&amp; NumMIOperands &lt;= II.getNumOperands() + II.getNumImplicitDefs() + NumImpUses &amp;&amp; \&quot;#operands for dag node doesn&apos;t match .td file!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 843, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#285NumMIOperands" title='NumMIOperands' data-ref="285NumMIOperands">NumMIOperands</a> &gt;= <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="841">841</th><td>           <a class="local col5 ref" href="#285NumMIOperands" title='NumMIOperands' data-ref="285NumMIOperands">NumMIOperands</a> &lt;= <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</a>() +</td></tr>
<tr><th id="842">842</th><td>                            <a class="local col2 ref" href="#282NumImpUses" title='NumImpUses' data-ref="282NumImpUses">NumImpUses</a> &amp;&amp;</td></tr>
<tr><th id="843">843</th><td>           <q>"#operands for dag node doesn't match .td file!"</q>);</td></tr>
<tr><th id="844">844</th><td><u>#<span data-ppcond="834">endif</span></u></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <i>// Create the new machine instruction.</i></td></tr>
<tr><th id="847">847</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="286MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="286MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>);</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <i>// Add result register values for things that are defined by this</i></td></tr>
<tr><th id="850">850</th><td><i>  // instruction.</i></td></tr>
<tr><th id="851">851</th><td>  <b>if</b> (<a class="local col8 ref" href="#278NumResults" title='NumResults' data-ref="278NumResults">NumResults</a>) {</td></tr>
<tr><th id="852">852</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482" title='llvm::InstrEmitter::CreateVirtualRegisters' data-ref="_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482">CreateVirtualRegisters</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>, <span class='refarg'><a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a></span>, <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>, <a class="local col3 ref" href="#273IsClone" title='IsClone' data-ref="273IsClone">IsClone</a>, <a class="local col4 ref" href="#274IsCloned" title='IsCloned' data-ref="274IsCloned">IsCloned</a>, <span class='refarg'><a class="local col5 ref" href="#275VRBaseMap" title='VRBaseMap' data-ref="275VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>    <i>// Transfer any IR flags from the SDNode to the MachineInstr</i></td></tr>
<tr><th id="855">855</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="287MI" title='MI' data-type='llvm::MachineInstr *' data-ref="287MI">MI</dfn> = <a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="856">856</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNodeFlags" title='llvm::SDNodeFlags' data-ref="llvm::SDNodeFlags">SDNodeFlags</a> <dfn class="local col8 decl" id="288Flags" title='Flags' data-type='const llvm::SDNodeFlags' data-ref="288Flags">Flags</dfn> = <a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="857">857</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags16hasNoSignedZerosEv" title='llvm::SDNodeFlags::hasNoSignedZeros' data-ref="_ZNK4llvm11SDNodeFlags16hasNoSignedZerosEv">hasNoSignedZeros</a>())</td></tr>
<tr><th id="858">858</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmNsz" title='llvm::MachineInstr::MIFlag::FmNsz' data-ref="llvm::MachineInstr::MIFlag::FmNsz">FmNsz</a>);</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags18hasAllowReciprocalEv" title='llvm::SDNodeFlags::hasAllowReciprocal' data-ref="_ZNK4llvm11SDNodeFlags18hasAllowReciprocalEv">hasAllowReciprocal</a>())</td></tr>
<tr><th id="861">861</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmArcp" title='llvm::MachineInstr::MIFlag::FmArcp' data-ref="llvm::MachineInstr::MIFlag::FmArcp">FmArcp</a>);</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags9hasNoNaNsEv" title='llvm::SDNodeFlags::hasNoNaNs' data-ref="_ZNK4llvm11SDNodeFlags9hasNoNaNsEv">hasNoNaNs</a>())</td></tr>
<tr><th id="864">864</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmNoNans" title='llvm::MachineInstr::MIFlag::FmNoNans' data-ref="llvm::MachineInstr::MIFlag::FmNoNans">FmNoNans</a>);</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags9hasNoInfsEv" title='llvm::SDNodeFlags::hasNoInfs' data-ref="_ZNK4llvm11SDNodeFlags9hasNoInfsEv">hasNoInfs</a>())</td></tr>
<tr><th id="867">867</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmNoInfs" title='llvm::MachineInstr::MIFlag::FmNoInfs' data-ref="llvm::MachineInstr::MIFlag::FmNoInfs">FmNoInfs</a>);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags16hasAllowContractEv" title='llvm::SDNodeFlags::hasAllowContract' data-ref="_ZNK4llvm11SDNodeFlags16hasAllowContractEv">hasAllowContract</a>())</td></tr>
<tr><th id="870">870</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmContract" title='llvm::MachineInstr::MIFlag::FmContract' data-ref="llvm::MachineInstr::MIFlag::FmContract">FmContract</a>);</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags19hasApproximateFuncsEv" title='llvm::SDNodeFlags::hasApproximateFuncs' data-ref="_ZNK4llvm11SDNodeFlags19hasApproximateFuncsEv">hasApproximateFuncs</a>())</td></tr>
<tr><th id="873">873</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmAfn" title='llvm::MachineInstr::MIFlag::FmAfn' data-ref="llvm::MachineInstr::MIFlag::FmAfn">FmAfn</a>);</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags21hasAllowReassociationEv" title='llvm::SDNodeFlags::hasAllowReassociation' data-ref="_ZNK4llvm11SDNodeFlags21hasAllowReassociationEv">hasAllowReassociation</a>())</td></tr>
<tr><th id="876">876</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmReassoc" title='llvm::MachineInstr::MIFlag::FmReassoc' data-ref="llvm::MachineInstr::MIFlag::FmReassoc">FmReassoc</a>);</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags17hasNoUnsignedWrapEv" title='llvm::SDNodeFlags::hasNoUnsignedWrap' data-ref="_ZNK4llvm11SDNodeFlags17hasNoUnsignedWrapEv">hasNoUnsignedWrap</a>())</td></tr>
<tr><th id="879">879</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoUWrap" title='llvm::MachineInstr::MIFlag::NoUWrap' data-ref="llvm::MachineInstr::MIFlag::NoUWrap">NoUWrap</a>);</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags15hasNoSignedWrapEv" title='llvm::SDNodeFlags::hasNoSignedWrap' data-ref="_ZNK4llvm11SDNodeFlags15hasNoSignedWrapEv">hasNoSignedWrap</a>())</td></tr>
<tr><th id="882">882</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoSWrap" title='llvm::MachineInstr::MIFlag::NoSWrap' data-ref="llvm::MachineInstr::MIFlag::NoSWrap">NoSWrap</a>);</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags8hasExactEv" title='llvm::SDNodeFlags::hasExact' data-ref="_ZNK4llvm11SDNodeFlags8hasExactEv">hasExact</a>())</td></tr>
<tr><th id="885">885</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::IsExact" title='llvm::MachineInstr::MIFlag::IsExact' data-ref="llvm::MachineInstr::MIFlag::IsExact">IsExact</a>);</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>    <b>if</b> (<a class="local col8 ref" href="#288Flags" title='Flags' data-ref="288Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags11hasFPExceptEv" title='llvm::SDNodeFlags::hasFPExcept' data-ref="_ZNK4llvm11SDNodeFlags11hasFPExceptEv">hasFPExcept</a>())</td></tr>
<tr><th id="888">888</th><td>      <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FPExcept" title='llvm::MachineInstr::MIFlag::FPExcept' data-ref="llvm::MachineInstr::MIFlag::FPExcept">FPExcept</a>);</td></tr>
<tr><th id="889">889</th><td>  }</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <i>// Emit all of the actual operands of this instruction, adding them to the</i></td></tr>
<tr><th id="892">892</th><td><i>  // instruction as appropriate.</i></td></tr>
<tr><th id="893">893</th><td>  <em>bool</em> <dfn class="local col9 decl" id="289HasOptPRefs" title='HasOptPRefs' data-type='bool' data-ref="289HasOptPRefs">HasOptPRefs</dfn> = <a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a> &gt; <a class="local col8 ref" href="#278NumResults" title='NumResults' data-ref="278NumResults">NumResults</a>;</td></tr>
<tr><th id="894">894</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!HasOptPRefs || !HasPhysRegOuts) &amp;&amp; &quot;Unable to cope with optional defs and phys regs defs!&quot;) ? void (0) : __assert_fail (&quot;(!HasOptPRefs || !HasPhysRegOuts) &amp;&amp; \&quot;Unable to cope with optional defs and phys regs defs!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 895, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col9 ref" href="#289HasOptPRefs" title='HasOptPRefs' data-ref="289HasOptPRefs">HasOptPRefs</a> || !<a class="local col4 ref" href="#284HasPhysRegOuts" title='HasPhysRegOuts' data-ref="284HasPhysRegOuts">HasPhysRegOuts</a>) &amp;&amp;</td></tr>
<tr><th id="895">895</th><td>         <q>"Unable to cope with optional defs and phys regs defs!"</q>);</td></tr>
<tr><th id="896">896</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="290NumSkip" title='NumSkip' data-type='unsigned int' data-ref="290NumSkip">NumSkip</dfn> = <a class="local col9 ref" href="#289HasOptPRefs" title='HasOptPRefs' data-ref="289HasOptPRefs">HasOptPRefs</a> ? <a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a> - <a class="local col8 ref" href="#278NumResults" title='NumResults' data-ref="278NumResults">NumResults</a> : <var>0</var>;</td></tr>
<tr><th id="897">897</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="291i" title='i' data-type='unsigned int' data-ref="291i">i</dfn> = <a class="local col0 ref" href="#290NumSkip" title='NumSkip' data-ref="290NumSkip">NumSkip</a>; <a class="local col1 ref" href="#291i" title='i' data-ref="291i">i</a> != <a class="local col3 ref" href="#283NodeOperands" title='NodeOperands' data-ref="283NodeOperands">NodeOperands</a>; ++<a class="local col1 ref" href="#291i" title='i' data-ref="291i">i</a>)</td></tr>
<tr><th id="898">898</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</a>(<span class='refarg'><a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#291i" title='i' data-ref="291i">i</a>), <a class="local col1 ref" href="#291i" title='i' data-ref="291i">i</a>-<a class="local col0 ref" href="#290NumSkip" title='NumSkip' data-ref="290NumSkip">NumSkip</a>+<a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a>, &amp;<a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>,</td></tr>
<tr><th id="899">899</th><td>               <span class='refarg'><a class="local col5 ref" href="#275VRBaseMap" title='VRBaseMap' data-ref="275VRBaseMap">VRBaseMap</a></span>, <i>/*IsDebug=*/</i><b>false</b>, <a class="local col3 ref" href="#273IsClone" title='IsClone' data-ref="273IsClone">IsClone</a>, <a class="local col4 ref" href="#274IsCloned" title='IsCloned' data-ref="274IsCloned">IsCloned</a>);</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <i>// Add scratch registers as implicit def and early clobber</i></td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (<a class="local col0 ref" href="#280ScratchRegs" title='ScratchRegs' data-ref="280ScratchRegs">ScratchRegs</a>)</td></tr>
<tr><th id="903">903</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="292i" title='i' data-type='unsigned int' data-ref="292i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#280ScratchRegs" title='ScratchRegs' data-ref="280ScratchRegs">ScratchRegs</a>[<a class="local col2 ref" href="#292i" title='i' data-ref="292i">i</a>]; ++<a class="local col2 ref" href="#292i" title='i' data-ref="292i">i</a>)</td></tr>
<tr><th id="904">904</th><td>      <a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#280ScratchRegs" title='ScratchRegs' data-ref="280ScratchRegs">ScratchRegs</a>[<a class="local col2 ref" href="#292i" title='i' data-ref="292i">i</a>], <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a> |</td></tr>
<tr><th id="905">905</th><td>                                 <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::EarlyClobber" title='llvm::RegState::EarlyClobber' data-ref="llvm::RegState::EarlyClobber">EarlyClobber</a>);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <i>// Set the memory reference descriptions of this instruction now that it is</i></td></tr>
<tr><th id="908">908</th><td><i>  // part of the function.</i></td></tr>
<tr><th id="909">909</th><td>  <a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode11memoperandsEv" title='llvm::MachineSDNode::memoperands' data-ref="_ZNK4llvm13MachineSDNode11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <i>// Insert the instruction into position in the block. This needs to</i></td></tr>
<tr><th id="912">912</th><td><i>  // happen before any custom inserter hook is called so that the</i></td></tr>
<tr><th id="913">913</th><td><i>  // hook knows where in the block to insert the replacement code.</i></td></tr>
<tr><th id="914">914</th><td>  <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a>);</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <i>// The MachineInstr may also define physregs instead of virtregs.  These</i></td></tr>
<tr><th id="917">917</th><td><i>  // physreg values can reach other instructions in different ways:</i></td></tr>
<tr><th id="918">918</th><td><i>  //</i></td></tr>
<tr><th id="919">919</th><td><i>  // 1. When there is a use of a Node value beyond the explicitly defined</i></td></tr>
<tr><th id="920">920</th><td><i>  //    virtual registers, we emit a CopyFromReg for one of the implicitly</i></td></tr>
<tr><th id="921">921</th><td><i>  //    defined physregs.  This only happens when HasPhysRegOuts is true.</i></td></tr>
<tr><th id="922">922</th><td><i>  //</i></td></tr>
<tr><th id="923">923</th><td><i>  // 2. A CopyFromReg reading a physreg may be glued to this instruction.</i></td></tr>
<tr><th id="924">924</th><td><i>  //</i></td></tr>
<tr><th id="925">925</th><td><i>  // 3. A glued instruction may implicitly use a physreg.</i></td></tr>
<tr><th id="926">926</th><td><i>  //</i></td></tr>
<tr><th id="927">927</th><td><i>  // 4. A glued instruction may use a RegisterSDNode operand.</i></td></tr>
<tr><th id="928">928</th><td><i>  //</i></td></tr>
<tr><th id="929">929</th><td><i>  // Collect all the used physreg defs, and make sure that any unused physreg</i></td></tr>
<tr><th id="930">930</th><td><i>  // defs are marked as dead.</i></td></tr>
<tr><th id="931">931</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="293UsedRegs" title='UsedRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="293UsedRegs">UsedRegs</dfn>;</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <i>// Additional results must be physical register defs.</i></td></tr>
<tr><th id="934">934</th><td>  <b>if</b> (<a class="local col4 ref" href="#284HasPhysRegOuts" title='HasPhysRegOuts' data-ref="284HasPhysRegOuts">HasPhysRegOuts</a>) {</td></tr>
<tr><th id="935">935</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="294i" title='i' data-type='unsigned int' data-ref="294i">i</dfn> = <a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a>; <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> &lt; <a class="local col8 ref" href="#278NumResults" title='NumResults' data-ref="278NumResults">NumResults</a>; ++<a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>) {</td></tr>
<tr><th id="936">936</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="295Reg" title='Reg' data-type='unsigned int' data-ref="295Reg">Reg</dfn> = <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>()[<a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> - <a class="local col9 ref" href="#279NumDefs" title='NumDefs' data-ref="279NumDefs">NumDefs</a>];</td></tr>
<tr><th id="937">937</th><td>      <b>if</b> (!<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>))</td></tr>
<tr><th id="938">938</th><td>        <b>continue</b>;</td></tr>
<tr><th id="939">939</th><td>      <i>// This implicitly defined physreg has a use.</i></td></tr>
<tr><th id="940">940</th><td>      <a class="local col3 ref" href="#293UsedRegs" title='UsedRegs' data-ref="293UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#295Reg" title='Reg' data-ref="295Reg">Reg</a>);</td></tr>
<tr><th id="941">941</th><td>      <a class="member" href="#_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitCopyFromReg' data-ref="_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitCopyFromReg</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>, <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>, <a class="local col3 ref" href="#273IsClone" title='IsClone' data-ref="273IsClone">IsClone</a>, <a class="local col4 ref" href="#274IsCloned" title='IsCloned' data-ref="274IsCloned">IsCloned</a>, <a class="local col5 ref" href="#295Reg" title='Reg' data-ref="295Reg">Reg</a>, <span class='refarg'><a class="local col5 ref" href="#275VRBaseMap" title='VRBaseMap' data-ref="275VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="942">942</th><td>    }</td></tr>
<tr><th id="943">943</th><td>  }</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <i>// Scan the glue chain for any used physregs.</i></td></tr>
<tr><th id="946">946</th><td>  <b>if</b> (<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>()-<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>) {</td></tr>
<tr><th id="947">947</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="296F" title='F' data-type='llvm::SDNode *' data-ref="296F">F</dfn> = <a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedUserEv" title='llvm::SDNode::getGluedUser' data-ref="_ZNK4llvm6SDNode12getGluedUserEv">getGluedUser</a>(); <a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>; <a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a> = <a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedUserEv" title='llvm::SDNode::getGluedUser' data-ref="_ZNK4llvm6SDNode12getGluedUserEv">getGluedUser</a>()) {</td></tr>
<tr><th id="948">948</th><td>      <b>if</b> (<a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>) {</td></tr>
<tr><th id="949">949</th><td>        <a class="local col3 ref" href="#293UsedRegs" title='UsedRegs' data-ref="293UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>());</td></tr>
<tr><th id="950">950</th><td>        <b>continue</b>;</td></tr>
<tr><th id="951">951</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>) {</td></tr>
<tr><th id="952">952</th><td>        <i>// Skip CopyToReg nodes that are internal to the glue chain.</i></td></tr>
<tr><th id="953">953</th><td>        <b>continue</b>;</td></tr>
<tr><th id="954">954</th><td>      }</td></tr>
<tr><th id="955">955</th><td>      <i>// Collect declared implicit uses.</i></td></tr>
<tr><th id="956">956</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="297MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="297MCID">MCID</dfn> = <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="957">957</th><td>      <a class="local col3 ref" href="#293UsedRegs" title='UsedRegs' data-ref="293UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col7 ref" href="#297MCID" title='MCID' data-ref="297MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitUsesEv" title='llvm::MCInstrDesc::getImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitUsesEv">getImplicitUses</a>(),</td></tr>
<tr><th id="958">958</th><td>                      <a class="local col7 ref" href="#297MCID" title='MCID' data-ref="297MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitUsesEv" title='llvm::MCInstrDesc::getImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitUsesEv">getImplicitUses</a>() + <a class="local col7 ref" href="#297MCID" title='MCID' data-ref="297MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>());</td></tr>
<tr><th id="959">959</th><td>      <i>// In addition to declared implicit uses, we must also check for</i></td></tr>
<tr><th id="960">960</th><td><i>      // direct RegisterSDNode operands.</i></td></tr>
<tr><th id="961">961</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="298i" title='i' data-type='unsigned int' data-ref="298i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="299e" title='e' data-type='unsigned int' data-ref="299e">e</dfn> = <a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#298i" title='i' data-ref="298i">i</a> != <a class="local col9 ref" href="#299e" title='e' data-ref="299e">e</a>; ++<a class="local col8 ref" href="#298i" title='i' data-ref="298i">i</a>)</td></tr>
<tr><th id="962">962</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col0 decl" id="300R" title='R' data-type='llvm::RegisterSDNode *' data-ref="300R"><a class="local col0 ref" href="#300R" title='R' data-ref="300R">R</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col6 ref" href="#296F" title='F' data-ref="296F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#298i" title='i' data-ref="298i">i</a>))) {</td></tr>
<tr><th id="963">963</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="301Reg" title='Reg' data-type='unsigned int' data-ref="301Reg">Reg</dfn> = <a class="local col0 ref" href="#300R" title='R' data-ref="300R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="964">964</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#301Reg" title='Reg' data-ref="301Reg">Reg</a>))</td></tr>
<tr><th id="965">965</th><td>            <a class="local col3 ref" href="#293UsedRegs" title='UsedRegs' data-ref="293UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#301Reg" title='Reg' data-ref="301Reg">Reg</a>);</td></tr>
<tr><th id="966">966</th><td>        }</td></tr>
<tr><th id="967">967</th><td>    }</td></tr>
<tr><th id="968">968</th><td>  }</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <i>// Finally mark unused registers as dead.</i></td></tr>
<tr><th id="971">971</th><td>  <b>if</b> (!<a class="local col3 ref" href="#293UsedRegs" title='UsedRegs' data-ref="293UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() || <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>() || <a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>())</td></tr>
<tr><th id="972">972</th><td>    <a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::setPhysRegsDeadExcept' data-ref="_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE">setPhysRegsDeadExcept</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#293UsedRegs" title='UsedRegs' data-ref="293UsedRegs">UsedRegs</a>, *<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>);</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>  <i>// Run post-isel target hook to adjust this instruction if needed.</i></td></tr>
<tr><th id="975">975</th><td>  <b>if</b> (<a class="local col7 ref" href="#277II" title='II' data-ref="277II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15hasPostISelHookEv" title='llvm::MCInstrDesc::hasPostISelHook' data-ref="_ZNK4llvm11MCInstrDesc15hasPostISelHookEv">hasPostISelHook</a>())</td></tr>
<tr><th id="976">976</th><td>    <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE" title='llvm::TargetLowering::AdjustInstrPostInstrSelection' data-ref="_ZNK4llvm14TargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE">AdjustInstrPostInstrSelection</a>(<span class='refarg'>*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB">MIB</a></span>, <a class="local col2 ref" href="#272Node" title='Node' data-ref="272Node">Node</a>);</td></tr>
<tr><th id="977">977</th><td>}</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><i class="doc">/// EmitSpecialNode - Generate machine code for a target-independent node and</i></td></tr>
<tr><th id="980">980</th><td><i class="doc">/// needed dependencies.</i></td></tr>
<tr><th id="981">981</th><td><em>void</em> <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::</td></tr>
<tr><th id="982">982</th><td><dfn class="decl def" id="_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitSpecialNode' data-ref="_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitSpecialNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="302Node" title='Node' data-type='llvm::SDNode *' data-ref="302Node">Node</dfn>, <em>bool</em> <dfn class="local col3 decl" id="303IsClone" title='IsClone' data-type='bool' data-ref="303IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col4 decl" id="304IsCloned" title='IsCloned' data-type='bool' data-ref="304IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="983">983</th><td>                <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="305VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="305VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="984">984</th><td>  <b>switch</b> (<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="985">985</th><td>  <b>default</b>:</td></tr>
<tr><th id="986">986</th><td><u>#<span data-ppcond="986">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="987">987</th><td>    <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4dumpEv" title='llvm::SDNode::dump' data-ref="_ZNK4llvm6SDNode4dumpEv">dump</a>();</td></tr>
<tr><th id="988">988</th><td><u>#<span data-ppcond="986">endif</span></u></td></tr>
<tr><th id="989">989</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;This target-independent node should have been selected!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 989)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"This target-independent node should have been selected!"</q>);</td></tr>
<tr><th id="990">990</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EntryToken" title='llvm::ISD::NodeType::EntryToken' data-ref="llvm::ISD::NodeType::EntryToken">EntryToken</a>:</td></tr>
<tr><th id="991">991</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;EntryToken should have been excluded from the schedule!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 991)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"EntryToken should have been excluded from the schedule!"</q>);</td></tr>
<tr><th id="992">992</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MERGE_VALUES" title='llvm::ISD::NodeType::MERGE_VALUES' data-ref="llvm::ISD::NodeType::MERGE_VALUES">MERGE_VALUES</a>:</td></tr>
<tr><th id="993">993</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>: <i>// fall thru</i></td></tr>
<tr><th id="994">994</th><td>    <b>break</b>;</td></tr>
<tr><th id="995">995</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>: {</td></tr>
<tr><th id="996">996</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="306DestReg" title='DestReg' data-type='unsigned int' data-ref="306DestReg">DestReg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="997">997</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="307SrcVal" title='SrcVal' data-type='llvm::SDValue' data-ref="307SrcVal">SrcVal</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="998">998</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#306DestReg" title='DestReg' data-ref="306DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="999">999</th><td>        <a class="local col7 ref" href="#307SrcVal" title='SrcVal' data-ref="307SrcVal">SrcVal</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue15isMachineOpcodeEv" title='llvm::SDValue::isMachineOpcode' data-ref="_ZNK4llvm7SDValue15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="1000">1000</th><td>        <a class="local col7 ref" href="#307SrcVal" title='SrcVal' data-ref="307SrcVal">SrcVal</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue16getMachineOpcodeEv" title='llvm::SDValue::getMachineOpcode' data-ref="_ZNK4llvm7SDValue16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>) {</td></tr>
<tr><th id="1001">1001</th><td>      <i>// Instead building a COPY to that vreg destination, build an</i></td></tr>
<tr><th id="1002">1002</th><td><i>      // IMPLICIT_DEF instruction instead.</i></td></tr>
<tr><th id="1003">1003</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1004">1004</th><td>              <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="local col6 ref" href="#306DestReg" title='DestReg' data-ref="306DestReg">DestReg</a>);</td></tr>
<tr><th id="1005">1005</th><td>      <b>break</b>;</td></tr>
<tr><th id="1006">1006</th><td>    }</td></tr>
<tr><th id="1007">1007</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="308SrcReg" title='SrcReg' data-type='unsigned int' data-ref="308SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1008">1008</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col9 decl" id="309R" title='R' data-type='llvm::RegisterSDNode *' data-ref="309R"><a class="local col9 ref" href="#309R" title='R' data-ref="309R">R</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#307SrcVal" title='SrcVal' data-ref="307SrcVal">SrcVal</a></span>))</td></tr>
<tr><th id="1009">1009</th><td>      <a class="local col8 ref" href="#308SrcReg" title='SrcReg' data-ref="308SrcReg">SrcReg</a> = <a class="local col9 ref" href="#309R" title='R' data-ref="309R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="1010">1010</th><td>    <b>else</b></td></tr>
<tr><th id="1011">1011</th><td>      <a class="local col8 ref" href="#308SrcReg" title='SrcReg' data-ref="308SrcReg">SrcReg</a> = <a class="member" href="#_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" title='llvm::InstrEmitter::getVR' data-ref="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE">getVR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#307SrcVal" title='SrcVal' data-ref="307SrcVal">SrcVal</a>, <span class='refarg'><a class="local col5 ref" href="#305VRBaseMap" title='VRBaseMap' data-ref="305VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>    <b>if</b> (<a class="local col8 ref" href="#308SrcReg" title='SrcReg' data-ref="308SrcReg">SrcReg</a> == <a class="local col6 ref" href="#306DestReg" title='DestReg' data-ref="306DestReg">DestReg</a>) <i>// Coalesced away the copy? Ignore.</i></td></tr>
<tr><th id="1014">1014</th><td>      <b>break</b>;</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>),</td></tr>
<tr><th id="1017">1017</th><td>            <a class="local col6 ref" href="#306DestReg" title='DestReg' data-ref="306DestReg">DestReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#308SrcReg" title='SrcReg' data-ref="308SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1018">1018</th><td>    <b>break</b>;</td></tr>
<tr><th id="1019">1019</th><td>  }</td></tr>
<tr><th id="1020">1020</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>: {</td></tr>
<tr><th id="1021">1021</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="310SrcReg" title='SrcReg' data-type='unsigned int' data-ref="310SrcReg">SrcReg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="1022">1022</th><td>    <a class="member" href="#_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitCopyFromReg' data-ref="_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitCopyFromReg</a>(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>, <var>0</var>, <a class="local col3 ref" href="#303IsClone" title='IsClone' data-ref="303IsClone">IsClone</a>, <a class="local col4 ref" href="#304IsCloned" title='IsCloned' data-ref="304IsCloned">IsCloned</a>, <a class="local col0 ref" href="#310SrcReg" title='SrcReg' data-ref="310SrcReg">SrcReg</a>, <span class='refarg'><a class="local col5 ref" href="#305VRBaseMap" title='VRBaseMap' data-ref="305VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="1023">1023</th><td>    <b>break</b>;</td></tr>
<tr><th id="1024">1024</th><td>  }</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EH_LABEL" title='llvm::ISD::NodeType::EH_LABEL' data-ref="llvm::ISD::NodeType::EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANNOTATION_LABEL" title='llvm::ISD::NodeType::ANNOTATION_LABEL' data-ref="llvm::ISD::NodeType::ANNOTATION_LABEL">ANNOTATION_LABEL</a>: {</td></tr>
<tr><th id="1027">1027</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="311Opc" title='Opc' data-type='unsigned int' data-ref="311Opc">Opc</dfn> = (<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EH_LABEL" title='llvm::ISD::NodeType::EH_LABEL' data-ref="llvm::ISD::NodeType::EH_LABEL">EH_LABEL</a>)</td></tr>
<tr><th id="1028">1028</th><td>                       ? <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL">EH_LABEL</a></td></tr>
<tr><th id="1029">1029</th><td>                       : <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#35" title='llvm::TargetOpcode::ANNOTATION_LABEL' data-ref="llvm::TargetOpcode::ANNOTATION_LABEL">ANNOTATION_LABEL</a>;</td></tr>
<tr><th id="1030">1030</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col2 decl" id="312S" title='S' data-type='llvm::MCSymbol *' data-ref="312S">S</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LabelSDNode" title='llvm::LabelSDNode' data-ref="llvm::LabelSDNode">LabelSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11LabelSDNode8getLabelEv" title='llvm::LabelSDNode::getLabel' data-ref="_ZNK4llvm11LabelSDNode8getLabelEv">getLabel</a>();</td></tr>
<tr><th id="1031">1031</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1032">1032</th><td>            <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#311Opc" title='Opc' data-ref="311Opc">Opc</a>)).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col2 ref" href="#312S" title='S' data-ref="312S">S</a>);</td></tr>
<tr><th id="1033">1033</th><td>    <b>break</b>;</td></tr>
<tr><th id="1034">1034</th><td>  }</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LIFETIME_START" title='llvm::ISD::NodeType::LIFETIME_START' data-ref="llvm::ISD::NodeType::LIFETIME_START">LIFETIME_START</a>:</td></tr>
<tr><th id="1037">1037</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LIFETIME_END" title='llvm::ISD::NodeType::LIFETIME_END' data-ref="llvm::ISD::NodeType::LIFETIME_END">LIFETIME_END</a>: {</td></tr>
<tr><th id="1038">1038</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="313TarOp" title='TarOp' data-type='unsigned int' data-ref="313TarOp">TarOp</dfn> = (<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LIFETIME_START" title='llvm::ISD::NodeType::LIFETIME_START' data-ref="llvm::ISD::NodeType::LIFETIME_START">LIFETIME_START</a>) ?</td></tr>
<tr><th id="1039">1039</th><td>    <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#106" title='llvm::TargetOpcode::LIFETIME_START' data-ref="llvm::TargetOpcode::LIFETIME_START">LIFETIME_START</a> : <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::LIFETIME_END' data-ref="llvm::TargetOpcode::LIFETIME_END">LIFETIME_END</a>;</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a> *<dfn class="local col4 decl" id="314FI" title='FI' data-type='llvm::FrameIndexSDNode *' data-ref="314FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1042">1042</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#313TarOp" title='TarOp' data-ref="313TarOp">TarOp</a>))</td></tr>
<tr><th id="1043">1043</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#314FI" title='FI' data-ref="314FI">FI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="1044">1044</th><td>    <b>break</b>;</td></tr>
<tr><th id="1045">1045</th><td>  }</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="1048">1048</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>: {</td></tr>
<tr><th id="1049">1049</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="315NumOps" title='NumOps' data-type='unsigned int' data-ref="315NumOps">NumOps</dfn> = <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1050">1050</th><td>    <b>if</b> (<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#315NumOps" title='NumOps' data-ref="315NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="1051">1051</th><td>      --<a class="local col5 ref" href="#315NumOps" title='NumOps' data-ref="315NumOps">NumOps</a>;  <i>// Ignore the glue operand.</i></td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>    <i>// Create the inline asm machine instruction.</i></td></tr>
<tr><th id="1054">1054</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="316TgtOpc" title='TgtOpc' data-type='unsigned int' data-ref="316TgtOpc">TgtOpc</dfn> = <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a></td></tr>
<tr><th id="1055">1055</th><td>                          ? <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</a></td></tr>
<tr><th id="1056">1056</th><td>                          : <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a>;</td></tr>
<tr><th id="1057">1057</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="317MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="317MIB">MIB</dfn> =</td></tr>
<tr><th id="1058">1058</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a></span>, <a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11getDebugLocEv" title='llvm::SDNode::getDebugLoc' data-ref="_ZNK4llvm6SDNode11getDebugLocEv">getDebugLoc</a>(), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#316TgtOpc" title='TgtOpc' data-ref="316TgtOpc">TgtOpc</a>));</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>    <i>// Add the asm string as an external symbol operand.</i></td></tr>
<tr><th id="1061">1061</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="318AsmStrV" title='AsmStrV' data-type='llvm::SDValue' data-ref="318AsmStrV">AsmStrV</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_AsmString" title='llvm::InlineAsm::Op_AsmString' data-ref="llvm::InlineAsm::Op_AsmString">Op_AsmString</a>);</td></tr>
<tr><th id="1062">1062</th><td>    <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="319AsmStr" title='AsmStr' data-type='const char *' data-ref="319AsmStr">AsmStr</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ExternalSymbolSDNode" title='llvm::ExternalSymbolSDNode' data-ref="llvm::ExternalSymbolSDNode">ExternalSymbolSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#318AsmStrV" title='AsmStrV' data-ref="318AsmStrV">AsmStrV</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm20ExternalSymbolSDNode9getSymbolEv" title='llvm::ExternalSymbolSDNode::getSymbol' data-ref="_ZNK4llvm20ExternalSymbolSDNode9getSymbolEv">getSymbol</a>();</td></tr>
<tr><th id="1063">1063</th><td>    <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<a class="local col9 ref" href="#319AsmStr" title='AsmStr' data-ref="319AsmStr">AsmStr</a>);</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>    <i>// Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</i></td></tr>
<tr><th id="1066">1066</th><td><i>    // bits.</i></td></tr>
<tr><th id="1067">1067</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="320ExtraInfo" title='ExtraInfo' data-type='int64_t' data-ref="320ExtraInfo">ExtraInfo</dfn> =</td></tr>
<tr><th id="1068">1068</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_ExtraInfo" title='llvm::InlineAsm::Op_ExtraInfo' data-ref="llvm::InlineAsm::Op_ExtraInfo">Op_ExtraInfo</a>))-&gt;</td></tr>
<tr><th id="1069">1069</th><td>                          <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1070">1070</th><td>    <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#320ExtraInfo" title='ExtraInfo' data-ref="320ExtraInfo">ExtraInfo</a>);</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>    <i>// Remember to operand index of the group flags.</i></td></tr>
<tr><th id="1073">1073</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="321GroupIdx" title='GroupIdx' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="321GroupIdx">GroupIdx</dfn>;</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>    <i>// Remember registers that are part of early-clobber defs.</i></td></tr>
<tr><th id="1076">1076</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="322ECRegs" title='ECRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="322ECRegs">ECRegs</dfn>;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>    <i>// Add all of the operand registers to the instruction.</i></td></tr>
<tr><th id="1079">1079</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="323i" title='i' data-type='unsigned int' data-ref="323i">i</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_FirstOperand" title='llvm::InlineAsm::Op_FirstOperand' data-ref="llvm::InlineAsm::Op_FirstOperand">Op_FirstOperand</a>; <a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a> != <a class="local col5 ref" href="#315NumOps" title='NumOps' data-ref="315NumOps">NumOps</a>;) {</td></tr>
<tr><th id="1080">1080</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="324Flags" title='Flags' data-type='unsigned int' data-ref="324Flags">Flags</dfn> =</td></tr>
<tr><th id="1081">1081</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1082">1082</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="325NumVals" title='NumVals' data-type='const unsigned int' data-ref="325NumVals">NumVals</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getNumOperandRegistersEj" title='llvm::InlineAsm::getNumOperandRegisters' data-ref="_ZN4llvm9InlineAsm22getNumOperandRegistersEj">getNumOperandRegisters</a>(<a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags">Flags</a>);</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>      <a class="local col1 ref" href="#321GroupIdx" title='GroupIdx' data-ref="321GroupIdx">GroupIdx</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="1085">1085</th><td>      <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags">Flags</a>);</td></tr>
<tr><th id="1086">1086</th><td>      ++<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>;  <i>// Skip the ID value.</i></td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>      <b>switch</b> (<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm7getKindEj" title='llvm::InlineAsm::getKind' data-ref="_ZN4llvm9InlineAsm7getKindEj">getKind</a>(<a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags">Flags</a>)) {</td></tr>
<tr><th id="1089">1089</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Bad flags!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 1089)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Bad flags!"</q>);</td></tr>
<tr><th id="1090">1090</th><td>        <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDef" title='llvm::InlineAsm::Kind_RegDef' data-ref="llvm::InlineAsm::Kind_RegDef">Kind_RegDef</a>:</td></tr>
<tr><th id="1091">1091</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="326j" title='j' data-type='unsigned int' data-ref="326j">j</dfn> = <var>0</var>; <a class="local col6 ref" href="#326j" title='j' data-ref="326j">j</a> != <a class="local col5 ref" href="#325NumVals" title='NumVals' data-ref="325NumVals">NumVals</a>; ++<a class="local col6 ref" href="#326j" title='j' data-ref="326j">j</a>, ++<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>) {</td></tr>
<tr><th id="1092">1092</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="327Reg" title='Reg' data-type='unsigned int' data-ref="327Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="1093">1093</th><td>          <i>// FIXME: Add dead flags for physical and virtual registers defined.</i></td></tr>
<tr><th id="1094">1094</th><td><i>          // For now, mark physical register defs as implicit to help fast</i></td></tr>
<tr><th id="1095">1095</th><td><i>          // regalloc. This makes inline asm look a lot like calls.</i></td></tr>
<tr><th id="1096">1096</th><td>          <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> |</td></tr>
<tr><th id="1097">1097</th><td>                  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getImplRegStateEb" title='llvm::getImplRegState' data-ref="_ZN4llvm15getImplRegStateEb">getImplRegState</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>)));</td></tr>
<tr><th id="1098">1098</th><td>        }</td></tr>
<tr><th id="1099">1099</th><td>        <b>break</b>;</td></tr>
<tr><th id="1100">1100</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDefEarlyClobber" title='llvm::InlineAsm::Kind_RegDefEarlyClobber' data-ref="llvm::InlineAsm::Kind_RegDefEarlyClobber">Kind_RegDefEarlyClobber</a>:</td></tr>
<tr><th id="1101">1101</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Clobber" title='llvm::InlineAsm::Kind_Clobber' data-ref="llvm::InlineAsm::Kind_Clobber">Kind_Clobber</a>:</td></tr>
<tr><th id="1102">1102</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="328j" title='j' data-type='unsigned int' data-ref="328j">j</dfn> = <var>0</var>; <a class="local col8 ref" href="#328j" title='j' data-ref="328j">j</a> != <a class="local col5 ref" href="#325NumVals" title='NumVals' data-ref="325NumVals">NumVals</a>; ++<a class="local col8 ref" href="#328j" title='j' data-ref="328j">j</a>, ++<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>) {</td></tr>
<tr><th id="1103">1103</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="329Reg" title='Reg' data-type='unsigned int' data-ref="329Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="1104">1104</th><td>          <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#329Reg" title='Reg' data-ref="329Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::EarlyClobber" title='llvm::RegState::EarlyClobber' data-ref="llvm::RegState::EarlyClobber">EarlyClobber</a> |</td></tr>
<tr><th id="1105">1105</th><td>                  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getImplRegStateEb" title='llvm::getImplRegState' data-ref="_ZN4llvm15getImplRegStateEb">getImplRegState</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#329Reg" title='Reg' data-ref="329Reg">Reg</a>)));</td></tr>
<tr><th id="1106">1106</th><td>          <a class="local col2 ref" href="#322ECRegs" title='ECRegs' data-ref="322ECRegs">ECRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#329Reg" title='Reg' data-ref="329Reg">Reg</a>);</td></tr>
<tr><th id="1107">1107</th><td>        }</td></tr>
<tr><th id="1108">1108</th><td>        <b>break</b>;</td></tr>
<tr><th id="1109">1109</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegUse" title='llvm::InlineAsm::Kind_RegUse' data-ref="llvm::InlineAsm::Kind_RegUse">Kind_RegUse</a>:  <i>// Use of register.</i></td></tr>
<tr><th id="1110">1110</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Imm" title='llvm::InlineAsm::Kind_Imm' data-ref="llvm::InlineAsm::Kind_Imm">Kind_Imm</a>:  <i>// Immediate.</i></td></tr>
<tr><th id="1111">1111</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Mem" title='llvm::InlineAsm::Kind_Mem' data-ref="llvm::InlineAsm::Kind_Mem">Kind_Mem</a>:  <i>// Addressing mode.</i></td></tr>
<tr><th id="1112">1112</th><td>        <i>// The addressing mode has been selected, just add all of the</i></td></tr>
<tr><th id="1113">1113</th><td><i>        // operands to the machine instruction.</i></td></tr>
<tr><th id="1114">1114</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="330j" title='j' data-type='unsigned int' data-ref="330j">j</dfn> = <var>0</var>; <a class="local col0 ref" href="#330j" title='j' data-ref="330j">j</a> != <a class="local col5 ref" href="#325NumVals" title='NumVals' data-ref="325NumVals">NumVals</a>; ++<a class="local col0 ref" href="#330j" title='j' data-ref="330j">j</a>, ++<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>)</td></tr>
<tr><th id="1115">1115</th><td>          <a class="member" href="#_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</a>(<span class='refarg'><a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#323i" title='i' data-ref="323i">i</a>), <var>0</var>, <b>nullptr</b>, <span class='refarg'><a class="local col5 ref" href="#305VRBaseMap" title='VRBaseMap' data-ref="305VRBaseMap">VRBaseMap</a></span>,</td></tr>
<tr><th id="1116">1116</th><td>                     <i>/*IsDebug=*/</i><b>false</b>, <a class="local col3 ref" href="#303IsClone" title='IsClone' data-ref="303IsClone">IsClone</a>, <a class="local col4 ref" href="#304IsCloned" title='IsCloned' data-ref="304IsCloned">IsCloned</a>);</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>        <i>// Manually set isTied bits.</i></td></tr>
<tr><th id="1119">1119</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm7getKindEj" title='llvm::InlineAsm::getKind' data-ref="_ZN4llvm9InlineAsm7getKindEj">getKind</a>(<a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags">Flags</a>) == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegUse" title='llvm::InlineAsm::Kind_RegUse' data-ref="llvm::InlineAsm::Kind_RegUse">Kind_RegUse</a>) {</td></tr>
<tr><th id="1120">1120</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="331DefGroup" title='DefGroup' data-type='unsigned int' data-ref="331DefGroup">DefGroup</dfn> = <var>0</var>;</td></tr>
<tr><th id="1121">1121</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm21isUseOperandTiedToDefEjRj" title='llvm::InlineAsm::isUseOperandTiedToDef' data-ref="_ZN4llvm9InlineAsm21isUseOperandTiedToDefEjRj">isUseOperandTiedToDef</a>(<a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags">Flags</a>, <span class='refarg'><a class="local col1 ref" href="#331DefGroup" title='DefGroup' data-ref="331DefGroup">DefGroup</a></span>)) {</td></tr>
<tr><th id="1122">1122</th><td>            <em>unsigned</em> <dfn class="local col2 decl" id="332DefIdx" title='DefIdx' data-type='unsigned int' data-ref="332DefIdx">DefIdx</dfn> = <a class="local col1 ref" href="#321GroupIdx" title='GroupIdx' data-ref="321GroupIdx">GroupIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#331DefGroup" title='DefGroup' data-ref="331DefGroup">DefGroup</a>]</a> + <var>1</var>;</td></tr>
<tr><th id="1123">1123</th><td>            <em>unsigned</em> <dfn class="local col3 decl" id="333UseIdx" title='UseIdx' data-type='unsigned int' data-ref="333UseIdx">UseIdx</dfn> = <a class="local col1 ref" href="#321GroupIdx" title='GroupIdx' data-ref="321GroupIdx">GroupIdx</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>() + <var>1</var>;</td></tr>
<tr><th id="1124">1124</th><td>            <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="334j" title='j' data-type='unsigned int' data-ref="334j">j</dfn> = <var>0</var>; <a class="local col4 ref" href="#334j" title='j' data-ref="334j">j</a> != <a class="local col5 ref" href="#325NumVals" title='NumVals' data-ref="325NumVals">NumVals</a>; ++<a class="local col4 ref" href="#334j" title='j' data-ref="334j">j</a>)</td></tr>
<tr><th id="1125">1125</th><td>              <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col2 ref" href="#332DefIdx" title='DefIdx' data-ref="332DefIdx">DefIdx</a> + <a class="local col4 ref" href="#334j" title='j' data-ref="334j">j</a>, <a class="local col3 ref" href="#333UseIdx" title='UseIdx' data-ref="333UseIdx">UseIdx</a> + <a class="local col4 ref" href="#334j" title='j' data-ref="334j">j</a>);</td></tr>
<tr><th id="1126">1126</th><td>          }</td></tr>
<tr><th id="1127">1127</th><td>        }</td></tr>
<tr><th id="1128">1128</th><td>        <b>break</b>;</td></tr>
<tr><th id="1129">1129</th><td>      }</td></tr>
<tr><th id="1130">1130</th><td>    }</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>    <i>// GCC inline assembly allows input operands to also be early-clobber</i></td></tr>
<tr><th id="1133">1133</th><td><i>    // output operands (so long as the operand is written only after it's</i></td></tr>
<tr><th id="1134">1134</th><td><i>    // used), but this does not match the semantics of our early-clobber flag.</i></td></tr>
<tr><th id="1135">1135</th><td><i>    // If an early-clobber operand register is also an input operand register,</i></td></tr>
<tr><th id="1136">1136</th><td><i>    // then remove the early-clobber flag.</i></td></tr>
<tr><th id="1137">1137</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="335Reg" title='Reg' data-type='unsigned int' data-ref="335Reg">Reg</dfn> : <a class="local col2 ref" href="#322ECRegs" title='ECRegs' data-ref="322ECRegs">ECRegs</a>) {</td></tr>
<tr><th id="1138">1138</th><td>      <b>if</b> (<a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col5 ref" href="#335Reg" title='Reg' data-ref="335Reg">Reg</a>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>)) {</td></tr>
<tr><th id="1139">1139</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="336MO" title='MO' data-type='llvm::MachineOperand *' data-ref="336MO">MO</dfn> = </td></tr>
<tr><th id="1140">1140</th><td>            <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col5 ref" href="#335Reg" title='Reg' data-ref="335Reg">Reg</a>, <b>false</b>, <b>false</b>, <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>);</td></tr>
<tr><th id="1141">1141</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO &amp;&amp; &quot;No def operand for clobbered register?&quot;) ? void (0) : __assert_fail (&quot;MO &amp;&amp; \&quot;No def operand for clobbered register?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp&quot;, 1141, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#336MO" title='MO' data-ref="336MO">MO</a> &amp;&amp; <q>"No def operand for clobbered register?"</q>);</td></tr>
<tr><th id="1142">1142</th><td>        <a class="local col6 ref" href="#336MO" title='MO' data-ref="336MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsEarlyClobberEb" title='llvm::MachineOperand::setIsEarlyClobber' data-ref="_ZN4llvm14MachineOperand17setIsEarlyClobberEb">setIsEarlyClobber</a>(<b>false</b>);</td></tr>
<tr><th id="1143">1143</th><td>      }</td></tr>
<tr><th id="1144">1144</th><td>    }</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>    <i>// Get the mdnode from the asm if it exists and add it to the instruction.</i></td></tr>
<tr><th id="1147">1147</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="337MDV" title='MDV' data-type='llvm::SDValue' data-ref="337MDV">MDV</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Node" title='Node' data-ref="302Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_MDNode" title='llvm::InlineAsm::Op_MDNode' data-ref="llvm::InlineAsm::Op_MDNode">Op_MDNode</a>);</td></tr>
<tr><th id="1148">1148</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col8 decl" id="338MD" title='MD' data-type='const llvm::MDNode *' data-ref="338MD">MD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#337MDV" title='MDV' data-ref="337MDV">MDV</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12MDNodeSDNode5getMDEv" title='llvm::MDNodeSDNode::getMD' data-ref="_ZNK4llvm12MDNodeSDNode5getMDEv">getMD</a>();</td></tr>
<tr><th id="1149">1149</th><td>    <b>if</b> (<a class="local col8 ref" href="#338MD" title='MD' data-ref="338MD">MD</a>)</td></tr>
<tr><th id="1150">1150</th><td>      <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col8 ref" href="#338MD" title='MD' data-ref="338MD">MD</a>);</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>    <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB">MIB</a>);</td></tr>
<tr><th id="1153">1153</th><td>    <b>break</b>;</td></tr>
<tr><th id="1154">1154</th><td>  }</td></tr>
<tr><th id="1155">1155</th><td>  }</td></tr>
<tr><th id="1156">1156</th><td>}</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><i class="doc">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</i></td></tr>
<tr><th id="1159">1159</th><td><i class="doc">/// at the given position in the given block.</i></td></tr>
<tr><th id="1160">1160</th><td><a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<dfn class="decl def" id="_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::InstrEmitter::InstrEmitter' data-ref="_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">InstrEmitter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="339mbb" title='mbb' data-type='llvm::MachineBasicBlock *' data-ref="339mbb">mbb</dfn>,</td></tr>
<tr><th id="1161">1161</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="340insertpos" title='insertpos' data-type='MachineBasicBlock::iterator' data-ref="340insertpos">insertpos</dfn>)</td></tr>
<tr><th id="1162">1162</th><td>    : <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>(<a class="local col9 ref" href="#339mbb" title='mbb' data-ref="339mbb">mbb</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</a>(&amp;<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()),</td></tr>
<tr><th id="1163">1163</th><td>      <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="1164">1164</th><td>      <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>()),</td></tr>
<tr><th id="1165">1165</th><td>      <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</a>(<a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</a>()), <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a>(<a class="local col9 ref" href="#339mbb" title='mbb' data-ref="339mbb">mbb</a>),</td></tr>
<tr><th id="1166">1166</th><td>      <a class="member" href="InstrEmitter.h.html#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_">(</a><a class="local col0 ref" href="#340insertpos" title='insertpos' data-ref="340insertpos">insertpos</a>) {}</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
