{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 13:20:55 2016 " "Info: Processing started: Tue Aug 30 13:20:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Quad -c Quad " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Quad -c Quad" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Quad EP4CE22F17C6 " "Info (119006): Selected device EP4CE22F17C6 for design \"Quad\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|pll7 Cyclone IV E PLL " "Info (15535): Implemented PLL \"NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 180 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 180 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 220 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info (176445): Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info (169124): Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 26568 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info (169141): DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info (332104): Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "c:/altera/11.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Info (332104): Reading SDC File: 'c:/altera/11.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_BRD " "Warning (332060): Node: CLK_BRD was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|the_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst\|the_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|the_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst\|the_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_BRD~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node CLK_BRD~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -304 -392 -216 -288 "CLK_BRD" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_BRD~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 26546 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Info (176353): Automatically promoted node NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 220 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 2641 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Info (176353): Automatically promoted node NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 220 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 2641 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 11621 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch\|data_out  " "Info (176353): Automatically promoted node NiosII:inst\|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 864 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 14432 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~0 " "Info (176357): Destination node NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~0" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 863 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 16773 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10858 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "NiosII:inst\|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch\|data_out" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1730 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch\|data_out  " "Info (176353): Automatically promoted node NiosII:inst\|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII:inst\|sdram:the_sdram\|active_rnw~1 " "Info (176357): Destination node NiosII:inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 225 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 12688 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII:inst\|sdram:the_sdram\|active_cs_n~2 " "Info (176357): Destination node NiosII:inst\|sdram:the_sdram\|active_cs_n~2" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 222 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|sdram:the_sdram|active_cs_n~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 12710 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII:inst\|sdram:the_sdram\|i_refs\[0\]~0 " "Info (176357): Destination node NiosII:inst\|sdram:the_sdram\|i_refs\[0\]~0" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 373 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|sdram:the_sdram|i_refs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 15442 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10980 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "NiosII:inst\|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch\|data_out" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1724 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SENSORS:inst1\|SysCon:Sys\|RST_O  " "Info (176353): Automatically promoted node SENSORS:inst1\|SysCon:Sys\|RST_O " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|adr\[1\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|adr\[1\]" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 182 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|adr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1451 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|adr\[0\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|adr\[0\]" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 182 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|adr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1452 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|WE_O " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|WE_O" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 57 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|WE_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1673 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|adr\[4\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|adr\[4\]" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 182 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|adr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1448 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|adr\[3\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|adr\[3\]" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 182 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|adr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1449 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|adr\[2\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|adr\[2\]" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 182 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|adr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1450 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|STB_O " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|STB_O" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 56 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|STB_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1672 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|step\[6\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|step\[6\]" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 182 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|step[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1433 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|\\Main:Dlytmp\[0\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|\\Main:Dlytmp\[0\]" {  } { { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|\Main:Dlytmp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1636 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SENSORS:inst1\|SBAController:MasterController\|\\Main:Dlytmp\[1\] " "Info (176357): Destination node SENSORS:inst1\|SBAController:MasterController\|\\Main:Dlytmp\[1\]" {  } { { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SBAController:MasterController|\Main:Dlytmp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1637 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "hdl/lib/SysCon_v0.1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SysCon_v0.1.vhd" 30 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENSORS:inst1|SysCon:Sys|RST_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1675 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\|shift_taps_16n:auto_generated\|dffe6  " "Info (176353): Automatically promoted node NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\|shift_taps_16n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_16n.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/shift_taps_16n.tdf" 42 2 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|dffe6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 12323 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch\|data_out  " "Info (176353): Automatically promoted node NiosII:inst\|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10919 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "NiosII:inst\|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch\|data_out" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 1727 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|reset_n_sources~0  " "Info (176353): Automatically promoted node NiosII:inst\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13567 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 12761 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII:inst\|pll:the_pll\|prev_reset  " "Info (176353): Automatically promoted node NiosII:inst\|pll:the_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII:inst\|pll:the_pll\|readdata\[0\]~0 " "Info (176357): Destination node NiosII:inst\|pll:the_pll\|readdata\[0\]~0" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 262 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|pll:the_pll|readdata[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 17677 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 289 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII:inst|pll:the_pll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 2673 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info (176218): Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "37 I/O Output Buffer " "Extra Info (176218): Packed 37 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "51 " "Extra Info (176220): Created 51 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "Warning (15064): PLL \"NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 180 -1 0 } } { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 368 0 0 } } { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15105 0 0 } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -328 -120 328 728 "inst" "" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -384 472 648 -368 "DRAM_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:30 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Info (170195): Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X21_Y11 X31_Y22 " "Info (170196): Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning (169180): Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data0_to_the_epcs_flash_controller 3.3-V LVTTL H2 " "Info (169178): Pin data0_to_the_epcs_flash_controller uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data0_to_the_epcs_flash_controller } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data0_to_the_epcs_flash_controller" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 512 -376 -200 528 "data0_to_the_epcs_flash_controller" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0_to_the_epcs_flash_controller } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 417 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "Warning (169177): 26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SCLK 3.3-V LVTTL T10 " "Info (169178): Pin I2C_SCLK uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { I2C_SCLK } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 472 -904 -728 488 "I2C_SCLK" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 424 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL P11 " "Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 504 -904 -728 520 "I2C_SDAT" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 425 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Info (169178): Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 377 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Info (169178): Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 378 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Info (169178): Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 379 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Info (169178): Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 380 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Info (169178): Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 381 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Info (169178): Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 382 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Info (169178): Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 383 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Info (169178): Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 384 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Info (169178): Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 385 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Info (169178): Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 386 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Info (169178): Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 387 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Info (169178): Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 388 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Info (169178): Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 389 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Info (169178): Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 390 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Info (169178): Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 391 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Info (169178): Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 576 344 520 592 "DRAM_DQ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 392 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_BRD 3.3-V LVTTL R8 " "Info (169178): Pin CLK_BRD uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { CLK_BRD } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_BRD" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -304 -392 -216 -288 "CLK_BRD" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_BRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 415 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_BRD 3.3-V LVTTL J15 " "Info (169178): Pin RST_BRD uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RST_BRD } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST_BRD" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -288 -856 -680 -272 "RST_BRD" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_BRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 416 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pwm_in_3 3.3-V LVTTL C11 " "Info (169178): Pin pwm_in_3 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { pwm_in_3 } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pwm_in_3" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 16 -856 -688 32 "pwm_in_3" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_in_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 422 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pwm_in_4 3.3-V LVTTL E11 " "Info (169178): Pin pwm_in_4 uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { pwm_in_4 } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pwm_in_4" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 128 -864 -696 144 "pwm_in_4" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_in_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 423 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pwm_in_2 3.3-V LVTTL A12 " "Info (169178): Pin pwm_in_2 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { pwm_in_2 } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pwm_in_2" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -104 -856 -688 -88 "pwm_in_2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_in_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 421 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pwm_in_1 3.3-V LVTTL D12 " "Info (169178): Pin pwm_in_1 uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { pwm_in_1 } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pwm_in_1" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -224 -856 -688 -208 "pwm_in_1" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_in_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 420 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPS_RXD 3.3-V LVTTL L13 " "Info (169178): Pin GPS_RXD uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { GPS_RXD } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPS_RXD" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 656 -344 -176 672 "GPS_RXD" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPS_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 418 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xbee_RXD 3.3-V LVTTL J14 " "Info (169178): Pin Xbee_RXD uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { Xbee_RXD } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xbee_RXD" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 688 -344 -176 704 "Xbee_RXD" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xbee_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 419 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data0_to_the_epcs_flash_controller 3.3-V LVTTL H2 " "Info (169178): Pin data0_to_the_epcs_flash_controller uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data0_to_the_epcs_flash_controller } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data0_to_the_epcs_flash_controller" } } } } { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 512 -376 -200 528 "data0_to_the_epcs_flash_controller" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0_to_the_epcs_flash_controller } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/" { { 0 { 0 ""} 0 417 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.fit.smsg " "Info (144001): Generated suppressed messages file D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Info: Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 13:22:57 2016 " "Info: Processing ended: Tue Aug 30 13:22:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Info: Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Info: Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
