# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/ADXL362.vhd" \
"../../../../../project_1/project_1.srcs/sources_1/new/spi_master.vhd" \
"../../../../project_2.srcs/sim_1/new/tb_ADXL362.vhd" \

# Do not sort compile order
nosort
