====================================================================================================
DETAILED DEBUG INFO FOR 'medium' WORKLOAD
====================================================================================================

====================================================================================================
1. WORKLOAD CONFIGURATION
====================================================================================================
  Name: medium
  Dimensions: R=3, S=3, P=28, Q=28, C=32, K=32, N=1
  Bounds: [3, 3, 28, 28, 32, 32, 1]
  MACs: 7225344
  Stride: (1, 1)
  Dilation: (1, 1)

  Tensor Sizes:
    Input:  N=1 × C=32 × H=30 × W=30 = 28800 elements
    Weight: K=32 × C=32 × R=3 × S=3 = 9216 elements
    Output: N=1 × K=32 × P=28 × Q=28 = 25088 elements

  Relevancy Matrix O[dim][tensor] (1=relevant, 0=irrelevant):
    Dim      Input    Weight   Output  
    R        1        1        0       
    S        1        1        0       
    P        1        0        1       
    Q        1        0        1       
    C        1        1        0       
    K        0        1        1       
    N        1        0        1       

  Divisors per dimension:
    R: [1, 3]
    S: [1, 3]
    P: [1, 2, 4, 7, 14, 28]
    Q: [1, 2, 4, 7, 14, 28]
    C: [1, 2, 4, 8, 16, 32]
    K: [1, 2, 4, 8, 16, 32]
    N: [1]

====================================================================================================
2. OPTIMIZER RESULT
====================================================================================================

  Solver Status: optimal
  Solve Time: 4.79s

====================================================================================================
3. MAPPING DETAILS
====================================================================================================

  Layout:
    Input:  row_aligned
    Weight: row_aligned
    Output: sequential

  Tile Info:
    block_h: 15
    block_w: 15

  Loop Bounds (per memory level):
  Memory Hierarchy: Level 0=PE, Level 1=GlobalBuffer, Level 2=RowBuffer, Level 3=LocalDRAM

    Level 0:
      H: {'C': 4, 'K': 4}
      W: {'P': 4, 'Q': 4}
      Internal: (all 1s)
      temporal: {'R': 3, 'S': 3}

    Level 1:
      spatial: (all 1s)
      temporal: (all 1s)

    Level 2:
      spatial: (all 1s)
      temporal: {'K': 4}

    Level 3:
      spatial: (all 1s)
      temporal: {'P': 7, 'Q': 7, 'C': 8, 'K': 2}

  Permutation (per memory level, inner to outer):
    Level 0: S -> R
    Level 1: 
    Level 2: K
    Level 3: P -> Q -> C -> K

  Tile Sizes (cumulative up to each level):
    Level 0: {'R': 3, 'S': 3}
    Level 1: {'R': 3, 'S': 3}
    Level 2: {'R': 3, 'S': 3, 'K': 4}
    Level 3: {'R': 3, 'S': 3, 'P': 7, 'Q': 7, 'C': 8, 'K': 8}

====================================================================================================
4. DRAM LEVEL ANALYSIS (Level 2 + Level 3)
====================================================================================================

  DRAM Level Factors (Level 2 × Level 3):
    R: 1
    S: 1
    P: 7
    Q: 7
    C: 8
    K: 8
    N: 1

  Reuse Penalty per Tensor (irrelevant DRAM factors):
    Input: irrelevant dims = ['K'], penalty = 8
    Weight: irrelevant dims = ['P', 'Q', 'N'], penalty = 49
    Output: irrelevant dims = ['R', 'S', 'C'], penalty = 8

  Expected Unique Row Activations (simplified):
    For row_aligned: total_tiles = Π(DRAM factors)
    Total DRAM tiles: 3136

====================================================================================================
5. ILP ROW ACTIVATION PREDICTIONS
====================================================================================================

  ILP Predicted Row Activations:
    Input:  788.0000
    Weight: 16.0000
    Output: 196.0000
    Total:  1000.0000

====================================================================================================
5.1 ILP VARIABLE VALUES
====================================================================================================

  xp[m=3] - Permutation at DRAM level (which dim at which position):
    Position 0: P
    Position 1: Q
    Position 2: C
    Position 3: K

  xb[m=3, s=1] - DRAM temporal bounds:
    R: divisor[0] = 1
    S: divisor[0] = 1
    P: divisor[3] = 7
    Q: divisor[3] = 7
    C: divisor[3] = 8
    K: divisor[1] = 2
    N: divisor[0] = 1

  xr[m=2, m_=3] - Relevant inner loop exists at position p:

    Input:
      Position 0: xr = 1
      Position 1: xr = 1
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

    Weight:
      Position 0: xr = 0
      Position 1: xr = 0
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

    Output:
      Position 0: xr = 1
      Position 1: xr = 1
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

  xj[m=2, m_=3] - Dimension j has inner loop for tensor:

    Input (relevant dims: ['R', 'S', 'P', 'Q', 'C', 'N']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 1 (relevant)
      K: xj = 1 (irrelevant)
      N: xj = 0 (relevant)

    Weight (relevant dims: ['R', 'S', 'C', 'K']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 0 (irrelevant)
      Q: xj = 0 (irrelevant)
      C: xj = 1 (relevant)
      K: xj = 1 (relevant)
      N: xj = 0 (irrelevant)

    Output (relevant dims: ['P', 'Q', 'K', 'N']):
      R: xj = 0 (irrelevant)
      S: xj = 0 (irrelevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 1 (irrelevant)
      K: xj = 1 (relevant)
      N: xj = 0 (relevant)

  Manual row_acts_aligned calculation (for verification):
    Input: P=7 × Q=7 × C=8 × K=2 = 784
    Weight: C=8 × K=2 = 16
    Output: P=7 × Q=7 × C=8 × K=2 = 784

====================================================================================================
5.2 DETAILED ROW ACTIVATION ILP VARIABLES
====================================================================================================

  ============================================================
  Tensor: Input
  ============================================================

    2. Row Acts (Row-Aligned mode): 784.0000
       (Π {all dims with xj=1} bound_j)

    4. Outer Irrelevant Product: 8.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 25088.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 784.0000
       (row_aligned × row_acts_row_aligned)

    8. Input Block Crossing Acts: 2.0000
       (2 × selected_count × reuse_penalty)
       - Selected IBC Count: 1.0000
       - aux_ibc_rp (selected_count × reuse_penalty): 1.0000

    9. Total Row Acts: 788.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 1.0692
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 26.7305
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Weight
  ============================================================

    2. Row Acts (Row-Aligned mode): 16.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 441.0000
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 1.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 441.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 16.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 16.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 0.0217
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 0.5428
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Output
  ============================================================

    2. Row Acts (Row-Aligned mode): 784.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 24.5000
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 8.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 196.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 196.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 0.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 196.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 0.2659
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 6.6487
        (scaled_acts × activation_latency)

  ============================================================
  Layout Choices
  ============================================================
    Input: row_aligned
    Weight: row_aligned
    Output: sequential

====================================================================================================
5.5 ADDRESS CALCULATION DETAILS
====================================================================================================

  Buffer Tile (Level 0+1):
    R: 3
    S: 3
    P: 4
    Q: 4
    C: 4
    K: 4

  DRAM Loop Structure (Level 2+3, outer to inner):
    Loops iterate using TILE INDEX (0, 1, 2, ...), NOT element coordinates
    Element coord = tile_index × tile_stride (computed at access time)
    [0] Level 3, K: for tile_idx in range(2)
         tile_stride=16 → elem_coord = tile_idx × 16
    [1] Level 3, C: for tile_idx in range(8)
         tile_stride=4 → elem_coord = tile_idx × 4
    [2] Level 3, Q: for tile_idx in range(7)
         tile_stride=4 → elem_coord = tile_idx × 4
    [3] Level 3, P: for tile_idx in range(7)
         tile_stride=4 → elem_coord = tile_idx × 4
    [4] Level 2, K: for tile_idx in range(4)
         tile_stride=4 → elem_coord = tile_idx × 4

  ======================================================================
  DEBUG: INPUT STRIDE CALCULATION DETAILS
  ======================================================================
    input_loop_order = [(3, 4), (3, 3), (3, 2)]
    input_l3_dims_in_perm = [(3, 4), (3, 3), (3, 2)]
    Level 3 factors: P_l3=7, Q_l3=7, C_l3=8, N_l3=1
    input_aligned_tile_size = 1024
    input_l3_tile_counts = {2: 7, 3: 7, 4: 8, 6: 1}

    Stride calculation process:
      Initial stride = input_aligned_tile_size = 1024

      Step 1: Process dims in permutation (reversed):
        dim=P: stride=1024, count=7
        dim=Q: stride=7168, count=7
        dim=C: stride=50176, count=8

      Step 2: Process remaining dims:
        dim=N: stride=401408, count=1

    Final input_strides from layout_info:
      (L2, P): 15
      (L2, Q): 1
      (L2, C): 225
      (L2, N): 900
      (L3, P): 1024
      (L3, Q): 7168
      (L3, C): 50176
      (L3, N): 401408
  ======================================================================

  Block Configuration:
    block_h: 15 (data layout)
    block_w: 15 (data layout)
    block_size: 225
    num_blocks_h: 2
    num_blocks_w: 2
    row_size (elements): 1024

  Input Access Tile Configuration:
    H_per_tile: 6 (access tile)
    W_per_tile: 6 (access tile)
    C_per_tile: 4
    input_dram_tile_size: 144 bytes
    input_aligned_tile_size: 1024 bytes (row_aligned)
    DRAM factors: P_l3=7, Q_l3=7, C_l3=8, N_l3=1

  Input Address Calculation:
    Layout: row_aligned
    Strides (Level 3 = between DRAM tiles, Level 2 = within tile):
      (L2, P): 15
      (L2, Q): 1
      (L2, C): 225
      (L2, N): 900
      (L3, P): 1024
      (L3, Q): 7168
      (L3, C): 50176
      (L3, N): 401408

  Weight Address Calculation:
    Layout: row_aligned
    Buffer Tile Size: 144 (K=4 × C=4 × R=3 × S=3)
    Strides:
      (L2, R): 3
      (L2, S): 1
      (L2, C): 9
      (L2, K): 36
      (L3, R): 1024
      (L3, S): 1024
      (L3, C): 1024
      (L3, K): 8192

  Output Address Calculation:
    Layout: sequential
    Buffer Tile Size: 64 (N=1 × K=4 × P=4 × Q=4)
    Strides:
      (L2, P): 4
      (L2, Q): 1
      (L2, K): 16
      (L2, N): 16
      (L3, P): 256
      (L3, Q): 1792
      (L3, K): 12544
      (L3, N): 256

  Base Addresses:
    Input:  0x00000000 (Bank 0)
    Weight: 0x01000000 (Bank 1)
    Output: 0x02000000 (Bank 2)

====================================================================================================
6. TRACE GENERATION DETAILS
====================================================================================================

  DRAM Config:
    row_buffer_bytes: 1024
    num_banks: 4
    num_rows: 16384
    element_size: 1
    bank_size: 16777216 bytes (16 MB)

====================================================================================================
6.1 INPUT ADDRESS CALCULATION DEBUG
====================================================================================================

  First 100 Input accesses (detailed):
    idx |   h   w | h_blk w_blk | h_in w_in |   block_base  l2_base   offset |         addr |   row   col
  -----------------------------------------------------------------------------------------------
      0 |   0   0 |     0     0 |    0    0 |            0        0        0 | 0x00000000 |     0     0
      1 |   0   1 |     0     0 |    0    1 |            0        0        1 | 0x00000001 |     0     1
      2 |   0   2 |     0     0 |    0    2 |            0        0        2 | 0x00000002 |     0     2
      3 |   0   3 |     0     0 |    0    3 |            0        0        3 | 0x00000003 |     0     3
      4 |   0   4 |     0     0 |    0    4 |            0        0        4 | 0x00000004 |     0     4
      5 |   0   5 |     0     0 |    0    5 |            0        0        5 | 0x00000005 |     0     5
      6 |   1   0 |     0     0 |    1    0 |            0        0       15 | 0x0000000F |     0    15
      7 |   1   1 |     0     0 |    1    1 |            0        0       16 | 0x00000010 |     0    16
      8 |   1   2 |     0     0 |    1    2 |            0        0       17 | 0x00000011 |     0    17
      9 |   1   3 |     0     0 |    1    3 |            0        0       18 | 0x00000012 |     0    18
     10 |   1   4 |     0     0 |    1    4 |            0        0       19 | 0x00000013 |     0    19
     11 |   1   5 |     0     0 |    1    5 |            0        0       20 | 0x00000014 |     0    20
     12 |   2   0 |     0     0 |    2    0 |            0        0       30 | 0x0000001E |     0    30
     13 |   2   1 |     0     0 |    2    1 |            0        0       31 | 0x0000001F |     0    31
     14 |   2   2 |     0     0 |    2    2 |            0        0       32 | 0x00000020 |     0    32
     15 |   2   3 |     0     0 |    2    3 |            0        0       33 | 0x00000021 |     0    33
     16 |   2   4 |     0     0 |    2    4 |            0        0       34 | 0x00000022 |     0    34
     17 |   2   5 |     0     0 |    2    5 |            0        0       35 | 0x00000023 |     0    35
     18 |   3   0 |     0     0 |    3    0 |            0        0       45 | 0x0000002D |     0    45
     19 |   3   1 |     0     0 |    3    1 |            0        0       46 | 0x0000002E |     0    46
     20 |   3   2 |     0     0 |    3    2 |            0        0       47 | 0x0000002F |     0    47
     21 |   3   3 |     0     0 |    3    3 |            0        0       48 | 0x00000030 |     0    48
     22 |   3   4 |     0     0 |    3    4 |            0        0       49 | 0x00000031 |     0    49
     23 |   3   5 |     0     0 |    3    5 |            0        0       50 | 0x00000032 |     0    50
     24 |   4   0 |     0     0 |    4    0 |            0        0       60 | 0x0000003C |     0    60
     25 |   4   1 |     0     0 |    4    1 |            0        0       61 | 0x0000003D |     0    61
     26 |   4   2 |     0     0 |    4    2 |            0        0       62 | 0x0000003E |     0    62
     27 |   4   3 |     0     0 |    4    3 |            0        0       63 | 0x0000003F |     0    63
     28 |   4   4 |     0     0 |    4    4 |            0        0       64 | 0x00000040 |     0    64
     29 |   4   5 |     0     0 |    4    5 |            0        0       65 | 0x00000041 |     0    65
     30 |   5   0 |     0     0 |    5    0 |            0        0       75 | 0x0000004B |     0    75
     31 |   5   1 |     0     0 |    5    1 |            0        0       76 | 0x0000004C |     0    76
     32 |   5   2 |     0     0 |    5    2 |            0        0       77 | 0x0000004D |     0    77
     33 |   5   3 |     0     0 |    5    3 |            0        0       78 | 0x0000004E |     0    78
     34 |   5   4 |     0     0 |    5    4 |            0        0       79 | 0x0000004F |     0    79
     35 |   5   5 |     0     0 |    5    5 |            0        0       80 | 0x00000050 |     0    80
     36 |   0   0 |     0     0 |    0    0 |            0        0      225 | 0x000000E1 |     0   225
     37 |   0   1 |     0     0 |    0    1 |            0        0      226 | 0x000000E2 |     0   226
     38 |   0   2 |     0     0 |    0    2 |            0        0      227 | 0x000000E3 |     0   227
     39 |   0   3 |     0     0 |    0    3 |            0        0      228 | 0x000000E4 |     0   228
     40 |   0   4 |     0     0 |    0    4 |            0        0      229 | 0x000000E5 |     0   229
     41 |   0   5 |     0     0 |    0    5 |            0        0      230 | 0x000000E6 |     0   230
     42 |   1   0 |     0     0 |    1    0 |            0        0      240 | 0x000000F0 |     0   240
     43 |   1   1 |     0     0 |    1    1 |            0        0      241 | 0x000000F1 |     0   241
     44 |   1   2 |     0     0 |    1    2 |            0        0      242 | 0x000000F2 |     0   242
     45 |   1   3 |     0     0 |    1    3 |            0        0      243 | 0x000000F3 |     0   243
     46 |   1   4 |     0     0 |    1    4 |            0        0      244 | 0x000000F4 |     0   244
     47 |   1   5 |     0     0 |    1    5 |            0        0      245 | 0x000000F5 |     0   245
     48 |   2   0 |     0     0 |    2    0 |            0        0      255 | 0x000000FF |     0   255
     49 |   2   1 |     0     0 |    2    1 |            0        0      256 | 0x00000100 |     0   256
     50 |   2   2 |     0     0 |    2    2 |            0        0      257 | 0x00000101 |     0   257
     51 |   2   3 |     0     0 |    2    3 |            0        0      258 | 0x00000102 |     0   258
     52 |   2   4 |     0     0 |    2    4 |            0        0      259 | 0x00000103 |     0   259
     53 |   2   5 |     0     0 |    2    5 |            0        0      260 | 0x00000104 |     0   260
     54 |   3   0 |     0     0 |    3    0 |            0        0      270 | 0x0000010E |     0   270
     55 |   3   1 |     0     0 |    3    1 |            0        0      271 | 0x0000010F |     0   271
     56 |   3   2 |     0     0 |    3    2 |            0        0      272 | 0x00000110 |     0   272
     57 |   3   3 |     0     0 |    3    3 |            0        0      273 | 0x00000111 |     0   273
     58 |   3   4 |     0     0 |    3    4 |            0        0      274 | 0x00000112 |     0   274
     59 |   3   5 |     0     0 |    3    5 |            0        0      275 | 0x00000113 |     0   275
     60 |   4   0 |     0     0 |    4    0 |            0        0      285 | 0x0000011D |     0   285
     61 |   4   1 |     0     0 |    4    1 |            0        0      286 | 0x0000011E |     0   286
     62 |   4   2 |     0     0 |    4    2 |            0        0      287 | 0x0000011F |     0   287
     63 |   4   3 |     0     0 |    4    3 |            0        0      288 | 0x00000120 |     0   288
     64 |   4   4 |     0     0 |    4    4 |            0        0      289 | 0x00000121 |     0   289
     65 |   4   5 |     0     0 |    4    5 |            0        0      290 | 0x00000122 |     0   290
     66 |   5   0 |     0     0 |    5    0 |            0        0      300 | 0x0000012C |     0   300
     67 |   5   1 |     0     0 |    5    1 |            0        0      301 | 0x0000012D |     0   301
     68 |   5   2 |     0     0 |    5    2 |            0        0      302 | 0x0000012E |     0   302
     69 |   5   3 |     0     0 |    5    3 |            0        0      303 | 0x0000012F |     0   303
     70 |   5   4 |     0     0 |    5    4 |            0        0      304 | 0x00000130 |     0   304
     71 |   5   5 |     0     0 |    5    5 |            0        0      305 | 0x00000131 |     0   305
     72 |   0   0 |     0     0 |    0    0 |            0        0      450 | 0x000001C2 |     0   450
     73 |   0   1 |     0     0 |    0    1 |            0        0      451 | 0x000001C3 |     0   451
     74 |   0   2 |     0     0 |    0    2 |            0        0      452 | 0x000001C4 |     0   452
     75 |   0   3 |     0     0 |    0    3 |            0        0      453 | 0x000001C5 |     0   453
     76 |   0   4 |     0     0 |    0    4 |            0        0      454 | 0x000001C6 |     0   454
     77 |   0   5 |     0     0 |    0    5 |            0        0      455 | 0x000001C7 |     0   455
     78 |   1   0 |     0     0 |    1    0 |            0        0      465 | 0x000001D1 |     0   465
     79 |   1   1 |     0     0 |    1    1 |            0        0      466 | 0x000001D2 |     0   466
     80 |   1   2 |     0     0 |    1    2 |            0        0      467 | 0x000001D3 |     0   467
     81 |   1   3 |     0     0 |    1    3 |            0        0      468 | 0x000001D4 |     0   468
     82 |   1   4 |     0     0 |    1    4 |            0        0      469 | 0x000001D5 |     0   469
     83 |   1   5 |     0     0 |    1    5 |            0        0      470 | 0x000001D6 |     0   470
     84 |   2   0 |     0     0 |    2    0 |            0        0      480 | 0x000001E0 |     0   480
     85 |   2   1 |     0     0 |    2    1 |            0        0      481 | 0x000001E1 |     0   481
     86 |   2   2 |     0     0 |    2    2 |            0        0      482 | 0x000001E2 |     0   482
     87 |   2   3 |     0     0 |    2    3 |            0        0      483 | 0x000001E3 |     0   483
     88 |   2   4 |     0     0 |    2    4 |            0        0      484 | 0x000001E4 |     0   484
     89 |   2   5 |     0     0 |    2    5 |            0        0      485 | 0x000001E5 |     0   485
     90 |   3   0 |     0     0 |    3    0 |            0        0      495 | 0x000001EF |     0   495
     91 |   3   1 |     0     0 |    3    1 |            0        0      496 | 0x000001F0 |     0   496
     92 |   3   2 |     0     0 |    3    2 |            0        0      497 | 0x000001F1 |     0   497
     93 |   3   3 |     0     0 |    3    3 |            0        0      498 | 0x000001F2 |     0   498
     94 |   3   4 |     0     0 |    3    4 |            0        0      499 | 0x000001F3 |     0   499
     95 |   3   5 |     0     0 |    3    5 |            0        0      500 | 0x000001F4 |     0   500
     96 |   4   0 |     0     0 |    4    0 |            0        0      510 | 0x000001FE |     0   510
     97 |   4   1 |     0     0 |    4    1 |            0        0      511 | 0x000001FF |     0   511
     98 |   4   2 |     0     0 |    4    2 |            0        0      512 | 0x00000200 |     0   512
     99 |   4   3 |     0     0 |    4    3 |            0        0      513 | 0x00000201 |     0   513

  ROW SWITCH ANALYSIS:
    Row switches in first 200 Input accesses: 0

  W BOUNDARY CROSSING DEBUG (w=30 or w=31):
     idx |   h   w | w_range    | h_blk w_blk | h_in w_in |   block_base   offset |         addr |   row
  ----------------------------------------------------------------------------------------------------
    3026 |   0  14 | [12,18)    |     0     0 |    0   14 |            0       14 | 0x0000000E |     0
    3027 |   0  15 | [12,18)    |     0     1 |    0    0 |         7168        0 | 0x00001C00 |     7 <-- ROW SWITCH
    3032 |   1  14 | [12,18)    |     0     0 |    1   14 |            0       29 | 0x0000001D |     0 <-- ROW SWITCH
    3033 |   1  15 | [12,18)    |     0     1 |    1    0 |         7168       15 | 0x00001C0F |     7 <-- ROW SWITCH
    3038 |   2  14 | [12,18)    |     0     0 |    2   14 |            0       44 | 0x0000002C |     0 <-- ROW SWITCH
    3039 |   2  15 | [12,18)    |     0     1 |    2    0 |         7168       30 | 0x00001C1E |     7 <-- ROW SWITCH
    3044 |   3  14 | [12,18)    |     0     0 |    3   14 |            0       59 | 0x0000003B |     0 <-- ROW SWITCH
    3045 |   3  15 | [12,18)    |     0     1 |    3    0 |         7168       45 | 0x00001C2D |     7 <-- ROW SWITCH
    3050 |   4  14 | [12,18)    |     0     0 |    4   14 |            0       74 | 0x0000004A |     0 <-- ROW SWITCH
    3051 |   4  15 | [12,18)    |     0     1 |    4    0 |         7168       60 | 0x00001C3C |     7 <-- ROW SWITCH
    3056 |   5  14 | [12,18)    |     0     0 |    5   14 |            0       89 | 0x00000059 |     0 <-- ROW SWITCH
    3057 |   5  15 | [12,18)    |     0     1 |    5    0 |         7168       75 | 0x00001C4B |     7 <-- ROW SWITCH
    3062 |   0  14 | [12,18)    |     0     0 |    0   14 |            0      239 | 0x000000EF |     0 <-- ROW SWITCH
    3063 |   0  15 | [12,18)    |     0     1 |    0    0 |         7168      225 | 0x00001CE1 |     7 <-- ROW SWITCH
    3068 |   1  14 | [12,18)    |     0     0 |    1   14 |            0      254 | 0x000000FE |     0 <-- ROW SWITCH
    3069 |   1  15 | [12,18)    |     0     1 |    1    0 |         7168      240 | 0x00001CF0 |     7 <-- ROW SWITCH
    3074 |   2  14 | [12,18)    |     0     0 |    2   14 |            0      269 | 0x0000010D |     0 <-- ROW SWITCH
    3075 |   2  15 | [12,18)    |     0     1 |    2    0 |         7168      255 | 0x00001CFF |     7 <-- ROW SWITCH
    3080 |   3  14 | [12,18)    |     0     0 |    3   14 |            0      284 | 0x0000011C |     0 <-- ROW SWITCH
    3081 |   3  15 | [12,18)    |     0     1 |    3    0 |         7168      270 | 0x00001D0E |     7 <-- ROW SWITCH
    3086 |   4  14 | [12,18)    |     0     0 |    4   14 |            0      299 | 0x0000012B |     0 <-- ROW SWITCH
    3087 |   4  15 | [12,18)    |     0     1 |    4    0 |         7168      285 | 0x00001D1D |     7 <-- ROW SWITCH
    3092 |   5  14 | [12,18)    |     0     0 |    5   14 |            0      314 | 0x0000013A |     0 <-- ROW SWITCH
    3093 |   5  15 | [12,18)    |     0     1 |    5    0 |         7168      300 | 0x00001D2C |     7 <-- ROW SWITCH
    3098 |   0  14 | [12,18)    |     0     0 |    0   14 |            0      464 | 0x000001D0 |     0 <-- ROW SWITCH
    3099 |   0  15 | [12,18)    |     0     1 |    0    0 |         7168      450 | 0x00001DC2 |     7 <-- ROW SWITCH
    3104 |   1  14 | [12,18)    |     0     0 |    1   14 |            0      479 | 0x000001DF |     0 <-- ROW SWITCH
    3105 |   1  15 | [12,18)    |     0     1 |    1    0 |         7168      465 | 0x00001DD1 |     7 <-- ROW SWITCH
    3110 |   2  14 | [12,18)    |     0     0 |    2   14 |            0      494 | 0x000001EE |     0 <-- ROW SWITCH
    3111 |   2  15 | [12,18)    |     0     1 |    2    0 |         7168      480 | 0x00001DE0 |     7 <-- ROW SWITCH
    3116 |   3  14 | [12,18)    |     0     0 |    3   14 |            0      509 | 0x000001FD |     0 <-- ROW SWITCH
    3117 |   3  15 | [12,18)    |     0     1 |    3    0 |         7168      495 | 0x00001DEF |     7 <-- ROW SWITCH
    3122 |   4  14 | [12,18)    |     0     0 |    4   14 |            0      524 | 0x0000020C |     0 <-- ROW SWITCH
    3123 |   4  15 | [12,18)    |     0     1 |    4    0 |         7168      510 | 0x00001DFE |     7 <-- ROW SWITCH
    3128 |   5  14 | [12,18)    |     0     0 |    5   14 |            0      539 | 0x0000021B |     0 <-- ROW SWITCH
    3129 |   5  15 | [12,18)    |     0     1 |    5    0 |         7168      525 | 0x00001E0D |     7 <-- ROW SWITCH
    3134 |   0  14 | [12,18)    |     0     0 |    0   14 |            0      689 | 0x000002B1 |     0 <-- ROW SWITCH
    3135 |   0  15 | [12,18)    |     0     1 |    0    0 |         7168      675 | 0x00001EA3 |     7 <-- ROW SWITCH
    3140 |   1  14 | [12,18)    |     0     0 |    1   14 |            0      704 | 0x000002C0 |     0 <-- ROW SWITCH
    3141 |   1  15 | [12,18)    |     0     1 |    1    0 |         7168      690 | 0x00001EB2 |     7 <-- ROW SWITCH
    3146 |   2  14 | [12,18)    |     0     0 |    2   14 |            0      719 | 0x000002CF |     0 <-- ROW SWITCH
    3147 |   2  15 | [12,18)    |     0     1 |    2    0 |         7168      705 | 0x00001EC1 |     7 <-- ROW SWITCH
    3152 |   3  14 | [12,18)    |     0     0 |    3   14 |            0      734 | 0x000002DE |     0 <-- ROW SWITCH
    3153 |   3  15 | [12,18)    |     0     1 |    3    0 |         7168      720 | 0x00001ED0 |     7 <-- ROW SWITCH
    3158 |   4  14 | [12,18)    |     0     0 |    4   14 |            0      749 | 0x000002ED |     0 <-- ROW SWITCH
    3159 |   4  15 | [12,18)    |     0     1 |    4    0 |         7168      735 | 0x00001EDF |     7 <-- ROW SWITCH
    3164 |   5  14 | [12,18)    |     0     0 |    5   14 |            0      764 | 0x000002FC |     0 <-- ROW SWITCH
    3165 |   5  15 | [12,18)    |     0     1 |    5    0 |         7168      750 | 0x00001EEE |     7 <-- ROW SWITCH
    3170 |   4  14 | [12,18)    |     0     0 |    4   14 |            0       74 | 0x0000004A |     0 <-- ROW SWITCH
    3171 |   4  15 | [12,18)    |     0     1 |    4    0 |         7168       60 | 0x00001C3C |     7 <-- ROW SWITCH

  Trace Statistics:
    Total trace lines: 765184

  Input (Bank 0):
    Total accesses: 112896
    Unique addresses: 28800
    Unique rows: 32
    Rows accessed: [0, 1, 7, 8, 49, 50, 56, 57, 98, 99, 105, 106, 147, 148, 154, 155, 196, 197, 203, 204, 245, 246, 252, 253, 294, 295, 301, 302, 343, 344, 350, 351]
    Row activations (switches): 6144
    Row visit pattern:
      Row 0: activated 192 times
      Row 1: activated 192 times
      Row 7: activated 192 times
      Row 8: activated 192 times
      Row 49: activated 192 times
      Row 50: activated 192 times
      Row 56: activated 192 times
      Row 57: activated 192 times
      Row 98: activated 192 times
      Row 99: activated 192 times
      Row 105: activated 192 times
      Row 106: activated 192 times
      Row 147: activated 192 times
      Row 148: activated 192 times
      Row 154: activated 192 times
      Row 155: activated 192 times
      Row 196: activated 192 times
      Row 197: activated 192 times
      Row 203: activated 192 times
      Row 204: activated 192 times
      Row 245: activated 192 times
      Row 246: activated 192 times
      Row 252: activated 192 times
      Row 253: activated 192 times
      Row 294: activated 192 times
      Row 295: activated 192 times
      Row 301: activated 192 times
      Row 302: activated 192 times
      Row 343: activated 192 times
      Row 344: activated 192 times
      Row 350: activated 192 times
      Row 351: activated 192 times

  Weight (Bank 1):
    Total accesses: 451584
    Unique addresses: 9216
    Unique rows: 16
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
    Row activations (switches): 16
    Row visit pattern:
      Row 0: activated 1 times
      Row 1: activated 1 times
      Row 2: activated 1 times
      Row 3: activated 1 times
      Row 4: activated 1 times
      Row 5: activated 1 times
      Row 6: activated 1 times
      Row 7: activated 1 times
      Row 8: activated 1 times
      Row 9: activated 1 times
      Row 10: activated 1 times
      Row 11: activated 1 times
      Row 12: activated 1 times
      Row 13: activated 1 times
      Row 14: activated 1 times
      Row 15: activated 1 times

  Output (Bank 2):
    Total accesses: 200704
    Unique addresses: 25088
    Unique rows: 25
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24]
    Row activations (switches): 207
    Row visit pattern:
      Row 0: activated 8 times
      Row 1: activated 8 times
      Row 2: activated 8 times
      Row 3: activated 8 times
      Row 4: activated 8 times
      Row 5: activated 8 times
      Row 6: activated 8 times
      Row 7: activated 8 times
      Row 8: activated 8 times
      Row 9: activated 8 times
      Row 10: activated 8 times
      Row 11: activated 8 times
      Row 12: activated 15 times
      Row 13: activated 8 times
      Row 14: activated 8 times
      Row 15: activated 8 times
      Row 16: activated 8 times
      Row 17: activated 8 times
      Row 18: activated 8 times
      Row 19: activated 8 times
      Row 20: activated 8 times
      Row 21: activated 8 times
      Row 22: activated 8 times
      Row 23: activated 8 times
      Row 24: activated 8 times

====================================================================================================
7. SAMPLE TRACE ENTRIES (First 100)
====================================================================================================
     0: LD 0x00000000 -> Input  Row=  0 Col=   0 <-- NEW ROW
     1: LD 0x00000001 -> Input  Row=  0 Col=   1
     2: LD 0x00000002 -> Input  Row=  0 Col=   2
     3: LD 0x00000003 -> Input  Row=  0 Col=   3
     4: LD 0x00000004 -> Input  Row=  0 Col=   4
     5: LD 0x00000005 -> Input  Row=  0 Col=   5
     6: LD 0x0000000F -> Input  Row=  0 Col=  15
     7: LD 0x00000010 -> Input  Row=  0 Col=  16
     8: LD 0x00000011 -> Input  Row=  0 Col=  17
     9: LD 0x00000012 -> Input  Row=  0 Col=  18
    10: LD 0x00000013 -> Input  Row=  0 Col=  19
    11: LD 0x00000014 -> Input  Row=  0 Col=  20
    12: LD 0x0000001E -> Input  Row=  0 Col=  30
    13: LD 0x0000001F -> Input  Row=  0 Col=  31
    14: LD 0x00000020 -> Input  Row=  0 Col=  32
    15: LD 0x00000021 -> Input  Row=  0 Col=  33
    16: LD 0x00000022 -> Input  Row=  0 Col=  34
    17: LD 0x00000023 -> Input  Row=  0 Col=  35
    18: LD 0x0000002D -> Input  Row=  0 Col=  45
    19: LD 0x0000002E -> Input  Row=  0 Col=  46
    20: LD 0x0000002F -> Input  Row=  0 Col=  47
    21: LD 0x00000030 -> Input  Row=  0 Col=  48
    22: LD 0x00000031 -> Input  Row=  0 Col=  49
    23: LD 0x00000032 -> Input  Row=  0 Col=  50
    24: LD 0x0000003C -> Input  Row=  0 Col=  60
    25: LD 0x0000003D -> Input  Row=  0 Col=  61
    26: LD 0x0000003E -> Input  Row=  0 Col=  62
    27: LD 0x0000003F -> Input  Row=  0 Col=  63
    28: LD 0x00000040 -> Input  Row=  0 Col=  64
    29: LD 0x00000041 -> Input  Row=  0 Col=  65
    30: LD 0x0000004B -> Input  Row=  0 Col=  75
    31: LD 0x0000004C -> Input  Row=  0 Col=  76
    32: LD 0x0000004D -> Input  Row=  0 Col=  77
    33: LD 0x0000004E -> Input  Row=  0 Col=  78
    34: LD 0x0000004F -> Input  Row=  0 Col=  79
    35: LD 0x00000050 -> Input  Row=  0 Col=  80
    36: LD 0x000000E1 -> Input  Row=  0 Col= 225
    37: LD 0x000000E2 -> Input  Row=  0 Col= 226
    38: LD 0x000000E3 -> Input  Row=  0 Col= 227
    39: LD 0x000000E4 -> Input  Row=  0 Col= 228
    40: LD 0x000000E5 -> Input  Row=  0 Col= 229
    41: LD 0x000000E6 -> Input  Row=  0 Col= 230
    42: LD 0x000000F0 -> Input  Row=  0 Col= 240
    43: LD 0x000000F1 -> Input  Row=  0 Col= 241
    44: LD 0x000000F2 -> Input  Row=  0 Col= 242
    45: LD 0x000000F3 -> Input  Row=  0 Col= 243
    46: LD 0x000000F4 -> Input  Row=  0 Col= 244
    47: LD 0x000000F5 -> Input  Row=  0 Col= 245
    48: LD 0x000000FF -> Input  Row=  0 Col= 255
    49: LD 0x00000100 -> Input  Row=  0 Col= 256
    50: LD 0x00000101 -> Input  Row=  0 Col= 257
    51: LD 0x00000102 -> Input  Row=  0 Col= 258
    52: LD 0x00000103 -> Input  Row=  0 Col= 259
    53: LD 0x00000104 -> Input  Row=  0 Col= 260
    54: LD 0x0000010E -> Input  Row=  0 Col= 270
    55: LD 0x0000010F -> Input  Row=  0 Col= 271
    56: LD 0x00000110 -> Input  Row=  0 Col= 272
    57: LD 0x00000111 -> Input  Row=  0 Col= 273
    58: LD 0x00000112 -> Input  Row=  0 Col= 274
    59: LD 0x00000113 -> Input  Row=  0 Col= 275
    60: LD 0x0000011D -> Input  Row=  0 Col= 285
    61: LD 0x0000011E -> Input  Row=  0 Col= 286
    62: LD 0x0000011F -> Input  Row=  0 Col= 287
    63: LD 0x00000120 -> Input  Row=  0 Col= 288
    64: LD 0x00000121 -> Input  Row=  0 Col= 289
    65: LD 0x00000122 -> Input  Row=  0 Col= 290
    66: LD 0x0000012C -> Input  Row=  0 Col= 300
    67: LD 0x0000012D -> Input  Row=  0 Col= 301
    68: LD 0x0000012E -> Input  Row=  0 Col= 302
    69: LD 0x0000012F -> Input  Row=  0 Col= 303
    70: LD 0x00000130 -> Input  Row=  0 Col= 304
    71: LD 0x00000131 -> Input  Row=  0 Col= 305
    72: LD 0x000001C2 -> Input  Row=  0 Col= 450
    73: LD 0x000001C3 -> Input  Row=  0 Col= 451
    74: LD 0x000001C4 -> Input  Row=  0 Col= 452
    75: LD 0x000001C5 -> Input  Row=  0 Col= 453
    76: LD 0x000001C6 -> Input  Row=  0 Col= 454
    77: LD 0x000001C7 -> Input  Row=  0 Col= 455
    78: LD 0x000001D1 -> Input  Row=  0 Col= 465
    79: LD 0x000001D2 -> Input  Row=  0 Col= 466
    80: LD 0x000001D3 -> Input  Row=  0 Col= 467
    81: LD 0x000001D4 -> Input  Row=  0 Col= 468
    82: LD 0x000001D5 -> Input  Row=  0 Col= 469
    83: LD 0x000001D6 -> Input  Row=  0 Col= 470
    84: LD 0x000001E0 -> Input  Row=  0 Col= 480
    85: LD 0x000001E1 -> Input  Row=  0 Col= 481
    86: LD 0x000001E2 -> Input  Row=  0 Col= 482
    87: LD 0x000001E3 -> Input  Row=  0 Col= 483
    88: LD 0x000001E4 -> Input  Row=  0 Col= 484
    89: LD 0x000001E5 -> Input  Row=  0 Col= 485
    90: LD 0x000001EF -> Input  Row=  0 Col= 495
    91: LD 0x000001F0 -> Input  Row=  0 Col= 496
    92: LD 0x000001F1 -> Input  Row=  0 Col= 497
    93: LD 0x000001F2 -> Input  Row=  0 Col= 498
    94: LD 0x000001F3 -> Input  Row=  0 Col= 499
    95: LD 0x000001F4 -> Input  Row=  0 Col= 500
    96: LD 0x000001FE -> Input  Row=  0 Col= 510
    97: LD 0x000001FF -> Input  Row=  0 Col= 511
    98: LD 0x00000200 -> Input  Row=  0 Col= 512
    99: LD 0x00000201 -> Input  Row=  0 Col= 513

====================================================================================================
8. DISCREPANCY ANALYSIS
====================================================================================================

  Comparison:
  Tensor     ILP             Trace           Ratio (Trace/ILP)   
  ------------------------------------------------------------
  Input      788.00          6144            7.80                
  Weight     16.00           16              1.00                
  Output     196.00          207             1.06                

  Key Observations:
    - ILP computes row_acts based on DRAM level tiling factors
    - Trace counts actual row switches during execution
    - The large discrepancy suggests:
      1. ILP model may only consider Level 3 factors, not Level 2+3
      2. Or trace generator iterates both Level 2 and Level 3 loops
      3. Or the formula for row_aligned mode is incorrect