

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Sun Jun 25 13:14:45 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 8.483 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14002|    14002| 0.119 ms | 0.119 ms |  14002|  14002|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    14000|    14000|        15|         14|          1|  1000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     114|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      9|     645|       3|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     127|    -|
|Register         |        -|      -|      81|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      9|     726|     244|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |loop_imperfect_mubkb_U1  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U2  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U3  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      9|  645|   3|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |grp_fu_113_p1       |     +    |      0|  0|  39|          32|           5|
    |grp_fu_125_p1       |     +    |      0|  0|  39|          32|           2|
    |i_fu_85_p2          |     +    |      0|  0|  17|          10|           1|
    |icmp_ln98_fu_79_p2  |   icmp   |      0|  0|  13|          10|           6|
    |ap_enable_pp0       |    xor   |      0|  0|   6|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 114|          85|          16|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  15|          3|   10|         30|
    |ap_NS_fsm                    |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_72_p4  |   9|          2|   10|         20|
    |i_0_reg_68                   |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 127|         26|   32|         89|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_addr_reg_145           |  10|   0|   10|          0|
    |ap_CS_fsm                |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |beta_reg_150             |  32|   0|   32|          0|
    |i_0_reg_68               |  10|   0|   10|          0|
    |i_reg_135                |  10|   0|   10|          0|
    |icmp_ln98_reg_131        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  81|   0|   81|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------+-----+-----+------------+----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_start       |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_done        | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_idle        | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_ready       | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|A_address0     | out |   10|  ap_memory |        A       |     array    |
|A_ce0          | out |    1|  ap_memory |        A       |     array    |
|A_we0          | out |    1|  ap_memory |        A       |     array    |
|A_d0           | out |   32|  ap_memory |        A       |     array    |
|A_q0           |  in |   32|  ap_memory |        A       |     array    |
|addr_address0  | out |   10|  ap_memory |      addr      |     array    |
|addr_ce0       | out |    1|  ap_memory |      addr      |     array    |
|addr_q0        |  in |   32|  ap_memory |      addr      |     array    |
+---------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 14, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %addr) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:98]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%icmp_ln98 = icmp eq i10 %i_0, -24" [loop_imperfect.c:98]   --->   Operation 23 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.41ns)   --->   "%i = add i10 %i_0, 1" [loop_imperfect.c:98]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %2, label %hls_label_0" [loop_imperfect.c:98]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %i_0 to i64" [loop_imperfect.c:101]   --->   Operation 27 'zext' 'zext_ln101' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%addr_addr = getelementptr [1000 x i32]* %addr, i64 0, i64 %zext_ln101" [loop_imperfect.c:101]   --->   Operation 28 'getelementptr' 'addr_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.66ns)   --->   "%address = load i32* %addr_addr, align 4" [loop_imperfect.c:101]   --->   Operation 29 'load' 'address' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 30 [1/2] (2.66ns)   --->   "%address = load i32* %addr_addr, align 4" [loop_imperfect.c:101]   --->   Operation 30 'load' 'address' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i32 %address to i64" [loop_imperfect.c:102]   --->   Operation 31 'sext' 'sext_ln102' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %sext_ln102" [loop_imperfect.c:102]   --->   Operation 32 'getelementptr' 'A_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.66ns)   --->   "%beta = load i32* %A_addr, align 4" [loop_imperfect.c:102]   --->   Operation 33 'load' 'beta' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 34 [1/2] (2.66ns)   --->   "%beta = load i32* %A_addr, align 4" [loop_imperfect.c:102]   --->   Operation 34 'load' 'beta' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 35 [5/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 35 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 36 [4/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 36 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 37 [3/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 37 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 38 [2/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 38 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.48>
ST_8 : Operation 39 [1/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 39 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln104 = add nsw i32 %mul_ln104, 19" [loop_imperfect.c:104]   --->   Operation 40 'add' 'add_ln104' <Predicate = (!icmp_ln98)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [5/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 41 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 42 [4/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 42 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 43 [3/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 43 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 44 [2/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 44 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.48>
ST_12 : Operation 45 [1/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 45 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln104_1 = add nsw i32 %mul_ln104_1, 3" [loop_imperfect.c:104]   --->   Operation 46 'add' 'add_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 47 [5/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 47 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 48 [4/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 48 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 49 [3/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 49 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 50 [2/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 50 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [loop_imperfect.c:98]   --->   Operation 51 'specregionbegin' 'tmp' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:99]   --->   Operation 52 'specpipeline' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 53 [1/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 53 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 54 [1/1] (2.66ns)   --->   "store i32 %result, i32* %A_addr, align 4" [loop_imperfect.c:106]   --->   Operation 54 'store' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [loop_imperfect.c:108]   --->   Operation 55 'specregionend' 'empty_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:98]   --->   Operation 56 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:109]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000]
br_ln98           (br               ) [ 011111111111111110]
i_0               (phi              ) [ 001000000000000000]
icmp_ln98         (icmp             ) [ 001111111111111110]
empty             (speclooptripcount) [ 000000000000000000]
i                 (add              ) [ 011111111111111110]
br_ln98           (br               ) [ 000000000000000000]
zext_ln101        (zext             ) [ 000000000000000000]
addr_addr         (getelementptr    ) [ 000100000000000000]
address           (load             ) [ 000000000000000000]
sext_ln102        (sext             ) [ 000000000000000000]
A_addr            (getelementptr    ) [ 001011111111111110]
beta              (load             ) [ 001001111111111110]
mul_ln104         (mul              ) [ 000000000111100000]
add_ln104         (add              ) [ 000000000111100000]
mul_ln104_1       (mul              ) [ 000000000000000000]
add_ln104_1       (add              ) [ 001000000000011110]
tmp               (specregionbegin  ) [ 000000000000000000]
specpipeline_ln99 (specpipeline     ) [ 000000000000000000]
result            (mul              ) [ 000000000000000000]
store_ln106       (store            ) [ 000000000000000000]
empty_2           (specregionend    ) [ 000000000000000000]
br_ln98           (br               ) [ 011111111111111110]
ret_ln109         (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_imperfect_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="addr_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="10" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="10" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="address/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="A_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="32" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="beta/3 store_ln106/16 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i_0_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="1"/>
<pin id="70" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_0_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln98_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="10" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln101_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln102_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln104/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln104_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="6" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln104_1/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln104_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_1/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="8"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="result/12 "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln98_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="140" class="1005" name="addr_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="1"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="A_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="1"/>
<pin id="147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="beta_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta "/>
</bind>
</comp>

<comp id="157" class="1005" name="mul_ln104_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln104 "/>
</bind>
</comp>

<comp id="162" class="1005" name="add_ln104_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="167" class="1005" name="add_ln104_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="72" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="72" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="72" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="99"><net_src comp="49" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="105"><net_src comp="62" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="62" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="101" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="107" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="125" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="79" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="85" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="143"><net_src comp="42" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="148"><net_src comp="55" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="153"><net_src comp="62" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="160"><net_src comp="101" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="165"><net_src comp="107" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="170"><net_src comp="119" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {16 }
 - Input state : 
	Port: loop_imperfect : A | {3 4 }
	Port: loop_imperfect : addr | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln98 : 1
		i : 1
		br_ln98 : 2
		zext_ln101 : 1
		addr_addr : 2
		address : 3
	State 3
		sext_ln102 : 1
		A_addr : 2
		beta : 3
	State 4
		mul_ln104 : 1
	State 5
	State 6
	State 7
	State 8
		add_ln104 : 1
		mul_ln104_1 : 2
	State 9
	State 10
	State 11
	State 12
		add_ln104_1 : 1
		result : 2
	State 13
	State 14
	State 15
	State 16
		store_ln106 : 1
		empty_2 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_101     |    3    |   215   |    1    |
|    mul   |     grp_fu_113     |    3    |   215   |    1    |
|          |     grp_fu_125     |    3    |   215   |    1    |
|----------|--------------------|---------|---------|---------|
|          |       i_fu_85      |    0    |    0    |    17   |
|    add   |  add_ln104_fu_107  |    0    |    0    |    39   |
|          | add_ln104_1_fu_119 |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln98_fu_79  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln101_fu_91  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln102_fu_96  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    9    |   645   |   111   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   A_addr_reg_145  |   10   |
|add_ln104_1_reg_167|   32   |
| add_ln104_reg_162 |   32   |
| addr_addr_reg_140 |   10   |
|    beta_reg_150   |   32   |
|     i_0_reg_68    |   10   |
|     i_reg_135     |   10   |
| icmp_ln98_reg_131 |    1   |
| mul_ln104_reg_157 |   32   |
+-------------------+--------+
|       Total       |   169  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_62 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_101    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_101    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_113    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_113    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_125    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   360  ||  7.427  ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   645  |   111  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   63   |
|  Register |    -   |    -   |   169  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    7   |   814  |   174  |
+-----------+--------+--------+--------+--------+
