{
  "module_name": "g12a.h",
  "hash_id": "30797150d55ea0e0197c451b70ae6a80718bb81662ce1c8a47d1236a4520e515",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/g12a.h",
  "human_readable_source": " \n \n#ifndef __G12A_H\n#define __G12A_H\n\n \n#define HHI_MIPI_CNTL0\t\t\t0x000\n#define HHI_MIPI_CNTL1\t\t\t0x004\n#define HHI_MIPI_CNTL2\t\t\t0x008\n#define HHI_MIPI_STS\t\t\t0x00C\n#define HHI_GP0_PLL_CNTL0\t\t0x040\n#define HHI_GP0_PLL_CNTL1\t\t0x044\n#define HHI_GP0_PLL_CNTL2\t\t0x048\n#define HHI_GP0_PLL_CNTL3\t\t0x04C\n#define HHI_GP0_PLL_CNTL4\t\t0x050\n#define HHI_GP0_PLL_CNTL5\t\t0x054\n#define HHI_GP0_PLL_CNTL6\t\t0x058\n#define HHI_GP0_PLL_STS\t\t\t0x05C\n#define HHI_GP1_PLL_CNTL0\t\t0x060\n#define HHI_GP1_PLL_CNTL1\t\t0x064\n#define HHI_GP1_PLL_CNTL2\t\t0x068\n#define HHI_GP1_PLL_CNTL3\t\t0x06C\n#define HHI_GP1_PLL_CNTL4\t\t0x070\n#define HHI_GP1_PLL_CNTL5\t\t0x074\n#define HHI_GP1_PLL_CNTL6\t\t0x078\n#define HHI_GP1_PLL_STS\t\t\t0x07C\n#define HHI_PCIE_PLL_CNTL0\t\t0x098\n#define HHI_PCIE_PLL_CNTL1\t\t0x09C\n#define HHI_PCIE_PLL_CNTL2\t\t0x0A0\n#define HHI_PCIE_PLL_CNTL3\t\t0x0A4\n#define HHI_PCIE_PLL_CNTL4\t\t0x0A8\n#define HHI_PCIE_PLL_CNTL5\t\t0x0AC\n#define HHI_PCIE_PLL_STS\t\t0x0B8\n#define HHI_HIFI_PLL_CNTL0\t\t0x0D8\n#define HHI_HIFI_PLL_CNTL1\t\t0x0DC\n#define HHI_HIFI_PLL_CNTL2\t\t0x0E0\n#define HHI_HIFI_PLL_CNTL3\t\t0x0E4\n#define HHI_HIFI_PLL_CNTL4\t\t0x0E8\n#define HHI_HIFI_PLL_CNTL5\t\t0x0EC\n#define HHI_HIFI_PLL_CNTL6\t\t0x0F0\n#define HHI_VIID_CLK_DIV\t\t0x128\n#define HHI_VIID_CLK_CNTL\t\t0x12C\n#define HHI_GCLK_MPEG0\t\t\t0x140\n#define HHI_GCLK_MPEG1\t\t\t0x144\n#define HHI_GCLK_MPEG2\t\t\t0x148\n#define HHI_GCLK_OTHER\t\t\t0x150\n#define HHI_GCLK_OTHER2\t\t\t0x154\n#define HHI_SYS_CPU_CLK_CNTL1\t\t0x15c\n#define HHI_VID_CLK_DIV\t\t\t0x164\n#define HHI_MPEG_CLK_CNTL\t\t0x174\n#define HHI_AUD_CLK_CNTL\t\t0x178\n#define HHI_VID_CLK_CNTL\t\t0x17c\n#define HHI_TS_CLK_CNTL\t\t\t0x190\n#define HHI_VID_CLK_CNTL2\t\t0x194\n#define HHI_SYS_CPU_CLK_CNTL0\t\t0x19c\n#define HHI_VID_PLL_CLK_DIV\t\t0x1A0\n#define HHI_MALI_CLK_CNTL\t\t0x1b0\n#define HHI_VPU_CLKC_CNTL\t\t0x1b4\n#define HHI_VPU_CLK_CNTL\t\t0x1bC\n#define HHI_NNA_CLK_CNTL\t\t0x1C8\n#define HHI_HDMI_CLK_CNTL\t\t0x1CC\n#define HHI_VDEC_CLK_CNTL\t\t0x1E0\n#define HHI_VDEC2_CLK_CNTL\t\t0x1E4\n#define HHI_VDEC3_CLK_CNTL\t\t0x1E8\n#define HHI_VDEC4_CLK_CNTL\t\t0x1EC\n#define HHI_HDCP22_CLK_CNTL\t\t0x1F0\n#define HHI_VAPBCLK_CNTL\t\t0x1F4\n#define HHI_SYS_CPUB_CLK_CNTL1\t\t0x200\n#define HHI_SYS_CPUB_CLK_CNTL\t\t0x208\n#define HHI_VPU_CLKB_CNTL\t\t0x20C\n#define HHI_SYS_CPU_CLK_CNTL2\t\t0x210\n#define HHI_SYS_CPU_CLK_CNTL3\t\t0x214\n#define HHI_SYS_CPU_CLK_CNTL4\t\t0x218\n#define HHI_SYS_CPU_CLK_CNTL5\t\t0x21c\n#define HHI_SYS_CPU_CLK_CNTL6\t\t0x220\n#define HHI_GEN_CLK_CNTL\t\t0x228\n#define HHI_VDIN_MEAS_CLK_CNTL\t\t0x250\n#define HHI_MIPIDSI_PHY_CLK_CNTL\t0x254\n#define HHI_NAND_CLK_CNTL\t\t0x25C\n#define HHI_SD_EMMC_CLK_CNTL\t\t0x264\n#define HHI_MPLL_CNTL0\t\t\t0x278\n#define HHI_MPLL_CNTL1\t\t\t0x27C\n#define HHI_MPLL_CNTL2\t\t\t0x280\n#define HHI_MPLL_CNTL3\t\t\t0x284\n#define HHI_MPLL_CNTL4\t\t\t0x288\n#define HHI_MPLL_CNTL5\t\t\t0x28c\n#define HHI_MPLL_CNTL6\t\t\t0x290\n#define HHI_MPLL_CNTL7\t\t\t0x294\n#define HHI_MPLL_CNTL8\t\t\t0x298\n#define HHI_FIX_PLL_CNTL0\t\t0x2A0\n#define HHI_FIX_PLL_CNTL1\t\t0x2A4\n#define HHI_FIX_PLL_CNTL3\t\t0x2AC\n#define HHI_SYS_PLL_CNTL0\t\t0x2f4\n#define HHI_SYS_PLL_CNTL1\t\t0x2f8\n#define HHI_SYS_PLL_CNTL2\t\t0x2fc\n#define HHI_SYS_PLL_CNTL3\t\t0x300\n#define HHI_SYS_PLL_CNTL4\t\t0x304\n#define HHI_SYS_PLL_CNTL5\t\t0x308\n#define HHI_SYS_PLL_CNTL6\t\t0x30c\n#define HHI_HDMI_PLL_CNTL0\t\t0x320\n#define HHI_HDMI_PLL_CNTL1\t\t0x324\n#define HHI_HDMI_PLL_CNTL2\t\t0x328\n#define HHI_HDMI_PLL_CNTL3\t\t0x32c\n#define HHI_HDMI_PLL_CNTL4\t\t0x330\n#define HHI_HDMI_PLL_CNTL5\t\t0x334\n#define HHI_HDMI_PLL_CNTL6\t\t0x338\n#define HHI_SPICC_CLK_CNTL\t\t0x3dc\n#define HHI_SYS1_PLL_CNTL0\t\t0x380\n#define HHI_SYS1_PLL_CNTL1\t\t0x384\n#define HHI_SYS1_PLL_CNTL2\t\t0x388\n#define HHI_SYS1_PLL_CNTL3\t\t0x38c\n#define HHI_SYS1_PLL_CNTL4\t\t0x390\n#define HHI_SYS1_PLL_CNTL5\t\t0x394\n#define HHI_SYS1_PLL_CNTL6\t\t0x398\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}