`timescale 1ns / 1ns
module ASFIFO_tb;

	parameter WIDTH = 8;
	parameter PTR   = 8;

	// å†™æ—¶é’ŸåŸŸtbä¿¡å·å®šä¹‰
	reg					wrclk		;
	reg					wr_rst_n	;
	reg	[WIDTH-1:0]		wr_data		;
	reg 				wr_en		;
	wire				wr_full		;

	// è¯»æ—¶é’ŸåŸŸtbä¿¡å·å®šä¹‰
	reg					rdclk		;
	reg					rd_rst_n	;
	wire [WIDTH-1:0]	rd_data		;
	reg					rd_en		;
	wire				rd_empty	;
 	// å¼‚æ­¥fifoä¾‹åŒ–
	FIFO_TOP #(
		.DATA_WIDTH(WIDTH),
		.ADDR_WIDTH(PTR)
	) inst_FIFO_TOP (
		.wr_clk   (wrclk),
		.wr_rstn  (wr_rst_n),
		.wr_en    (wr_en),
		.wr_data  (wr_data),
		.rd_clk   (rdclk),
		.rd_rstn  (rd_rst_n),
		.rd_en    (rd_en),
		.rd_data  (rd_data),
		.wr_full  (wr_full),
		.rd_empty (rd_empty)
	);
	// testbenchè‡ªå®šä¹‰ä¿¡å?
	reg					init_done	;		// testbenchåˆå§‹åŒ–ç»“æ?



	// FIFOåˆå§‹åŒ?
	initial	begin
		// è¾“å…¥ä¿¡å·åˆå§‹åŒ?
		wr_rst_n  = 1	;
		rd_rst_n  = 1	;
		wrclk 	  = 0	;
		rdclk 	  = 0	;
		wr_en 	  = 0	;
		rd_en 	  = 0	;
		wr_data   = 'b0 ;
		init_done = 0	;

		// FIFOå¤ä½
		#30 wr_rst_n = 0;
			rd_rst_n = 0;
		#30 wr_rst_n = 1;
			rd_rst_n = 1;

		// åˆå§‹åŒ–å®Œæ¯?
		#30 init_done = 1;
	end



	// å†™æ—¶é’?
	always
		#2 wrclk = ~wrclk;

	// è¯»æ—¶é’?
	always
		#4 rdclk = ~rdclk;



	// è¯»å†™æ§åˆ¶
	always @(*) begin
		if(init_done) begin
			// å†™æ•°æ?
			if( wr_full == 1'b1 )begin
				wr_en = 0;
			end
			else begin
				wr_en = 1;
			end
		end
	end

	always @(*) begin
		if(init_done) begin
			// è¯»æ•°æ?
			if( rd_empty == 1'b1 )begin
				rd_en = 0;
			end
			else begin
				rd_en = 1;
			end
		end
	end



	// å†™å…¥æ•°æ®è‡ªå¢
	always @(posedge wrclk) begin
		if(init_done) begin
			if( wr_full == 1'b0 )
				wr_data <= wr_data + 1;
			else
				wr_data <= wr_data;
		end
		else begin
			wr_data <= 'b0;
		end
	end

endmodule





