{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472922534935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472922534939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  3 13:08:54 2016 " "Processing started: Sat Sep  3 13:08:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472922534939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472922534939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472922534940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1472922535577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 dividers.v(1952) " "Verilog HDL Declaration information at dividers.v(1952): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1952 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividers.v 11 11 " "Found 11 design units, including 11 entities, in source file dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_controller " "Found entity 2: memory_controller" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "3 main " "Found entity 3: main" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_dual_port " "Found entity 4: ram_dual_port" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "5 rom_dual_port " "Found entity 5: rom_dual_port" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "6 ML605 " "Found entity 6: ML605" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "7 de4 " "Found entity 7: de4" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2 " "Found entity 8: de2" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "9 circuit_start_control " "Found entity 9: circuit_start_control" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 2048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex_digits " "Found entity 10: hex_digits" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 2056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_tb " "Found entity 11: main_tb" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 2088 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472922552289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y SerialDivider.v(55) " "Verilog HDL Declaration information at SerialDivider.v(55): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "../../serial_divider/SerialDivider.v" "" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472922552292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/legup/legup-4.0/serial_divider/SerialDivider.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/legup/legup-4.0/serial_divider/SerialDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialDivider " "Found entity 1: SerialDivider" {  } { { "../../serial_divider/SerialDivider.v" "" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552293 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop " "Found entity 2: DFlipFlop" {  } { { "../../serial_divider/SerialDivider.v" "" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552293 ""} { "Info" "ISGN_ENTITY_NAME" "3 ShiftLeftRegister " "Found entity 3: ShiftLeftRegister" {  } { { "../../serial_divider/SerialDivider.v" "" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552293 ""} { "Info" "ISGN_ENTITY_NAME" "4 DownwardsRunningCounter " "Found entity 4: DownwardsRunningCounter" {  } { { "../../serial_divider/SerialDivider.v" "" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472922552293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472922552293 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x dividers.v(75) " "Verilog HDL Implicit Net warning at dividers.v(75): created implicit net for \"clk2x\"" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472922552296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower dividers.v(76) " "Verilog HDL Implicit Net warning at dividers.v(76): created implicit net for \"clk1x_follower\"" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472922552296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1472922552436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_controller:memory_controller_inst " "Elaborating entity \"memory_controller\" for hierarchy \"memory_controller:memory_controller_inst\"" {  } { { "dividers.v" "memory_controller_inst" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472922552556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port memory_controller:memory_controller_inst\|ram_dual_port:TEST_INPUTS " "Elaborating entity \"ram_dual_port\" for hierarchy \"memory_controller:memory_controller_inst\|ram_dual_port:TEST_INPUTS\"" {  } { { "dividers.v" "TEST_INPUTS" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472922552605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "dividers.v" "main_inst" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472922552630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialDivider main:main_inst\|SerialDivider:serial_divider_main_1_4 " "Elaborating entity \"SerialDivider\" for hierarchy \"main:main_inst\|SerialDivider:serial_divider_main_1_4\"" {  } { { "dividers.v" "serial_divider_main_1_4" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472922553975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop main:main_inst\|SerialDivider:serial_divider_main_1_4\|DFlipFlop:RegDivisor " "Elaborating entity \"DFlipFlop\" for hierarchy \"main:main_inst\|SerialDivider:serial_divider_main_1_4\|DFlipFlop:RegDivisor\"" {  } { { "../../serial_divider/SerialDivider.v" "RegDivisor" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472922553987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeftRegister main:main_inst\|SerialDivider:serial_divider_main_1_4\|ShiftLeftRegister:ShiftRemainder " "Elaborating entity \"ShiftLeftRegister\" for hierarchy \"main:main_inst\|SerialDivider:serial_divider_main_1_4\|ShiftLeftRegister:ShiftRemainder\"" {  } { { "../../serial_divider/SerialDivider.v" "ShiftRemainder" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472922553993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DownwardsRunningCounter main:main_inst\|SerialDivider:serial_divider_main_1_4\|DownwardsRunningCounter:Counter " "Elaborating entity \"DownwardsRunningCounter\" for hierarchy \"main:main_inst\|SerialDivider:serial_divider_main_1_4\|DownwardsRunningCounter:Counter\"" {  } { { "../../serial_divider/SerialDivider.v" "Counter" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472922554003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SerialDivider.v(222) " "Verilog HDL assignment warning at SerialDivider.v(222): truncated value with size 32 to match size of target (5)" {  } { { "../../serial_divider/SerialDivider.v" "" { Text "/home/legup/legup-4.0/serial_divider/SerialDivider.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472922554004 "|top|main:main_inst|SerialDivider:serial_divider_main_1_4|DownwardsRunningCounter:Counter"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memory_controller_waitrequest " "Net \"memory_controller_waitrequest\" is missing source, defaulting to GND" {  } { { "dividers.v" "memory_controller_waitrequest" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1472922554175 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1472922554175 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_controller:memory_controller_inst\|ram_dual_port:TEST_INPUTS\|ram " "RAM logic \"memory_controller:memory_controller_inst\|ram_dual_port:TEST_INPUTS\|ram\" is uninferred due to inappropriate RAM size" {  } { { "dividers.v" "ram" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 1632 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1472922554801 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1472922554801 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 50 /home/legup/legup-4.0/examples/dividers/TEST_INPUTS.mif " "Memory depth (64) in the design file differs from memory depth (50) in the Memory Initialization File \"/home/legup/legup-4.0/examples/dividers/TEST_INPUTS.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1472922555564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1472922556923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1472922558265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/legup/legup-4.0/examples/dividers/top.map.smsg " "Generated suppressed messages file /home/legup/legup-4.0/examples/dividers/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1472922558451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1472922558759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472922558759 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "dividers.v" "" { Text "/home/legup/legup-4.0/examples/dividers/dividers.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472922559596 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1472922559596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1167 " "Implemented 1167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1472922559604 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1472922559604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1130 " "Implemented 1130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1472922559604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1472922559604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1061 " "Peak virtual memory: 1061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472922559678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  3 13:09:19 2016 " "Processing ended: Sat Sep  3 13:09:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472922559678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472922559678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472922559678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472922559678 ""}
