Info: Starting: Create testbench Qsys system
Info: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/proyecto3_system.ipx
Info: qsys-generate E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3\proyecto3_system.qsys --testbench=SIMPLE --output-directory=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3 --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Proyecto3/proyecto3_system.qsys
Progress: Reading input file
Progress: Adding clk_source [clock_source 16.0]
Progress: Parameterizing module clk_source
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios_ii_processor [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios_ii_processor
Progress: Adding on_chip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module on_chip_memory
Progress: Adding spi [altera_avalon_spi 16.0]
Progress: Parameterizing module spi
Progress: Adding timer [altera_avalon_timer 16.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proyecto3_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera_lite\16.0\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera_lite\16.0\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera_lite\16.0\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera_lite\16.0\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/altera_lite/16.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3\proyecto3_system\testbench\proyecto3_system.ipx
Progress: Loading Proyecto3/proyecto3_system.qsys
Info: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/* matched 9 files in 0.00 seconds
Info: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/ip/**/* matched 0 files in 0.00 seconds
Info: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/*/* matched 6 files in 0.00 seconds
Info: E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3\proyecto3_system\testbench\proyecto3_system.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/* matched 4 files in 0.01 seconds
Info: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/tomas/.altera.quartus/ip/16.0/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\altera_lite\16.0\ip\altera\altera_components.ipx
Info: C:\altera_lite\16.0\ip\altera\altera_components.ipx described 1854 plugins, 0 paths, in 0.18 seconds
Info: Reading index C:\altera_lite\16.0\ip\altera\up.ipx
Info: C:\altera_lite\16.0\ip\altera\up.ipx described 2 plugins, 0 paths, in 0.00 seconds
Info: C:/altera_lite/16.0/ip/**/* matched 138 files in 0.20 seconds
Info: C:/altera_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\altera_lite\16.0\quartus\sopc_builder\builtin.ipx
Info: C:\altera_lite\16.0\quartus\sopc_builder\builtin.ipx described 82 plugins, 0 paths, in 0.01 seconds
Info: C:/altera_lite/16.0/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\altera_lite\16.0\quartus\common\librarian\factories\index.ipx
Info: C:\altera_lite\16.0\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera_lite/16.0/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera_lite/16.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\altera_lite\16.0\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 10 paths, in 0.24 seconds
Info: C:/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.24 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/altera_lite/16.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: proyecto3_system
Info: TB_Gen: System design is: proyecto3_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_source CLASS_NAME
Info: get_instance_assignment clk_source testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_source CLASS_NAME
Info: get_instance_assignment clk_source testbench.partner.map.clk_in_reset
Info: get_interface_property spi_io EXPORT_OF
Info: get_instance_property spi CLASS_NAME
Info: get_instance_assignment spi testbench.partner.map.external
Info: send_message Info TB_Gen: Creating testbench system : proyecto3_system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : proyecto3_system_tb with clock and reset BFMs
Info: create_system proyecto3_system_tb
Info: add_instance proyecto3_system_inst proyecto3_system 
Info: set_use_testbench_naming_pattern true proyecto3_system
Info: get_instance_interfaces proyecto3_system_inst
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst spi_io CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: add_instance proyecto3_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property proyecto3_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value proyecto3_system_inst clk clockRate
Info: set_instance_parameter_value proyecto3_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value proyecto3_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property proyecto3_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: get_instance_interfaces proyecto3_system_inst_clk_bfm
Info: get_instance_interface_property proyecto3_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection proyecto3_system_inst_clk_bfm.clk proyecto3_system_inst.clk
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: add_instance proyecto3_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property proyecto3_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports proyecto3_system_inst reset
Info: get_instance_interface_port_property proyecto3_system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property proyecto3_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value proyecto3_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value proyecto3_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property proyecto3_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces proyecto3_system_inst_reset_bfm
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property proyecto3_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value proyecto3_system_inst reset associatedClock
Info: get_instance_interfaces proyecto3_system_inst_clk_bfm
Info: get_instance_interface_property proyecto3_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: proyecto3_system_inst_reset_bfm is not associated to any clock; connecting proyecto3_system_inst_reset_bfm to 'proyecto3_system_inst_clk_bfm.clk'
Warning: TB_Gen: proyecto3_system_inst_reset_bfm is not associated to any clock; connecting proyecto3_system_inst_reset_bfm to 'proyecto3_system_inst_clk_bfm.clk'
Info: add_connection proyecto3_system_inst_clk_bfm.clk proyecto3_system_inst_reset_bfm.clk
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: get_instance_interfaces proyecto3_system_inst_reset_bfm
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection proyecto3_system_inst_reset_bfm.reset proyecto3_system_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: proyecto3_system_tb.qsys
Info: TB_Gen: Saving testbench system: proyecto3_system_tb.qsys
Info: save_system proyecto3_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/proyecto3_system_tb.qsys
Info: Done
Info: qsys-generate E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3\proyecto3_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3\proyecto3_system\testbench\proyecto3_system_tb\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading testbench/proyecto3_system_tb.qsys
Progress: Reading input file
Progress: Adding proyecto3_system_inst [proyecto3_system 1.0]
Progress: Parameterizing module proyecto3_system_inst
Progress: Adding proyecto3_system_inst_clk_bfm [altera_avalon_clock_source 16.0]
Progress: Parameterizing module proyecto3_system_inst_clk_bfm
Progress: Adding proyecto3_system_inst_reset_bfm [altera_avalon_reset_source 16.0]
Progress: Parameterizing module proyecto3_system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proyecto3_system_tb.proyecto3_system_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: proyecto3_system_tb.proyecto3_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: proyecto3_system_tb.proyecto3_system_inst_clk_bfm:            $Revision: #2 $
Info: proyecto3_system_tb.proyecto3_system_inst_clk_bfm:            $Date: 2016/02/19 $
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm:            $Revision: #2 $
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm:            $Date: 2016/02/19 $
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm: Reset is negatively asserted.
Warning: proyecto3_system_tb.proyecto3_system_inst: proyecto3_system_inst.spi_io must be exported, or connected to a matching conduit.
Info: proyecto3_system_tb: Generating proyecto3_system_tb "proyecto3_system_tb" for SIM_VERILOG
Info: proyecto3_system_inst: "proyecto3_system_tb" instantiated proyecto3_system "proyecto3_system_inst"
Info: proyecto3_system_inst_clk_bfm: "proyecto3_system_tb" instantiated altera_avalon_clock_source "proyecto3_system_inst_clk_bfm"
Info: proyecto3_system_inst_reset_bfm: "proyecto3_system_tb" instantiated altera_avalon_reset_source "proyecto3_system_inst_reset_bfm"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/proyecto3_system_tb/simulation/submodules/verbosity_pkg.sv
Info: jtag_uart: Starting RTL generation for module 'proyecto3_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=proyecto3_system_jtag_uart --dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0003_jtag_uart_gen//proyecto3_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0003_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'proyecto3_system_jtag_uart'
Info: jtag_uart: "proyecto3_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios_ii_processor: "proyecto3_system_inst" instantiated altera_nios2_gen2 "nios_ii_processor"
Info: on_chip_memory: Starting RTL generation for module 'proyecto3_system_on_chip_memory'
Info: on_chip_memory:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=proyecto3_system_on_chip_memory --dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0004_on_chip_memory_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0004_on_chip_memory_gen//proyecto3_system_on_chip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0004_on_chip_memory_gen/  ]
Info: on_chip_memory: Done RTL generation for module 'proyecto3_system_on_chip_memory'
Info: on_chip_memory: "proyecto3_system_inst" instantiated altera_avalon_onchip_memory2 "on_chip_memory"
Info: spi: Starting RTL generation for module 'proyecto3_system_spi'
Info: spi:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=proyecto3_system_spi --dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0005_spi_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0005_spi_gen//proyecto3_system_spi_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0005_spi_gen/  ]
Info: spi: Done RTL generation for module 'proyecto3_system_spi'
Info: spi: "proyecto3_system_inst" instantiated altera_avalon_spi "spi"
Info: timer: Starting RTL generation for module 'proyecto3_system_timer'
Info: timer:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=proyecto3_system_timer --dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0006_timer_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0006_timer_gen//proyecto3_system_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0006_timer_gen/  ]
Info: timer: Done RTL generation for module 'proyecto3_system_timer'
Info: timer: "proyecto3_system_inst" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "proyecto3_system_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "proyecto3_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "proyecto3_system_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'proyecto3_system_nios_ii_processor_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=proyecto3_system_nios_ii_processor_cpu --dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0009_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0009_cpu_gen//proyecto3_system_nios_ii_processor_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0009_cpu_gen/  ]
Info: cpu: # 2017.07.09 07:36:41 (*) Starting Nios II generation
Info: cpu: # 2017.07.09 07:36:41 (*)   Checking for plaintext license.
Info: cpu: # 2017.07.09 07:36:41 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info: cpu: # 2017.07.09 07:36:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.07.09 07:36:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.07.09 07:36:41 (*)   Plaintext license not found.
Info: cpu: # 2017.07.09 07:36:41 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.07.09 07:36:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.07.09 07:36:41 (*)   Creating all objects for CPU
Info: cpu: # 2017.07.09 07:36:43 (*)   Creating 'C:/Users/tomas/AppData/Local/Temp/alt7356_7031536617811127863.dir/0009_cpu_gen//proyecto3_system_nios_ii_processor_cpu_nios2_waves.do'
Info: cpu: # 2017.07.09 07:36:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.07.09 07:36:43 (*)   Creating plain-text RTL
Info: cpu: # 2017.07.09 07:36:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'proyecto3_system_nios_ii_processor_cpu'
Info: cpu: "nios_ii_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_ii_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_ii_processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios_ii_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_ii_processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/proyecto3_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/proyecto3_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/proyecto3_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: proyecto3_system_tb: Done "proyecto3_system_tb" with 31 modules, 52 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3\proyecto3_system_tb.spd --output-directory=E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto3\Proyecto3\proyecto3_system_tb.spd --output-directory=E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto3/Proyecto3/proyecto3_system/testbench/.
Info: Finished: Create testbench Qsys system
