{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 176.6,
        "exec_time(ms)": 1591.8,
        "simulation_time(ms)": 903.4,
        "test_coverage(%)": 100,
        "Pi": 75,
        "Po": 34,
        "logic element": 34,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 66
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 164.2,
        "exec_time(ms)": 5088.8,
        "simulation_time(ms)": 999.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "logic element": 1690,
        "latch": 512,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 1690,
        "Total Node": 2203
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 110,
        "exec_time(ms)": 473,
        "simulation_time(ms)": 187.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 1344,
        "simulation_time(ms)": 421.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 308,
        "Total Node": 437
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 177.1,
        "exec_time(ms)": 1758.4,
        "simulation_time(ms)": 916,
        "test_coverage(%)": 100,
        "Pi": 42,
        "Po": 65,
        "logic element": 65,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 97
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 169.1,
        "exec_time(ms)": 5425.9,
        "simulation_time(ms)": 1053.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "logic element": 1753,
        "latch": 512,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 1753,
        "Total Node": 2266
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 113.2,
        "exec_time(ms)": 565.9,
        "simulation_time(ms)": 223.8,
        "test_coverage(%)": 100,
        "Pi": 25,
        "Po": 16,
        "logic element": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 24
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 94.5,
        "exec_time(ms)": 2038.6,
        "simulation_time(ms)": 621.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 504,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 504,
        "Total Node": 633
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 114,
        "exec_time(ms)": 542,
        "simulation_time(ms)": 205.2,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 16,
        "logic element": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 24
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 1950.8,
        "simulation_time(ms)": 567.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 504,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 504,
        "Total Node": 633
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 71,
        "exec_time(ms)": 219.1,
        "simulation_time(ms)": 15.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 38.1,
        "simulation_time(ms)": 15.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 68.2,
        "exec_time(ms)": 202.8,
        "simulation_time(ms)": 14.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 38.6,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 204.2,
        "simulation_time(ms)": 10.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 32.1,
        "simulation_time(ms)": 11.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 197.7,
        "simulation_time(ms)": 11,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 27.8,
        "simulation_time(ms)": 10.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 177.6,
        "simulation_time(ms)": 16.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 50.3,
        "exec_time(ms)": 40.8,
        "simulation_time(ms)": 16.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 112.6,
        "exec_time(ms)": 554.9,
        "simulation_time(ms)": 213.5,
        "test_coverage(%)": 100,
        "Pi": 27,
        "Po": 8,
        "logic element": 9,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 17
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 818.8,
        "exec_time(ms)": 17897.2,
        "simulation_time(ms)": 4366.1,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 8,
        "logic element": 7457,
        "latch": 2048,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 7457,
        "Total Node": 9506
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 206.6,
        "simulation_time(ms)": 10.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 30.5,
        "simulation_time(ms)": 10.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 178.3,
        "simulation_time(ms)": 9.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 43.3,
        "exec_time(ms)": 25.3,
        "simulation_time(ms)": 9.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 72.9,
        "exec_time(ms)": 220.1,
        "simulation_time(ms)": 17.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 52,
        "exec_time(ms)": 50.8,
        "simulation_time(ms)": 18.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 220.9,
        "simulation_time(ms)": 17,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 53.1,
        "simulation_time(ms)": 18.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 219.9,
        "exec_time(ms)": 7763.2,
        "simulation_time(ms)": 1137.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 1031,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1090,
        "Average Path": 9,
        "Estimated LUTs": 1031,
        "Total Node": 2086
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 442.4,
        "exec_time(ms)": 11277,
        "simulation_time(ms)": 3076.2,
        "test_coverage(%)": 100,
        "Po": 7,
        "logic element": 5538,
        "Longest Path": 255,
        "Average Path": 19,
        "Estimated LUTs": 5538,
        "Total Node": 5538
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 94.9,
        "exec_time(ms)": 345.1,
        "simulation_time(ms)": 41.9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 23,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 42
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 328,
        "simulation_time(ms)": 123.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 7,
        "logic element": 106,
        "Longest Path": 31,
        "Average Path": 8,
        "Estimated LUTs": 106,
        "Total Node": 106
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 186.6,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 71.4,
        "exec_time(ms)": 204.8,
        "simulation_time(ms)": 17.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 50.9,
        "exec_time(ms)": 44.7,
        "simulation_time(ms)": 18.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 203.9,
        "simulation_time(ms)": 12.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 30,
        "simulation_time(ms)": 10.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 73.5,
        "exec_time(ms)": 221.3,
        "simulation_time(ms)": 15.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 40.1,
        "simulation_time(ms)": 12.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 71.6,
        "exec_time(ms)": 207.3,
        "simulation_time(ms)": 17.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 52.3,
        "exec_time(ms)": 49.9,
        "simulation_time(ms)": 17.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 69.1,
        "exec_time(ms)": 194,
        "simulation_time(ms)": 17.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 50.8,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 19.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 201.4,
        "simulation_time(ms)": 12.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 35.2,
        "simulation_time(ms)": 13.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 111.4,
        "exec_time(ms)": 527.9,
        "simulation_time(ms)": 226.5,
        "test_coverage(%)": 100,
        "Pi": 17,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 94.1,
        "exec_time(ms)": 1741.9,
        "simulation_time(ms)": 455.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 488,
        "Total Node": 617
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 111.9,
        "exec_time(ms)": 422.3,
        "simulation_time(ms)": 172.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 87.2,
        "exec_time(ms)": 1293,
        "simulation_time(ms)": 405.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 308,
        "Total Node": 437
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 94.3,
        "exec_time(ms)": 403.9,
        "simulation_time(ms)": 54.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 27,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 6,
        "Estimated LUTs": 27,
        "Total Node": 46
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 75.1,
        "exec_time(ms)": 441.8,
        "simulation_time(ms)": 159,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 138,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 138,
        "Total Node": 138
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 73.6,
        "exec_time(ms)": 232.1,
        "simulation_time(ms)": 34.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 59.9,
        "simulation_time(ms)": 18.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 70.6,
        "exec_time(ms)": 226.7,
        "simulation_time(ms)": 21,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 82.5,
        "simulation_time(ms)": 32.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 185.6,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 37.1,
        "simulation_time(ms)": 15.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 110.5,
        "exec_time(ms)": 890.9,
        "simulation_time(ms)": 258.4,
        "test_coverage(%)": 100,
        "Pi": 16,
        "Po": 24,
        "logic element": 64,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 64,
        "Total Node": 72
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 90.7,
        "exec_time(ms)": 1428.9,
        "simulation_time(ms)": 387.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 15,
        "Po": 24,
        "logic element": 364,
        "latch": 128,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 364,
        "Total Node": 493
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 114.3,
        "exec_time(ms)": 1120.9,
        "simulation_time(ms)": 356.5,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 24,
        "logic element": 106,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 106,
        "Total Node": 114
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 96.2,
        "exec_time(ms)": 2060.3,
        "simulation_time(ms)": 408.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 586,
        "latch": 128,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 586,
        "Total Node": 715
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 103.4,
        "exec_time(ms)": 976.7,
        "simulation_time(ms)": 328.2,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 83.8,
        "exec_time(ms)": 843.7,
        "simulation_time(ms)": 330.8,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 88.2,
        "exec_time(ms)": 248.2,
        "simulation_time(ms)": 43.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 84.7,
        "exec_time(ms)": 1223.7,
        "simulation_time(ms)": 331.9,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 348,
        "Longest Path": 41,
        "Average Path": 7,
        "Estimated LUTs": 348,
        "Total Node": 348
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 495.2,
        "simulation_time(ms)": 93.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 64,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 64,
        "Total Node": 70
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 90.5,
        "exec_time(ms)": 1690.2,
        "simulation_time(ms)": 287.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 574,
        "Longest Path": 60,
        "Average Path": 6,
        "Estimated LUTs": 574,
        "Total Node": 574
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 68.1,
        "exec_time(ms)": 189.7,
        "simulation_time(ms)": 15.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 38.7,
        "simulation_time(ms)": 15.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 67.3,
        "exec_time(ms)": 240.7,
        "simulation_time(ms)": 19.3,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 4
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 39.9,
        "simulation_time(ms)": 19.3,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 73.4,
        "exec_time(ms)": 199.1,
        "simulation_time(ms)": 18.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 9,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 59.4,
        "simulation_time(ms)": 19,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 9,
        "latch": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 111,
        "exec_time(ms)": 427.9,
        "simulation_time(ms)": 167,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 87.9,
        "exec_time(ms)": 1030.9,
        "simulation_time(ms)": 203.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 308,
        "Total Node": 437
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 68.1,
        "exec_time(ms)": 193.1,
        "simulation_time(ms)": 12.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 36.9,
        "simulation_time(ms)": 13.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 68.5,
        "exec_time(ms)": 195.6,
        "simulation_time(ms)": 13.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 36.9,
        "simulation_time(ms)": 13.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 157.6,
        "simulation_time(ms)": 9.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 30.8,
        "simulation_time(ms)": 10.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 173.6,
        "simulation_time(ms)": 12.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 37.7,
        "simulation_time(ms)": 17.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 73,
        "exec_time(ms)": 190.1,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 45,
        "simulation_time(ms)": 20,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
