<stg><name>array_io</name>


<trans_list>

<trans id="304" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %d_i_addr = getelementptr i16 %d_i, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="d_i_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="5">
<![CDATA[
:7 %d_i_load = load i5 %d_i_addr

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %d_i_addr_1 = getelementptr i16 %d_i, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="d_i_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="5">
<![CDATA[
:14 %d_i_load_1 = load i5 %d_i_addr_1

]]></Node>
<StgValue><ssdm name="d_i_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:5 %acc_0_load = load i32 %acc_0

]]></Node>
<StgValue><ssdm name="acc_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="5">
<![CDATA[
:7 %d_i_load = load i5 %d_i_addr

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
:9 %trunc_ln67 = trunc i32 %acc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10 %add_ln69 = add i16 %d_i_load, i16 %trunc_ln67

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:11 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="5">
<![CDATA[
:14 %d_i_load_1 = load i5 %d_i_addr_1

]]></Node>
<StgValue><ssdm name="d_i_load_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %d_i_addr_2 = getelementptr i16 %d_i, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="d_i_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="5">
<![CDATA[
:21 %d_i_load_2 = load i5 %d_i_addr_2

]]></Node>
<StgValue><ssdm name="d_i_load_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %d_i_addr_3 = getelementptr i16 %d_i, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="d_i_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="5">
<![CDATA[
:28 %d_i_load_3 = load i5 %d_i_addr_3

]]></Node>
<StgValue><ssdm name="d_i_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:12 %acc_1_load = load i32 %acc_1

]]></Node>
<StgValue><ssdm name="acc_1_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
:16 %trunc_ln67_1 = trunc i32 %acc_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17 %add_ln69_1 = add i16 %d_i_load_1, i16 %trunc_ln67_1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:18 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_1

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="5">
<![CDATA[
:21 %d_i_load_2 = load i5 %d_i_addr_2

]]></Node>
<StgValue><ssdm name="d_i_load_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="5">
<![CDATA[
:28 %d_i_load_3 = load i5 %d_i_addr_3

]]></Node>
<StgValue><ssdm name="d_i_load_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %d_i_addr_4 = getelementptr i16 %d_i, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="d_i_addr_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="5">
<![CDATA[
:35 %d_i_load_4 = load i5 %d_i_addr_4

]]></Node>
<StgValue><ssdm name="d_i_load_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %d_i_addr_5 = getelementptr i16 %d_i, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="d_i_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="5">
<![CDATA[
:42 %d_i_load_5 = load i5 %d_i_addr_5

]]></Node>
<StgValue><ssdm name="d_i_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:19 %acc_2_load = load i32 %acc_2

]]></Node>
<StgValue><ssdm name="acc_2_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
:23 %trunc_ln67_2 = trunc i32 %acc_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln67_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24 %add_ln69_2 = add i16 %d_i_load_2, i16 %trunc_ln67_2

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:25 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_2

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="5">
<![CDATA[
:35 %d_i_load_4 = load i5 %d_i_addr_4

]]></Node>
<StgValue><ssdm name="d_i_load_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="5">
<![CDATA[
:42 %d_i_load_5 = load i5 %d_i_addr_5

]]></Node>
<StgValue><ssdm name="d_i_load_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %d_i_addr_6 = getelementptr i16 %d_i, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="d_i_addr_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="5">
<![CDATA[
:49 %d_i_load_6 = load i5 %d_i_addr_6

]]></Node>
<StgValue><ssdm name="d_i_load_6"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %d_i_addr_7 = getelementptr i16 %d_i, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="d_i_addr_7"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="5">
<![CDATA[
:56 %d_i_load_7 = load i5 %d_i_addr_7

]]></Node>
<StgValue><ssdm name="d_i_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:26 %acc_3_load = load i32 %acc_3

]]></Node>
<StgValue><ssdm name="acc_3_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
:30 %trunc_ln67_3 = trunc i32 %acc_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln67_3"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31 %add_ln69_3 = add i16 %d_i_load_3, i16 %trunc_ln67_3

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:32 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_3

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="5">
<![CDATA[
:49 %d_i_load_6 = load i5 %d_i_addr_6

]]></Node>
<StgValue><ssdm name="d_i_load_6"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="5">
<![CDATA[
:56 %d_i_load_7 = load i5 %d_i_addr_7

]]></Node>
<StgValue><ssdm name="d_i_load_7"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %d_i_addr_8 = getelementptr i16 %d_i, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="d_i_addr_8"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="5">
<![CDATA[
:62 %d_i_load_8 = load i5 %d_i_addr_8

]]></Node>
<StgValue><ssdm name="d_i_load_8"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %d_i_addr_9 = getelementptr i16 %d_i, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="d_i_addr_9"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="5">
<![CDATA[
:67 %d_i_load_9 = load i5 %d_i_addr_9

]]></Node>
<StgValue><ssdm name="d_i_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:33 %acc_4_load = load i32 %acc_4

]]></Node>
<StgValue><ssdm name="acc_4_load"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
:37 %trunc_ln67_4 = trunc i32 %acc_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln67_4"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %add_ln69_4 = add i16 %d_i_load_4, i16 %trunc_ln67_4

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:39 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_4

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="5">
<![CDATA[
:62 %d_i_load_8 = load i5 %d_i_addr_8

]]></Node>
<StgValue><ssdm name="d_i_load_8"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="5">
<![CDATA[
:67 %d_i_load_9 = load i5 %d_i_addr_9

]]></Node>
<StgValue><ssdm name="d_i_load_9"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %d_i_addr_10 = getelementptr i16 %d_i, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="d_i_addr_10"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="5">
<![CDATA[
:72 %d_i_load_10 = load i5 %d_i_addr_10

]]></Node>
<StgValue><ssdm name="d_i_load_10"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %d_i_addr_11 = getelementptr i16 %d_i, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="d_i_addr_11"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="5">
<![CDATA[
:77 %d_i_load_11 = load i5 %d_i_addr_11

]]></Node>
<StgValue><ssdm name="d_i_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:40 %acc_5_load = load i32 %acc_5

]]></Node>
<StgValue><ssdm name="acc_5_load"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
:44 %trunc_ln67_5 = trunc i32 %acc_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln67_5"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45 %add_ln69_5 = add i16 %d_i_load_5, i16 %trunc_ln67_5

]]></Node>
<StgValue><ssdm name="add_ln69_5"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:46 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_5

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="5">
<![CDATA[
:72 %d_i_load_10 = load i5 %d_i_addr_10

]]></Node>
<StgValue><ssdm name="d_i_load_10"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="5">
<![CDATA[
:77 %d_i_load_11 = load i5 %d_i_addr_11

]]></Node>
<StgValue><ssdm name="d_i_load_11"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %d_i_addr_12 = getelementptr i16 %d_i, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="d_i_addr_12"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="5">
<![CDATA[
:82 %d_i_load_12 = load i5 %d_i_addr_12

]]></Node>
<StgValue><ssdm name="d_i_load_12"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %d_i_addr_13 = getelementptr i16 %d_i, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="d_i_addr_13"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="5">
<![CDATA[
:87 %d_i_load_13 = load i5 %d_i_addr_13

]]></Node>
<StgValue><ssdm name="d_i_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
:47 %acc_6_load = load i32 %acc_6

]]></Node>
<StgValue><ssdm name="acc_6_load"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
:51 %trunc_ln67_6 = trunc i32 %acc_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln67_6"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52 %add_ln69_6 = add i16 %d_i_load_6, i16 %trunc_ln67_6

]]></Node>
<StgValue><ssdm name="add_ln69_6"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:53 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_6

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="5">
<![CDATA[
:82 %d_i_load_12 = load i5 %d_i_addr_12

]]></Node>
<StgValue><ssdm name="d_i_load_12"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84 %add_ln69_12 = add i16 %d_i_load_12, i16 %add_ln69_4

]]></Node>
<StgValue><ssdm name="add_ln69_12"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="5">
<![CDATA[
:87 %d_i_load_13 = load i5 %d_i_addr_13

]]></Node>
<StgValue><ssdm name="d_i_load_13"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %d_i_addr_14 = getelementptr i16 %d_i, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="d_i_addr_14"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="5">
<![CDATA[
:92 %d_i_load_14 = load i5 %d_i_addr_14

]]></Node>
<StgValue><ssdm name="d_i_load_14"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96 %d_i_addr_15 = getelementptr i16 %d_i, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="d_i_addr_15"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="5">
<![CDATA[
:97 %d_i_load_15 = load i5 %d_i_addr_15

]]></Node>
<StgValue><ssdm name="d_i_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
:54 %acc_7_load = load i32 %acc_7

]]></Node>
<StgValue><ssdm name="acc_7_load"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
:58 %trunc_ln67_7 = trunc i32 %acc_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln67_7"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59 %add_ln69_7 = add i16 %d_i_load_7, i16 %trunc_ln67_7

]]></Node>
<StgValue><ssdm name="add_ln69_7"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:60 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_7

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="5">
<![CDATA[
:92 %d_i_load_14 = load i5 %d_i_addr_14

]]></Node>
<StgValue><ssdm name="d_i_load_14"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="5">
<![CDATA[
:97 %d_i_load_15 = load i5 %d_i_addr_15

]]></Node>
<StgValue><ssdm name="d_i_load_15"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %d_i_addr_16 = getelementptr i16 %d_i, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="d_i_addr_16"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="5">
<![CDATA[
:102 %d_i_load_16 = load i5 %d_i_addr_16

]]></Node>
<StgValue><ssdm name="d_i_load_16"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %d_i_addr_17 = getelementptr i16 %d_i, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="d_i_addr_17"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="5">
<![CDATA[
:107 %d_i_load_17 = load i5 %d_i_addr_17

]]></Node>
<StgValue><ssdm name="d_i_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64 %add_ln69_8 = add i16 %d_i_load_8, i16 %add_ln69

]]></Node>
<StgValue><ssdm name="add_ln69_8"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:65 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_8

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="5">
<![CDATA[
:102 %d_i_load_16 = load i5 %d_i_addr_16

]]></Node>
<StgValue><ssdm name="d_i_load_16"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="5">
<![CDATA[
:107 %d_i_load_17 = load i5 %d_i_addr_17

]]></Node>
<StgValue><ssdm name="d_i_load_17"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %d_i_addr_18 = getelementptr i16 %d_i, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="d_i_addr_18"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="5">
<![CDATA[
:112 %d_i_load_18 = load i5 %d_i_addr_18

]]></Node>
<StgValue><ssdm name="d_i_load_18"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %d_i_addr_19 = getelementptr i16 %d_i, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="d_i_addr_19"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="5">
<![CDATA[
:117 %d_i_load_19 = load i5 %d_i_addr_19

]]></Node>
<StgValue><ssdm name="d_i_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69 %add_ln69_9 = add i16 %d_i_load_9, i16 %add_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln69_9"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:70 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_9

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="5">
<![CDATA[
:112 %d_i_load_18 = load i5 %d_i_addr_18

]]></Node>
<StgValue><ssdm name="d_i_load_18"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="5">
<![CDATA[
:117 %d_i_load_19 = load i5 %d_i_addr_19

]]></Node>
<StgValue><ssdm name="d_i_load_19"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %d_i_addr_20 = getelementptr i16 %d_i, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="d_i_addr_20"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="5">
<![CDATA[
:122 %d_i_load_20 = load i5 %d_i_addr_20

]]></Node>
<StgValue><ssdm name="d_i_load_20"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %d_i_addr_21 = getelementptr i16 %d_i, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="d_i_addr_21"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="5">
<![CDATA[
:127 %d_i_load_21 = load i5 %d_i_addr_21

]]></Node>
<StgValue><ssdm name="d_i_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74 %add_ln69_10 = add i16 %d_i_load_10, i16 %add_ln69_2

]]></Node>
<StgValue><ssdm name="add_ln69_10"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:75 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_10

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="5">
<![CDATA[
:122 %d_i_load_20 = load i5 %d_i_addr_20

]]></Node>
<StgValue><ssdm name="d_i_load_20"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="5">
<![CDATA[
:127 %d_i_load_21 = load i5 %d_i_addr_21

]]></Node>
<StgValue><ssdm name="d_i_load_21"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %d_i_addr_22 = getelementptr i16 %d_i, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="d_i_addr_22"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="5">
<![CDATA[
:132 %d_i_load_22 = load i5 %d_i_addr_22

]]></Node>
<StgValue><ssdm name="d_i_load_22"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %d_i_addr_23 = getelementptr i16 %d_i, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="d_i_addr_23"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="5">
<![CDATA[
:137 %d_i_load_23 = load i5 %d_i_addr_23

]]></Node>
<StgValue><ssdm name="d_i_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79 %add_ln69_11 = add i16 %d_i_load_11, i16 %add_ln69_3

]]></Node>
<StgValue><ssdm name="add_ln69_11"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:80 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_11

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="5">
<![CDATA[
:132 %d_i_load_22 = load i5 %d_i_addr_22

]]></Node>
<StgValue><ssdm name="d_i_load_22"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="5">
<![CDATA[
:137 %d_i_load_23 = load i5 %d_i_addr_23

]]></Node>
<StgValue><ssdm name="d_i_load_23"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %d_i_addr_24 = getelementptr i16 %d_i, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="d_i_addr_24"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="5">
<![CDATA[
:142 %d_i_load_24 = load i5 %d_i_addr_24

]]></Node>
<StgValue><ssdm name="d_i_load_24"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %d_i_addr_25 = getelementptr i16 %d_i, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="d_i_addr_25"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
:154 %d_i_load_25 = load i5 %d_i_addr_25

]]></Node>
<StgValue><ssdm name="d_i_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="16">
<![CDATA[
:8 %sext_ln67 = sext i16 %d_i_load

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
:15 %sext_ln67_1 = sext i16 %d_i_load_1

]]></Node>
<StgValue><ssdm name="sext_ln67_1"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="16">
<![CDATA[
:63 %sext_ln69 = sext i16 %d_i_load_8

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="16">
<![CDATA[
:68 %sext_ln69_1 = sext i16 %d_i_load_9

]]></Node>
<StgValue><ssdm name="sext_ln69_1"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:85 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_12

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="16">
<![CDATA[
:103 %sext_ln69_8 = sext i16 %d_i_load_16

]]></Node>
<StgValue><ssdm name="sext_ln69_8"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104 %add_ln69_16 = add i16 %d_i_load_16, i16 %add_ln69_8

]]></Node>
<StgValue><ssdm name="add_ln69_16"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="16">
<![CDATA[
:108 %sext_ln69_9 = sext i16 %d_i_load_17

]]></Node>
<StgValue><ssdm name="sext_ln69_9"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109 %add_ln69_17 = add i16 %d_i_load_17, i16 %add_ln69_9

]]></Node>
<StgValue><ssdm name="add_ln69_17"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="5">
<![CDATA[
:142 %d_i_load_24 = load i5 %d_i_addr_24

]]></Node>
<StgValue><ssdm name="d_i_load_24"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="16">
<![CDATA[
:143 %sext_ln67_8 = sext i16 %d_i_load_24

]]></Node>
<StgValue><ssdm name="sext_ln67_8"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144 %add_ln67 = add i32 %acc_0_load, i32 %sext_ln67

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:145 %add_ln67_1 = add i17 %sext_ln69_8, i17 %sext_ln67_8

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="17">
<![CDATA[
:146 %sext_ln67_9 = sext i17 %add_ln67_1

]]></Node>
<StgValue><ssdm name="sext_ln67_9"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:147 %add_ln67_2 = add i18 %sext_ln67_9, i18 %sext_ln69

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="18">
<![CDATA[
:148 %sext_ln67_10 = sext i18 %add_ln67_2

]]></Node>
<StgValue><ssdm name="sext_ln67_10"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149 %temp = add i32 %sext_ln67_10, i32 %add_ln67

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:150 %store_ln68 = store i32 %temp, i32 %acc_0

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:151 %add_ln69_24 = add i16 %d_i_load_24, i16 %add_ln69_16

]]></Node>
<StgValue><ssdm name="add_ln69_24"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
:154 %d_i_load_25 = load i5 %d_i_addr_25

]]></Node>
<StgValue><ssdm name="d_i_load_25"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="16">
<![CDATA[
:155 %sext_ln67_11 = sext i16 %d_i_load_25

]]></Node>
<StgValue><ssdm name="sext_ln67_11"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156 %add_ln67_4 = add i32 %acc_1_load, i32 %sext_ln67_1

]]></Node>
<StgValue><ssdm name="add_ln67_4"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:157 %add_ln67_5 = add i17 %sext_ln69_9, i17 %sext_ln67_11

]]></Node>
<StgValue><ssdm name="add_ln67_5"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="17">
<![CDATA[
:158 %sext_ln67_12 = sext i17 %add_ln67_5

]]></Node>
<StgValue><ssdm name="sext_ln67_12"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:159 %add_ln67_6 = add i18 %sext_ln67_12, i18 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln67_6"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="18">
<![CDATA[
:160 %sext_ln67_13 = sext i18 %add_ln67_6

]]></Node>
<StgValue><ssdm name="sext_ln67_13"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161 %temp_1 = add i32 %sext_ln67_13, i32 %add_ln67_4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:162 %store_ln68 = store i32 %temp_1, i32 %acc_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:163 %add_ln69_25 = add i16 %d_i_load_25, i16 %add_ln69_17

]]></Node>
<StgValue><ssdm name="add_ln69_25"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %d_i_addr_26 = getelementptr i16 %d_i, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="d_i_addr_26"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="5">
<![CDATA[
:166 %d_i_load_26 = load i5 %d_i_addr_26

]]></Node>
<StgValue><ssdm name="d_i_load_26"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %d_i_addr_27 = getelementptr i16 %d_i, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="d_i_addr_27"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="5">
<![CDATA[
:178 %d_i_load_27 = load i5 %d_i_addr_27

]]></Node>
<StgValue><ssdm name="d_i_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="16">
<![CDATA[
:22 %sext_ln67_2 = sext i16 %d_i_load_2

]]></Node>
<StgValue><ssdm name="sext_ln67_2"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="16">
<![CDATA[
:29 %sext_ln67_3 = sext i16 %d_i_load_3

]]></Node>
<StgValue><ssdm name="sext_ln67_3"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="16">
<![CDATA[
:73 %sext_ln69_2 = sext i16 %d_i_load_10

]]></Node>
<StgValue><ssdm name="sext_ln69_2"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="16">
<![CDATA[
:78 %sext_ln69_3 = sext i16 %d_i_load_11

]]></Node>
<StgValue><ssdm name="sext_ln69_3"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89 %add_ln69_13 = add i16 %d_i_load_13, i16 %add_ln69_5

]]></Node>
<StgValue><ssdm name="add_ln69_13"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:90 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_13

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="16">
<![CDATA[
:113 %sext_ln69_10 = sext i16 %d_i_load_18

]]></Node>
<StgValue><ssdm name="sext_ln69_10"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114 %add_ln69_18 = add i16 %d_i_load_18, i16 %add_ln69_10

]]></Node>
<StgValue><ssdm name="add_ln69_18"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="16">
<![CDATA[
:118 %sext_ln69_11 = sext i16 %d_i_load_19

]]></Node>
<StgValue><ssdm name="sext_ln69_11"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119 %add_ln69_19 = add i16 %d_i_load_19, i16 %add_ln69_11

]]></Node>
<StgValue><ssdm name="add_ln69_19"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="5">
<![CDATA[
:166 %d_i_load_26 = load i5 %d_i_addr_26

]]></Node>
<StgValue><ssdm name="d_i_load_26"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="16">
<![CDATA[
:167 %sext_ln67_14 = sext i16 %d_i_load_26

]]></Node>
<StgValue><ssdm name="sext_ln67_14"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168 %add_ln67_8 = add i32 %acc_2_load, i32 %sext_ln67_2

]]></Node>
<StgValue><ssdm name="add_ln67_8"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:169 %add_ln67_9 = add i17 %sext_ln69_10, i17 %sext_ln67_14

]]></Node>
<StgValue><ssdm name="add_ln67_9"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="17">
<![CDATA[
:170 %sext_ln67_15 = sext i17 %add_ln67_9

]]></Node>
<StgValue><ssdm name="sext_ln67_15"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:171 %add_ln67_10 = add i18 %sext_ln67_15, i18 %sext_ln69_2

]]></Node>
<StgValue><ssdm name="add_ln67_10"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="18">
<![CDATA[
:172 %sext_ln67_16 = sext i18 %add_ln67_10

]]></Node>
<StgValue><ssdm name="sext_ln67_16"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173 %temp_2 = add i32 %sext_ln67_16, i32 %add_ln67_8

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:174 %store_ln68 = store i32 %temp_2, i32 %acc_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175 %add_ln69_26 = add i16 %d_i_load_26, i16 %add_ln69_18

]]></Node>
<StgValue><ssdm name="add_ln69_26"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="5">
<![CDATA[
:178 %d_i_load_27 = load i5 %d_i_addr_27

]]></Node>
<StgValue><ssdm name="d_i_load_27"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="16">
<![CDATA[
:179 %sext_ln67_17 = sext i16 %d_i_load_27

]]></Node>
<StgValue><ssdm name="sext_ln67_17"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180 %add_ln67_12 = add i32 %acc_3_load, i32 %sext_ln67_3

]]></Node>
<StgValue><ssdm name="add_ln67_12"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:181 %add_ln67_13 = add i17 %sext_ln69_11, i17 %sext_ln67_17

]]></Node>
<StgValue><ssdm name="add_ln67_13"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="17">
<![CDATA[
:182 %sext_ln67_18 = sext i17 %add_ln67_13

]]></Node>
<StgValue><ssdm name="sext_ln67_18"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:183 %add_ln67_14 = add i18 %sext_ln67_18, i18 %sext_ln69_3

]]></Node>
<StgValue><ssdm name="add_ln67_14"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="18">
<![CDATA[
:184 %sext_ln67_19 = sext i18 %add_ln67_14

]]></Node>
<StgValue><ssdm name="sext_ln67_19"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185 %temp_3 = add i32 %sext_ln67_19, i32 %add_ln67_12

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:186 %store_ln68 = store i32 %temp_3, i32 %acc_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187 %add_ln69_27 = add i16 %d_i_load_27, i16 %add_ln69_19

]]></Node>
<StgValue><ssdm name="add_ln69_27"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %d_i_addr_28 = getelementptr i16 %d_i, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="d_i_addr_28"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="5">
<![CDATA[
:190 %d_i_load_28 = load i5 %d_i_addr_28

]]></Node>
<StgValue><ssdm name="d_i_load_28"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %d_i_addr_29 = getelementptr i16 %d_i, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="d_i_addr_29"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
:202 %d_i_load_29 = load i5 %d_i_addr_29

]]></Node>
<StgValue><ssdm name="d_i_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="16">
<![CDATA[
:36 %sext_ln67_4 = sext i16 %d_i_load_4

]]></Node>
<StgValue><ssdm name="sext_ln67_4"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="16">
<![CDATA[
:43 %sext_ln67_5 = sext i16 %d_i_load_5

]]></Node>
<StgValue><ssdm name="sext_ln67_5"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="16">
<![CDATA[
:83 %sext_ln69_4 = sext i16 %d_i_load_12

]]></Node>
<StgValue><ssdm name="sext_ln69_4"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="16">
<![CDATA[
:88 %sext_ln69_5 = sext i16 %d_i_load_13

]]></Node>
<StgValue><ssdm name="sext_ln69_5"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94 %add_ln69_14 = add i16 %d_i_load_14, i16 %add_ln69_6

]]></Node>
<StgValue><ssdm name="add_ln69_14"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:95 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_14

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="16">
<![CDATA[
:123 %sext_ln69_12 = sext i16 %d_i_load_20

]]></Node>
<StgValue><ssdm name="sext_ln69_12"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124 %add_ln69_20 = add i16 %d_i_load_20, i16 %add_ln69_12

]]></Node>
<StgValue><ssdm name="add_ln69_20"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="16">
<![CDATA[
:128 %sext_ln69_13 = sext i16 %d_i_load_21

]]></Node>
<StgValue><ssdm name="sext_ln69_13"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:129 %add_ln69_21 = add i16 %d_i_load_21, i16 %add_ln69_13

]]></Node>
<StgValue><ssdm name="add_ln69_21"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="5">
<![CDATA[
:190 %d_i_load_28 = load i5 %d_i_addr_28

]]></Node>
<StgValue><ssdm name="d_i_load_28"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="16">
<![CDATA[
:191 %sext_ln67_20 = sext i16 %d_i_load_28

]]></Node>
<StgValue><ssdm name="sext_ln67_20"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192 %add_ln67_16 = add i32 %acc_4_load, i32 %sext_ln67_4

]]></Node>
<StgValue><ssdm name="add_ln67_16"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:193 %add_ln67_17 = add i17 %sext_ln69_12, i17 %sext_ln67_20

]]></Node>
<StgValue><ssdm name="add_ln67_17"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="17">
<![CDATA[
:194 %sext_ln67_21 = sext i17 %add_ln67_17

]]></Node>
<StgValue><ssdm name="sext_ln67_21"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:195 %add_ln67_18 = add i18 %sext_ln67_21, i18 %sext_ln69_4

]]></Node>
<StgValue><ssdm name="add_ln67_18"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="18">
<![CDATA[
:196 %sext_ln67_22 = sext i18 %add_ln67_18

]]></Node>
<StgValue><ssdm name="sext_ln67_22"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:197 %temp_4 = add i32 %sext_ln67_22, i32 %add_ln67_16

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:198 %store_ln68 = store i32 %temp_4, i32 %acc_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:199 %add_ln69_28 = add i16 %d_i_load_28, i16 %add_ln69_20

]]></Node>
<StgValue><ssdm name="add_ln69_28"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
:202 %d_i_load_29 = load i5 %d_i_addr_29

]]></Node>
<StgValue><ssdm name="d_i_load_29"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="16">
<![CDATA[
:203 %sext_ln67_23 = sext i16 %d_i_load_29

]]></Node>
<StgValue><ssdm name="sext_ln67_23"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204 %add_ln67_20 = add i32 %acc_5_load, i32 %sext_ln67_5

]]></Node>
<StgValue><ssdm name="add_ln67_20"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:205 %add_ln67_21 = add i17 %sext_ln69_13, i17 %sext_ln67_23

]]></Node>
<StgValue><ssdm name="add_ln67_21"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="17">
<![CDATA[
:206 %sext_ln67_24 = sext i17 %add_ln67_21

]]></Node>
<StgValue><ssdm name="sext_ln67_24"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:207 %add_ln67_22 = add i18 %sext_ln67_24, i18 %sext_ln69_5

]]></Node>
<StgValue><ssdm name="add_ln67_22"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="18">
<![CDATA[
:208 %sext_ln67_25 = sext i18 %add_ln67_22

]]></Node>
<StgValue><ssdm name="sext_ln67_25"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209 %temp_5 = add i32 %sext_ln67_25, i32 %add_ln67_20

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:210 %store_ln68 = store i32 %temp_5, i32 %acc_5

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:211 %add_ln69_29 = add i16 %d_i_load_29, i16 %add_ln69_21

]]></Node>
<StgValue><ssdm name="add_ln69_29"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %d_i_addr_30 = getelementptr i16 %d_i, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="d_i_addr_30"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
:214 %d_i_load_30 = load i5 %d_i_addr_30

]]></Node>
<StgValue><ssdm name="d_i_load_30"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %d_i_addr_31 = getelementptr i16 %d_i, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="d_i_addr_31"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
:226 %d_i_load_31 = load i5 %d_i_addr_31

]]></Node>
<StgValue><ssdm name="d_i_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="16">
<![CDATA[
:50 %sext_ln67_6 = sext i16 %d_i_load_6

]]></Node>
<StgValue><ssdm name="sext_ln67_6"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="16">
<![CDATA[
:57 %sext_ln67_7 = sext i16 %d_i_load_7

]]></Node>
<StgValue><ssdm name="sext_ln67_7"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="16">
<![CDATA[
:93 %sext_ln69_6 = sext i16 %d_i_load_14

]]></Node>
<StgValue><ssdm name="sext_ln69_6"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="16">
<![CDATA[
:98 %sext_ln69_7 = sext i16 %d_i_load_15

]]></Node>
<StgValue><ssdm name="sext_ln69_7"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99 %add_ln69_15 = add i16 %d_i_load_15, i16 %add_ln69_7

]]></Node>
<StgValue><ssdm name="add_ln69_15"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:100 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="16">
<![CDATA[
:133 %sext_ln69_14 = sext i16 %d_i_load_22

]]></Node>
<StgValue><ssdm name="sext_ln69_14"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134 %add_ln69_22 = add i16 %d_i_load_22, i16 %add_ln69_14

]]></Node>
<StgValue><ssdm name="add_ln69_22"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="16">
<![CDATA[
:138 %sext_ln69_15 = sext i16 %d_i_load_23

]]></Node>
<StgValue><ssdm name="sext_ln69_15"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139 %add_ln69_23 = add i16 %d_i_load_23, i16 %add_ln69_15

]]></Node>
<StgValue><ssdm name="add_ln69_23"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
:214 %d_i_load_30 = load i5 %d_i_addr_30

]]></Node>
<StgValue><ssdm name="d_i_load_30"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="16">
<![CDATA[
:215 %sext_ln67_26 = sext i16 %d_i_load_30

]]></Node>
<StgValue><ssdm name="sext_ln67_26"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:216 %add_ln67_24 = add i32 %acc_6_load, i32 %sext_ln67_6

]]></Node>
<StgValue><ssdm name="add_ln67_24"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:217 %add_ln67_25 = add i17 %sext_ln69_14, i17 %sext_ln67_26

]]></Node>
<StgValue><ssdm name="add_ln67_25"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="17">
<![CDATA[
:218 %sext_ln67_27 = sext i17 %add_ln67_25

]]></Node>
<StgValue><ssdm name="sext_ln67_27"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:219 %add_ln67_26 = add i18 %sext_ln67_27, i18 %sext_ln69_6

]]></Node>
<StgValue><ssdm name="add_ln67_26"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="18">
<![CDATA[
:220 %sext_ln67_28 = sext i18 %add_ln67_26

]]></Node>
<StgValue><ssdm name="sext_ln67_28"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221 %temp_6 = add i32 %sext_ln67_28, i32 %add_ln67_24

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:222 %store_ln68 = store i32 %temp_6, i32 %acc_6

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:223 %add_ln69_30 = add i16 %d_i_load_30, i16 %add_ln69_22

]]></Node>
<StgValue><ssdm name="add_ln69_30"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
:226 %d_i_load_31 = load i5 %d_i_addr_31

]]></Node>
<StgValue><ssdm name="d_i_load_31"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="16">
<![CDATA[
:227 %sext_ln67_29 = sext i16 %d_i_load_31

]]></Node>
<StgValue><ssdm name="sext_ln67_29"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:228 %add_ln67_28 = add i32 %acc_7_load, i32 %sext_ln67_7

]]></Node>
<StgValue><ssdm name="add_ln67_28"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:229 %add_ln67_29 = add i17 %sext_ln69_15, i17 %sext_ln67_29

]]></Node>
<StgValue><ssdm name="add_ln67_29"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="17">
<![CDATA[
:230 %sext_ln67_30 = sext i17 %add_ln67_29

]]></Node>
<StgValue><ssdm name="sext_ln67_30"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:231 %add_ln67_30 = add i18 %sext_ln67_30, i18 %sext_ln69_7

]]></Node>
<StgValue><ssdm name="add_ln67_30"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="18">
<![CDATA[
:232 %sext_ln67_31 = sext i18 %add_ln67_30

]]></Node>
<StgValue><ssdm name="sext_ln67_31"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233 %temp_7 = add i32 %sext_ln67_31, i32 %add_ln67_28

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:234 %store_ln68 = store i32 %temp_7, i32 %acc_7

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:235 %add_ln69_31 = add i16 %d_i_load_31, i16 %add_ln69_23

]]></Node>
<StgValue><ssdm name="add_ln69_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="282" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:105 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_16

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="283" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:110 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_17

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="284" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:115 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_18

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="285" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:120 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_19

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="286" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:125 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_20

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="287" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:130 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_21

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="288" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:135 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_22

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="289" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:140 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_23

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="290" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:152 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_24

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="291" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:164 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_25

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="292" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:176 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_26

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="293" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:188 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_27

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="294" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:200 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_28

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="295" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:212 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_29

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="296" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:224 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_30

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="297" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:236 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_31

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0">
<![CDATA[
:237 %ret_ln71 = ret

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
