// Seed: 4059785157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_30 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  output logic [7:0] id_36;
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire _id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  output tri1 id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  module_0 modCall_1 (
      id_35,
      id_28,
      id_20,
      id_4,
      id_25
  );
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_37;
  always @(posedge -1) begin : LABEL_0
    id_36[id_30] <= 1;
  end
  assign id_24 = 1;
endmodule
