Verilog modules for the top module and Mitchell decoder. 
This is the version used for the IEEE TC publication. 
Please note that the K parameter is different from the one used in vhdl folder and the IEEE TC publication (W = K + 1), because of the change in definition after design.
