Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Administrator/Desktop/laba2/dff.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Users/Administrator/Desktop/laba2/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dff> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Administrator/Desktop/laba2/main.vhd" line 146: Unconnected output port 'Q' of component 'dff'.
WARNING:Xst:753 - "C:/Users/Administrator/Desktop/laba2/main.vhd" line 157: Unconnected output port 'Q' of component 'dff'.
WARNING:Xst:753 - "C:/Users/Administrator/Desktop/laba2/main.vhd" line 168: Unconnected output port 'Q' of component 'dff'.
WARNING:Xst:753 - "C:/Users/Administrator/Desktop/laba2/main.vhd" line 179: Unconnected output port 'Q' of component 'dff'.
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <dff> in library <work> (Architecture <behavioral>).
Entity <dff> analyzed. Unit <dff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dff>.
    Related source file is "C:/Users/Administrator/Desktop/laba2/dff.vhd".
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/Administrator/Desktop/laba2/main.vhd".
    Found 1-bit tristate buffer for signal <Qa>.
    Found 1-bit tristate buffer for signal <Qb>.
    Found 1-bit tristate buffer for signal <Qc>.
    Found 1-bit tristate buffer for signal <Qd>.
    Summary:
	inferred   4 Tristate(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 1-bit register                                        : 8
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 30
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 5
#      LUT2_L                      : 1
#      LUT3                        : 7
#      LUT3_L                      : 1
#      LUT4                        : 9
#      LUT4_D                      : 2
#      MUXF5                       : 3
# FlipFlops/Latches                : 8
#      FDCP                        : 8
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 16
#      IBUF                        : 11
#      OBUF                        : 1
#      OBUFT                       : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                       15  out of   1920     0%  
 Number of Slice Flip Flops:              8  out of   3840     0%  
 Number of 4 input LUTs:                 26  out of   3840     0%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    141    12%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
RCK                                | BUFGP                  | 4     |
CCK                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_GND:G)                      | NONE(dff1/output)      | 12    |
dff1/R_inv(dff1/R_inv1_INV_0:O)    | NONE(dff1/output)      | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.045ns (Maximum Frequency: 247.194MHz)
   Minimum input arrival time before clock: 5.684ns
   Maximum output required time after clock: 9.128ns
   Maximum combinational path delay: 8.945ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CCK'
  Clock period: 4.045ns (frequency: 247.194MHz)
  Total number of paths / destination ports: 19 / 4
-------------------------------------------------------------------------
Delay:               4.045ns (Levels of Logic = 3)
  Source:            dff1/output (FF)
  Destination:       dff4/output (FF)
  Source Clock:      CCK rising
  Destination Clock: CCK rising

  Data Path: dff1/output to dff4/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             8   0.626   0.980  dff1/output (dff1/output)
     LUT4_D:I2->LO         1   0.479   0.123  andNor_82 (N20)
     LUT4:I3->O            1   0.479   0.704  andNor_822 (andNor_822)
     LUT4:I3->O            1   0.479   0.000  andNor_876 (andNor_8)
     FDCP:D                    0.176          dff4/output
    ----------------------------------------
    Total                      4.045ns (2.239ns logic, 1.806ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CCK'
  Total number of paths / destination ports: 40 / 4
-------------------------------------------------------------------------
Offset:              5.684ns (Levels of Logic = 5)
  Source:            ENP (PAD)
  Destination:       dff4/output (FF)
  Destination Clock: CCK rising

  Data Path: ENP to dff4/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.715   1.074  ENP_IBUF (ENP_IBUF)
     LUT3:I0->O            1   0.479   0.976  andNor_82_SW0 (N4)
     LUT4_D:I0->LO         1   0.479   0.123  andNor_82 (N20)
     LUT4:I3->O            1   0.479   0.704  andNor_822 (andNor_822)
     LUT4:I3->O            1   0.479   0.000  andNor_876 (andNor_8)
     FDCP:D                    0.176          dff4/output
    ----------------------------------------
    Total                      5.684ns (2.807ns logic, 2.877ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RCK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.546ns (Levels of Logic = 2)
  Source:            dff5/output (FF)
  Destination:       Qa (PAD)
  Source Clock:      RCK rising

  Data Path: dff5/output to Qa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.626   0.851  dff5/output (dff5/output)
     LUT3:I1->O            1   0.479   0.681  andNor_91 (andNor_9)
     OBUFT:I->O                4.909          Qa_OBUFT (Qa)
    ----------------------------------------
    Total                      7.546ns (6.014ns logic, 1.532ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CCK'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              9.128ns (Levels of Logic = 3)
  Source:            dff2/output (FF)
  Destination:       RCO (PAD)
  Source Clock:      CCK rising

  Data Path: dff2/output to RCO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             9   0.626   1.250  dff2/output (dff2/output)
     LUT4:I0->O            1   0.479   0.704  RCO_SW0 (N2)
     LUT4:I3->O            1   0.479   0.681  RCO (RCO_OBUF)
     OBUF:I->O                 4.909          RCO_OBUF (RCO)
    ----------------------------------------
    Total                      9.128ns (6.493ns logic, 2.635ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Delay:               8.945ns (Levels of Logic = 4)
  Source:            UP (PAD)
  Destination:       RCO (PAD)

  Data Path: UP to RCO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.715   0.978  UP_IBUF (UP_IBUF)
     LUT4:I3->O            1   0.479   0.704  RCO_SW0 (N2)
     LUT4:I3->O            1   0.479   0.681  RCO (RCO_OBUF)
     OBUF:I->O                 4.909          RCO_OBUF (RCO)
    ----------------------------------------
    Total                      8.945ns (6.582ns logic, 2.363ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.77 secs
 
--> 

Total memory usage is 257148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

