// Seed: 2892999583
module module_0 ();
  assign module_2.type_5 = 0;
  assign module_1.id_6   = 0;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    output wor id_11
);
  assign id_11 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input uwire id_1,
    inout supply0 id_2,
    input tri id_3,
    output wand id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    input wand id_12
);
  always_latch if (-1) id_4 = -1;
  module_0 modCall_1 ();
  wire id_14;
  assign id_0 = -1;
endmodule
