verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/ec67/hdl" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/aed8/hdl" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/f0b6/hdl/verilog" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/66be/hdl/verilog" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_processing_system7_0_0/sim/bd_processing_system7_0_0.v" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/sim/bd_4a17.v" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_4a17_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/ec67/hdl" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/aed8/hdl" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/f0b6/hdl/verilog" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/66be/hdl/verilog" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_4a17_s00mmu_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_4a17_s00tr_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_4a17_s00sic_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_4a17_s00a2s_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_4a17_sawn_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_4a17_swn_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_4a17_sbn_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_4a17_m00s2a_0.sv" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_4a17_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/ec67/hdl" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/aed8/hdl" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/f0b6/hdl/verilog" --include "../../../../zt.gen/sources_1/bd/bd/ipshared/66be/hdl/verilog" \
"../../../../zt.gen/sources_1/bd/bd/ip/bd_smartconnect_0_0/sim/bd_smartconnect_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
