// Seed: 1358591382
module module_0;
  always begin
    id_1 <= 1'h0;
    id_1 = (id_1 == id_1);
  end
  wire id_3;
  supply0 id_4 = 1 & 1;
  supply0 id_5 = 1 == 1;
  wire id_6;
  assign {1 < id_4, (id_2), id_5, id_4} = 1;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output uwire id_10,
    input wand id_11,
    output tri id_12,
    output supply1 id_13,
    input supply0 id_14
    , id_26,
    input supply1 id_15,
    input supply0 id_16,
    output wire id_17,
    output uwire id_18,
    output supply0 id_19,
    output wand id_20,
    input wor id_21,
    input tri1 id_22,
    output supply0 id_23,
    input supply0 id_24
);
  wire id_27, id_28;
  xnor (
      id_1,
      id_11,
      id_14,
      id_15,
      id_16,
      id_2,
      id_21,
      id_22,
      id_24,
      id_26,
      id_27,
      id_28,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8,
      id_9);
  module_0();
  always @(posedge 1 or posedge id_3 - id_4) begin
    assign id_28 = 1 + 1;
  end
endmodule
