// Seed: 672185082
module module_0 (
    input wand  id_0,
    input uwire id_1
);
  wire id_3;
  ;
  wire id_4;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    input wire id_4#(
        .id_17(-1'd0),
        .id_18(-1'b0)
    ),
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    output tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    input tri id_13,
    output uwire id_14,
    output tri id_15
);
  logic id_19;
  module_0 modCall_1 (
      id_4,
      id_10
  );
endmodule
