Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ebb32f146e774858ad58d9c155c712c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot two_counts_tb_behav xil_defaultlib.two_counts_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CE [H:/gyx verilog/digital/lab_8/lab8_2_1_sim/lab8_2_1_sim.srcs/sources_1/new/two_counts.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.c_counter_binary_0_c_reg_fd_v12_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0
Compiling module xil_defaultlib.two_counts
Compiling module xil_defaultlib.two_counts_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot two_counts_tb_behav
