#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr  1 11:24:37 2016
# Process ID: 5119
# Log file: /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/vivado.log
# Journal file: /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alok/githum/Zedboard/learning/training/MSD/s07v2/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5727.051 ; gain = 86.223 ; free physical = 201 ; free virtual = 3868
open_bd_design {/home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- Alok:user:sample_generator:1.0 - sample_generator_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from BD file </home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins sample_generator_0/En]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
save_bd_design
Wrote  : </home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5815.629 ; gain = 15.781 ; free physical = 121 ; free virtual = 3782
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5819.629 ; gain = 19.781 ; free physical = 113 ; free virtual = 3773
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5837.535 ; gain = 11.188 ; free physical = 145 ; free virtual = 3662
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000[ 64K ]>
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins sample_generator_0/FrameSize]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
save_bd_design
Wrote  : </home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5852.355 ; gain = 0.000 ; free physical = 137 ; free virtual = 3629
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000[ 512M ]>
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5852.355 ; gain = 0.000 ; free physical = 139 ; free virtual = 3629
save_bd_design
Wrote  : </home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  1 12:06:00 2016...
