-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bnn is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of bnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "bnn_bnn,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.568000,HLS_SYN_LAT=188,HLS_SYN_TPT=64,HLS_SYN_MEM=33,HLS_SYN_DSP=0,HLS_SYN_FF=38815,HLS_SYN_LUT=48560,HLS_VERSION=2024_2_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal IN_r : STD_LOGIC_VECTOR (63 downto 0);
    signal ys : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal gmem_0_AWREADY : STD_LOGIC;
    signal gmem_0_WREADY : STD_LOGIC;
    signal gmem_0_ARREADY : STD_LOGIC;
    signal gmem_0_RVALID : STD_LOGIC;
    signal gmem_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RLAST : STD_LOGIC;
    signal gmem_0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_0_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_0_BVALID : STD_LOGIC;
    signal gmem_0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_ys_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_ys_c_write : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal Block_entry_gmem_rd_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_rd_proc_U0_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_p_loc25_channel : STD_LOGIC;
    signal p_loc25_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_loc25_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_loc25_channel : STD_LOGIC;
    signal dense_layer_U0_ap_start : STD_LOGIC;
    signal dense_layer_U0_ap_done : STD_LOGIC;
    signal dense_layer_U0_ap_continue : STD_LOGIC;
    signal dense_layer_U0_ap_idle : STD_LOGIC;
    signal dense_layer_U0_ap_ready : STD_LOGIC;
    signal dense_layer_U0_ap_return_0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_2 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_3 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_4 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_5 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_6 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_7 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_8 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_9 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_10 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_11 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_12 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_13 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_14 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_15 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_16 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_17 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_18 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_19 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_20 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_21 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_22 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_23 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_24 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_25 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_26 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_27 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_28 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_29 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_30 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_31 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_32 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_33 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_34 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_35 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_36 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_37 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_38 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_39 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_40 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_41 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_42 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_43 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_44 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_45 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_46 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_47 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_48 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_49 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_50 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_51 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_52 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_53 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_54 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_55 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_56 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_57 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_58 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_59 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_60 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_61 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_62 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_63 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_64 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_65 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_66 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_67 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_68 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_69 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_70 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_71 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_72 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_73 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_74 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_75 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_76 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_77 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_78 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_79 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_80 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_81 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_82 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_83 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_84 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_85 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_86 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_87 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_88 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_89 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_90 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_91 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_92 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_93 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_94 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_95 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_96 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_97 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_98 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_99 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_100 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_101 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_102 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_103 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_104 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_105 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_106 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_107 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_108 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_109 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_110 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_111 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_112 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_113 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_114 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_115 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_116 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_117 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_118 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_119 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_120 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_121 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_122 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_123 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_124 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_125 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_126 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_layer_U0_ap_return_127 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_channel_done_layer1_output_127 : STD_LOGIC;
    signal layer1_output_127_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer1_output_127 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer1_output_127 : STD_LOGIC;
    signal sign_and_quantize_U0_ap_start : STD_LOGIC;
    signal sign_and_quantize_U0_ap_done : STD_LOGIC;
    signal sign_and_quantize_U0_ap_continue : STD_LOGIC;
    signal sign_and_quantize_U0_ap_idle : STD_LOGIC;
    signal sign_and_quantize_U0_ap_ready : STD_LOGIC;
    signal sign_and_quantize_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_and_quantize_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_and_quantize_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_and_quantize_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_layer1_quantized_3 : STD_LOGIC;
    signal layer1_quantized_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer1_quantized_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer1_quantized_3 : STD_LOGIC;
    signal dense_layer_1_U0_ap_start : STD_LOGIC;
    signal dense_layer_1_U0_ap_done : STD_LOGIC;
    signal dense_layer_1_U0_ap_continue : STD_LOGIC;
    signal dense_layer_1_U0_ap_idle : STD_LOGIC;
    signal dense_layer_1_U0_ap_ready : STD_LOGIC;
    signal dense_layer_1_U0_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_8 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_9 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_10 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_11 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_12 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_13 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_14 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_15 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_16 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_17 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_18 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_19 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_20 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_21 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_22 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_23 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_24 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_25 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_26 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_27 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_28 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_29 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_30 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_31 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_32 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_33 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_34 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_35 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_36 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_37 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_38 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_39 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_40 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_41 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_42 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_43 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_44 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_45 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_46 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_47 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_48 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_49 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_50 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_51 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_52 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_53 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_54 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_55 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_56 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_57 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_58 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_59 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_60 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_61 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_62 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_layer_1_U0_ap_return_63 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_channel_done_layer2_output_63 : STD_LOGIC;
    signal layer2_output_63_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_output_63 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_output_63 : STD_LOGIC;
    signal sign_and_quantize_2_U0_ap_start : STD_LOGIC;
    signal sign_and_quantize_2_U0_ap_done : STD_LOGIC;
    signal sign_and_quantize_2_U0_ap_continue : STD_LOGIC;
    signal sign_and_quantize_2_U0_ap_idle : STD_LOGIC;
    signal sign_and_quantize_2_U0_ap_ready : STD_LOGIC;
    signal sign_and_quantize_2_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_and_quantize_2_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_layer2_quantized_1 : STD_LOGIC;
    signal layer2_quantized_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_quantized_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_quantized_1 : STD_LOGIC;
    signal dense_layer_3_U0_ap_start : STD_LOGIC;
    signal dense_layer_3_U0_ap_done : STD_LOGIC;
    signal dense_layer_3_U0_ap_continue : STD_LOGIC;
    signal dense_layer_3_U0_ap_idle : STD_LOGIC;
    signal dense_layer_3_U0_ap_ready : STD_LOGIC;
    signal dense_layer_3_U0_ap_return_0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_1 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_2 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_3 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_4 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_5 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_6 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_7 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_8 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_layer_3_U0_ap_return_9 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_channel_done_layer3_output_9 : STD_LOGIC;
    signal layer3_output_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_output_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_output_9 : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_ys_read : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal ys_c_full_n : STD_LOGIC;
    signal ys_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal ys_c_empty_n : STD_LOGIC;
    signal ys_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal ys_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal p_loc_channel_full_n : STD_LOGIC;
    signal p_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc_channel_empty_n : STD_LOGIC;
    signal p_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc2_channel_full_n : STD_LOGIC;
    signal p_loc2_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc2_channel_empty_n : STD_LOGIC;
    signal p_loc2_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc2_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc3_channel_full_n : STD_LOGIC;
    signal p_loc3_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc3_channel_empty_n : STD_LOGIC;
    signal p_loc3_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc3_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc4_channel_full_n : STD_LOGIC;
    signal p_loc4_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc4_channel_empty_n : STD_LOGIC;
    signal p_loc4_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc4_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc5_channel_full_n : STD_LOGIC;
    signal p_loc5_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc5_channel_empty_n : STD_LOGIC;
    signal p_loc5_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc5_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc6_channel_full_n : STD_LOGIC;
    signal p_loc6_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc6_channel_empty_n : STD_LOGIC;
    signal p_loc6_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc6_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc7_channel_full_n : STD_LOGIC;
    signal p_loc7_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc7_channel_empty_n : STD_LOGIC;
    signal p_loc7_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc7_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc8_channel_full_n : STD_LOGIC;
    signal p_loc8_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc8_channel_empty_n : STD_LOGIC;
    signal p_loc8_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc8_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc9_channel_full_n : STD_LOGIC;
    signal p_loc9_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc9_channel_empty_n : STD_LOGIC;
    signal p_loc9_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc9_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc10_channel_full_n : STD_LOGIC;
    signal p_loc10_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc10_channel_empty_n : STD_LOGIC;
    signal p_loc10_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc10_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc11_channel_full_n : STD_LOGIC;
    signal p_loc11_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc11_channel_empty_n : STD_LOGIC;
    signal p_loc11_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc11_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc12_channel_full_n : STD_LOGIC;
    signal p_loc12_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc12_channel_empty_n : STD_LOGIC;
    signal p_loc12_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc12_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc13_channel_full_n : STD_LOGIC;
    signal p_loc13_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc13_channel_empty_n : STD_LOGIC;
    signal p_loc13_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc13_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc14_channel_full_n : STD_LOGIC;
    signal p_loc14_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc14_channel_empty_n : STD_LOGIC;
    signal p_loc14_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc14_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc15_channel_full_n : STD_LOGIC;
    signal p_loc15_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc15_channel_empty_n : STD_LOGIC;
    signal p_loc15_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc15_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc16_channel_full_n : STD_LOGIC;
    signal p_loc16_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc16_channel_empty_n : STD_LOGIC;
    signal p_loc16_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc16_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc17_channel_full_n : STD_LOGIC;
    signal p_loc17_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc17_channel_empty_n : STD_LOGIC;
    signal p_loc17_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc17_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc18_channel_full_n : STD_LOGIC;
    signal p_loc18_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc18_channel_empty_n : STD_LOGIC;
    signal p_loc18_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc18_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc19_channel_full_n : STD_LOGIC;
    signal p_loc19_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc19_channel_empty_n : STD_LOGIC;
    signal p_loc19_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc19_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc20_channel_full_n : STD_LOGIC;
    signal p_loc20_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc20_channel_empty_n : STD_LOGIC;
    signal p_loc20_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc20_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc21_channel_full_n : STD_LOGIC;
    signal p_loc21_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc21_channel_empty_n : STD_LOGIC;
    signal p_loc21_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc21_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc22_channel_full_n : STD_LOGIC;
    signal p_loc22_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc22_channel_empty_n : STD_LOGIC;
    signal p_loc22_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc22_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc23_channel_full_n : STD_LOGIC;
    signal p_loc23_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc23_channel_empty_n : STD_LOGIC;
    signal p_loc23_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc23_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc24_channel_full_n : STD_LOGIC;
    signal p_loc24_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc24_channel_empty_n : STD_LOGIC;
    signal p_loc24_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc24_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc25_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_loc25_channel_empty_n : STD_LOGIC;
    signal p_loc25_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc25_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_full_n : STD_LOGIC;
    signal layer1_output_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_empty_n : STD_LOGIC;
    signal layer1_output_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_1_full_n : STD_LOGIC;
    signal layer1_output_1_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_1_empty_n : STD_LOGIC;
    signal layer1_output_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_2_full_n : STD_LOGIC;
    signal layer1_output_2_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_2_empty_n : STD_LOGIC;
    signal layer1_output_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_3_full_n : STD_LOGIC;
    signal layer1_output_3_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_3_empty_n : STD_LOGIC;
    signal layer1_output_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_4_full_n : STD_LOGIC;
    signal layer1_output_4_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_4_empty_n : STD_LOGIC;
    signal layer1_output_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_5_full_n : STD_LOGIC;
    signal layer1_output_5_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_5_empty_n : STD_LOGIC;
    signal layer1_output_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_6_full_n : STD_LOGIC;
    signal layer1_output_6_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_6_empty_n : STD_LOGIC;
    signal layer1_output_6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_7_full_n : STD_LOGIC;
    signal layer1_output_7_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_7_empty_n : STD_LOGIC;
    signal layer1_output_7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_8_full_n : STD_LOGIC;
    signal layer1_output_8_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_8_empty_n : STD_LOGIC;
    signal layer1_output_8_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_8_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_9_full_n : STD_LOGIC;
    signal layer1_output_9_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_9_empty_n : STD_LOGIC;
    signal layer1_output_9_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_9_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_10_full_n : STD_LOGIC;
    signal layer1_output_10_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_10_empty_n : STD_LOGIC;
    signal layer1_output_10_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_10_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_11_full_n : STD_LOGIC;
    signal layer1_output_11_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_11_empty_n : STD_LOGIC;
    signal layer1_output_11_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_11_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_12_full_n : STD_LOGIC;
    signal layer1_output_12_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_12_empty_n : STD_LOGIC;
    signal layer1_output_12_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_12_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_13_full_n : STD_LOGIC;
    signal layer1_output_13_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_13_empty_n : STD_LOGIC;
    signal layer1_output_13_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_13_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_14_full_n : STD_LOGIC;
    signal layer1_output_14_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_14_empty_n : STD_LOGIC;
    signal layer1_output_14_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_14_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_15_full_n : STD_LOGIC;
    signal layer1_output_15_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_15_empty_n : STD_LOGIC;
    signal layer1_output_15_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_15_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_16_full_n : STD_LOGIC;
    signal layer1_output_16_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_16_empty_n : STD_LOGIC;
    signal layer1_output_16_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_16_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_17_full_n : STD_LOGIC;
    signal layer1_output_17_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_17_empty_n : STD_LOGIC;
    signal layer1_output_17_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_17_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_18_full_n : STD_LOGIC;
    signal layer1_output_18_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_18_empty_n : STD_LOGIC;
    signal layer1_output_18_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_18_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_19_full_n : STD_LOGIC;
    signal layer1_output_19_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_19_empty_n : STD_LOGIC;
    signal layer1_output_19_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_19_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_20_full_n : STD_LOGIC;
    signal layer1_output_20_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_20_empty_n : STD_LOGIC;
    signal layer1_output_20_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_20_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_21_full_n : STD_LOGIC;
    signal layer1_output_21_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_21_empty_n : STD_LOGIC;
    signal layer1_output_21_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_21_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_22_full_n : STD_LOGIC;
    signal layer1_output_22_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_22_empty_n : STD_LOGIC;
    signal layer1_output_22_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_22_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_23_full_n : STD_LOGIC;
    signal layer1_output_23_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_23_empty_n : STD_LOGIC;
    signal layer1_output_23_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_23_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_24_full_n : STD_LOGIC;
    signal layer1_output_24_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_24_empty_n : STD_LOGIC;
    signal layer1_output_24_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_24_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_25_full_n : STD_LOGIC;
    signal layer1_output_25_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_25_empty_n : STD_LOGIC;
    signal layer1_output_25_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_25_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_26_full_n : STD_LOGIC;
    signal layer1_output_26_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_26_empty_n : STD_LOGIC;
    signal layer1_output_26_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_26_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_27_full_n : STD_LOGIC;
    signal layer1_output_27_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_27_empty_n : STD_LOGIC;
    signal layer1_output_27_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_27_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_28_full_n : STD_LOGIC;
    signal layer1_output_28_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_28_empty_n : STD_LOGIC;
    signal layer1_output_28_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_28_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_29_full_n : STD_LOGIC;
    signal layer1_output_29_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_29_empty_n : STD_LOGIC;
    signal layer1_output_29_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_29_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_30_full_n : STD_LOGIC;
    signal layer1_output_30_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_30_empty_n : STD_LOGIC;
    signal layer1_output_30_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_30_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_31_full_n : STD_LOGIC;
    signal layer1_output_31_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_31_empty_n : STD_LOGIC;
    signal layer1_output_31_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_31_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_32_full_n : STD_LOGIC;
    signal layer1_output_32_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_32_empty_n : STD_LOGIC;
    signal layer1_output_32_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_32_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_33_full_n : STD_LOGIC;
    signal layer1_output_33_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_33_empty_n : STD_LOGIC;
    signal layer1_output_33_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_33_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_34_full_n : STD_LOGIC;
    signal layer1_output_34_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_34_empty_n : STD_LOGIC;
    signal layer1_output_34_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_34_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_35_full_n : STD_LOGIC;
    signal layer1_output_35_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_35_empty_n : STD_LOGIC;
    signal layer1_output_35_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_35_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_36_full_n : STD_LOGIC;
    signal layer1_output_36_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_36_empty_n : STD_LOGIC;
    signal layer1_output_36_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_36_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_37_full_n : STD_LOGIC;
    signal layer1_output_37_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_37_empty_n : STD_LOGIC;
    signal layer1_output_37_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_37_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_38_full_n : STD_LOGIC;
    signal layer1_output_38_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_38_empty_n : STD_LOGIC;
    signal layer1_output_38_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_38_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_39_full_n : STD_LOGIC;
    signal layer1_output_39_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_39_empty_n : STD_LOGIC;
    signal layer1_output_39_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_39_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_40_full_n : STD_LOGIC;
    signal layer1_output_40_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_40_empty_n : STD_LOGIC;
    signal layer1_output_40_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_40_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_41_full_n : STD_LOGIC;
    signal layer1_output_41_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_41_empty_n : STD_LOGIC;
    signal layer1_output_41_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_41_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_42_full_n : STD_LOGIC;
    signal layer1_output_42_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_42_empty_n : STD_LOGIC;
    signal layer1_output_42_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_42_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_43_full_n : STD_LOGIC;
    signal layer1_output_43_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_43_empty_n : STD_LOGIC;
    signal layer1_output_43_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_43_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_44_full_n : STD_LOGIC;
    signal layer1_output_44_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_44_empty_n : STD_LOGIC;
    signal layer1_output_44_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_44_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_45_full_n : STD_LOGIC;
    signal layer1_output_45_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_45_empty_n : STD_LOGIC;
    signal layer1_output_45_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_45_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_46_full_n : STD_LOGIC;
    signal layer1_output_46_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_46_empty_n : STD_LOGIC;
    signal layer1_output_46_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_46_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_47_full_n : STD_LOGIC;
    signal layer1_output_47_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_47_empty_n : STD_LOGIC;
    signal layer1_output_47_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_47_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_48_full_n : STD_LOGIC;
    signal layer1_output_48_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_48_empty_n : STD_LOGIC;
    signal layer1_output_48_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_48_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_49_full_n : STD_LOGIC;
    signal layer1_output_49_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_49_empty_n : STD_LOGIC;
    signal layer1_output_49_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_49_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_50_full_n : STD_LOGIC;
    signal layer1_output_50_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_50_empty_n : STD_LOGIC;
    signal layer1_output_50_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_50_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_51_full_n : STD_LOGIC;
    signal layer1_output_51_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_51_empty_n : STD_LOGIC;
    signal layer1_output_51_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_51_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_52_full_n : STD_LOGIC;
    signal layer1_output_52_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_52_empty_n : STD_LOGIC;
    signal layer1_output_52_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_52_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_53_full_n : STD_LOGIC;
    signal layer1_output_53_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_53_empty_n : STD_LOGIC;
    signal layer1_output_53_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_53_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_54_full_n : STD_LOGIC;
    signal layer1_output_54_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_54_empty_n : STD_LOGIC;
    signal layer1_output_54_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_54_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_55_full_n : STD_LOGIC;
    signal layer1_output_55_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_55_empty_n : STD_LOGIC;
    signal layer1_output_55_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_55_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_56_full_n : STD_LOGIC;
    signal layer1_output_56_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_56_empty_n : STD_LOGIC;
    signal layer1_output_56_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_56_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_57_full_n : STD_LOGIC;
    signal layer1_output_57_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_57_empty_n : STD_LOGIC;
    signal layer1_output_57_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_57_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_58_full_n : STD_LOGIC;
    signal layer1_output_58_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_58_empty_n : STD_LOGIC;
    signal layer1_output_58_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_58_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_59_full_n : STD_LOGIC;
    signal layer1_output_59_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_59_empty_n : STD_LOGIC;
    signal layer1_output_59_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_59_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_60_full_n : STD_LOGIC;
    signal layer1_output_60_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_60_empty_n : STD_LOGIC;
    signal layer1_output_60_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_60_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_61_full_n : STD_LOGIC;
    signal layer1_output_61_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_61_empty_n : STD_LOGIC;
    signal layer1_output_61_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_61_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_62_full_n : STD_LOGIC;
    signal layer1_output_62_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_62_empty_n : STD_LOGIC;
    signal layer1_output_62_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_62_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_63_full_n : STD_LOGIC;
    signal layer1_output_63_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_63_empty_n : STD_LOGIC;
    signal layer1_output_63_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_63_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_64_full_n : STD_LOGIC;
    signal layer1_output_64_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_64_empty_n : STD_LOGIC;
    signal layer1_output_64_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_64_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_65_full_n : STD_LOGIC;
    signal layer1_output_65_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_65_empty_n : STD_LOGIC;
    signal layer1_output_65_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_65_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_66_full_n : STD_LOGIC;
    signal layer1_output_66_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_66_empty_n : STD_LOGIC;
    signal layer1_output_66_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_66_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_67_full_n : STD_LOGIC;
    signal layer1_output_67_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_67_empty_n : STD_LOGIC;
    signal layer1_output_67_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_67_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_68_full_n : STD_LOGIC;
    signal layer1_output_68_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_68_empty_n : STD_LOGIC;
    signal layer1_output_68_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_68_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_69_full_n : STD_LOGIC;
    signal layer1_output_69_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_69_empty_n : STD_LOGIC;
    signal layer1_output_69_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_69_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_70_full_n : STD_LOGIC;
    signal layer1_output_70_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_70_empty_n : STD_LOGIC;
    signal layer1_output_70_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_70_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_71_full_n : STD_LOGIC;
    signal layer1_output_71_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_71_empty_n : STD_LOGIC;
    signal layer1_output_71_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_71_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_72_full_n : STD_LOGIC;
    signal layer1_output_72_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_72_empty_n : STD_LOGIC;
    signal layer1_output_72_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_72_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_73_full_n : STD_LOGIC;
    signal layer1_output_73_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_73_empty_n : STD_LOGIC;
    signal layer1_output_73_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_73_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_74_full_n : STD_LOGIC;
    signal layer1_output_74_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_74_empty_n : STD_LOGIC;
    signal layer1_output_74_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_74_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_75_full_n : STD_LOGIC;
    signal layer1_output_75_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_75_empty_n : STD_LOGIC;
    signal layer1_output_75_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_75_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_76_full_n : STD_LOGIC;
    signal layer1_output_76_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_76_empty_n : STD_LOGIC;
    signal layer1_output_76_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_76_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_77_full_n : STD_LOGIC;
    signal layer1_output_77_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_77_empty_n : STD_LOGIC;
    signal layer1_output_77_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_77_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_78_full_n : STD_LOGIC;
    signal layer1_output_78_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_78_empty_n : STD_LOGIC;
    signal layer1_output_78_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_78_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_79_full_n : STD_LOGIC;
    signal layer1_output_79_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_79_empty_n : STD_LOGIC;
    signal layer1_output_79_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_79_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_80_full_n : STD_LOGIC;
    signal layer1_output_80_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_80_empty_n : STD_LOGIC;
    signal layer1_output_80_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_80_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_81_full_n : STD_LOGIC;
    signal layer1_output_81_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_81_empty_n : STD_LOGIC;
    signal layer1_output_81_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_81_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_82_full_n : STD_LOGIC;
    signal layer1_output_82_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_82_empty_n : STD_LOGIC;
    signal layer1_output_82_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_82_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_83_full_n : STD_LOGIC;
    signal layer1_output_83_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_83_empty_n : STD_LOGIC;
    signal layer1_output_83_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_83_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_84_full_n : STD_LOGIC;
    signal layer1_output_84_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_84_empty_n : STD_LOGIC;
    signal layer1_output_84_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_84_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_85_full_n : STD_LOGIC;
    signal layer1_output_85_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_85_empty_n : STD_LOGIC;
    signal layer1_output_85_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_85_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_86_full_n : STD_LOGIC;
    signal layer1_output_86_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_86_empty_n : STD_LOGIC;
    signal layer1_output_86_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_86_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_87_full_n : STD_LOGIC;
    signal layer1_output_87_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_87_empty_n : STD_LOGIC;
    signal layer1_output_87_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_87_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_88_full_n : STD_LOGIC;
    signal layer1_output_88_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_88_empty_n : STD_LOGIC;
    signal layer1_output_88_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_88_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_89_full_n : STD_LOGIC;
    signal layer1_output_89_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_89_empty_n : STD_LOGIC;
    signal layer1_output_89_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_89_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_90_full_n : STD_LOGIC;
    signal layer1_output_90_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_90_empty_n : STD_LOGIC;
    signal layer1_output_90_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_90_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_91_full_n : STD_LOGIC;
    signal layer1_output_91_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_91_empty_n : STD_LOGIC;
    signal layer1_output_91_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_91_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_92_full_n : STD_LOGIC;
    signal layer1_output_92_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_92_empty_n : STD_LOGIC;
    signal layer1_output_92_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_92_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_93_full_n : STD_LOGIC;
    signal layer1_output_93_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_93_empty_n : STD_LOGIC;
    signal layer1_output_93_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_93_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_94_full_n : STD_LOGIC;
    signal layer1_output_94_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_94_empty_n : STD_LOGIC;
    signal layer1_output_94_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_94_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_95_full_n : STD_LOGIC;
    signal layer1_output_95_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_95_empty_n : STD_LOGIC;
    signal layer1_output_95_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_95_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_96_full_n : STD_LOGIC;
    signal layer1_output_96_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_96_empty_n : STD_LOGIC;
    signal layer1_output_96_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_96_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_97_full_n : STD_LOGIC;
    signal layer1_output_97_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_97_empty_n : STD_LOGIC;
    signal layer1_output_97_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_97_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_98_full_n : STD_LOGIC;
    signal layer1_output_98_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_98_empty_n : STD_LOGIC;
    signal layer1_output_98_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_98_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_99_full_n : STD_LOGIC;
    signal layer1_output_99_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_99_empty_n : STD_LOGIC;
    signal layer1_output_99_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_99_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_100_full_n : STD_LOGIC;
    signal layer1_output_100_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_100_empty_n : STD_LOGIC;
    signal layer1_output_100_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_100_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_101_full_n : STD_LOGIC;
    signal layer1_output_101_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_101_empty_n : STD_LOGIC;
    signal layer1_output_101_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_101_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_102_full_n : STD_LOGIC;
    signal layer1_output_102_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_102_empty_n : STD_LOGIC;
    signal layer1_output_102_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_102_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_103_full_n : STD_LOGIC;
    signal layer1_output_103_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_103_empty_n : STD_LOGIC;
    signal layer1_output_103_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_103_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_104_full_n : STD_LOGIC;
    signal layer1_output_104_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_104_empty_n : STD_LOGIC;
    signal layer1_output_104_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_104_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_105_full_n : STD_LOGIC;
    signal layer1_output_105_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_105_empty_n : STD_LOGIC;
    signal layer1_output_105_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_105_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_106_full_n : STD_LOGIC;
    signal layer1_output_106_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_106_empty_n : STD_LOGIC;
    signal layer1_output_106_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_106_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_107_full_n : STD_LOGIC;
    signal layer1_output_107_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_107_empty_n : STD_LOGIC;
    signal layer1_output_107_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_107_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_108_full_n : STD_LOGIC;
    signal layer1_output_108_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_108_empty_n : STD_LOGIC;
    signal layer1_output_108_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_108_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_109_full_n : STD_LOGIC;
    signal layer1_output_109_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_109_empty_n : STD_LOGIC;
    signal layer1_output_109_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_109_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_110_full_n : STD_LOGIC;
    signal layer1_output_110_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_110_empty_n : STD_LOGIC;
    signal layer1_output_110_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_110_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_111_full_n : STD_LOGIC;
    signal layer1_output_111_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_111_empty_n : STD_LOGIC;
    signal layer1_output_111_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_111_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_112_full_n : STD_LOGIC;
    signal layer1_output_112_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_112_empty_n : STD_LOGIC;
    signal layer1_output_112_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_112_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_113_full_n : STD_LOGIC;
    signal layer1_output_113_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_113_empty_n : STD_LOGIC;
    signal layer1_output_113_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_113_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_114_full_n : STD_LOGIC;
    signal layer1_output_114_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_114_empty_n : STD_LOGIC;
    signal layer1_output_114_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_114_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_115_full_n : STD_LOGIC;
    signal layer1_output_115_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_115_empty_n : STD_LOGIC;
    signal layer1_output_115_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_115_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_116_full_n : STD_LOGIC;
    signal layer1_output_116_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_116_empty_n : STD_LOGIC;
    signal layer1_output_116_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_116_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_117_full_n : STD_LOGIC;
    signal layer1_output_117_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_117_empty_n : STD_LOGIC;
    signal layer1_output_117_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_117_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_118_full_n : STD_LOGIC;
    signal layer1_output_118_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_118_empty_n : STD_LOGIC;
    signal layer1_output_118_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_118_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_119_full_n : STD_LOGIC;
    signal layer1_output_119_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_119_empty_n : STD_LOGIC;
    signal layer1_output_119_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_119_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_120_full_n : STD_LOGIC;
    signal layer1_output_120_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_120_empty_n : STD_LOGIC;
    signal layer1_output_120_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_120_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_121_full_n : STD_LOGIC;
    signal layer1_output_121_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_121_empty_n : STD_LOGIC;
    signal layer1_output_121_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_121_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_122_full_n : STD_LOGIC;
    signal layer1_output_122_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_122_empty_n : STD_LOGIC;
    signal layer1_output_122_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_122_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_123_full_n : STD_LOGIC;
    signal layer1_output_123_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_123_empty_n : STD_LOGIC;
    signal layer1_output_123_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_123_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_124_full_n : STD_LOGIC;
    signal layer1_output_124_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_124_empty_n : STD_LOGIC;
    signal layer1_output_124_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_124_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_125_full_n : STD_LOGIC;
    signal layer1_output_125_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_125_empty_n : STD_LOGIC;
    signal layer1_output_125_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_125_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_126_full_n : STD_LOGIC;
    signal layer1_output_126_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_126_empty_n : STD_LOGIC;
    signal layer1_output_126_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_126_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_127_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_output_127_empty_n : STD_LOGIC;
    signal layer1_output_127_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_127_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_full_n : STD_LOGIC;
    signal layer1_quantized_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quantized_empty_n : STD_LOGIC;
    signal layer1_quantized_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_1_full_n : STD_LOGIC;
    signal layer1_quantized_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quantized_1_empty_n : STD_LOGIC;
    signal layer1_quantized_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_2_full_n : STD_LOGIC;
    signal layer1_quantized_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quantized_2_empty_n : STD_LOGIC;
    signal layer1_quantized_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quantized_3_empty_n : STD_LOGIC;
    signal layer1_quantized_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_quantized_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_full_n : STD_LOGIC;
    signal layer2_output_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_empty_n : STD_LOGIC;
    signal layer2_output_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_1_full_n : STD_LOGIC;
    signal layer2_output_1_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_1_empty_n : STD_LOGIC;
    signal layer2_output_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_2_full_n : STD_LOGIC;
    signal layer2_output_2_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_2_empty_n : STD_LOGIC;
    signal layer2_output_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_3_full_n : STD_LOGIC;
    signal layer2_output_3_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_3_empty_n : STD_LOGIC;
    signal layer2_output_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_4_full_n : STD_LOGIC;
    signal layer2_output_4_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_4_empty_n : STD_LOGIC;
    signal layer2_output_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_5_full_n : STD_LOGIC;
    signal layer2_output_5_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_5_empty_n : STD_LOGIC;
    signal layer2_output_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_6_full_n : STD_LOGIC;
    signal layer2_output_6_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_6_empty_n : STD_LOGIC;
    signal layer2_output_6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_7_full_n : STD_LOGIC;
    signal layer2_output_7_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_7_empty_n : STD_LOGIC;
    signal layer2_output_7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_8_full_n : STD_LOGIC;
    signal layer2_output_8_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_8_empty_n : STD_LOGIC;
    signal layer2_output_8_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_8_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_9_full_n : STD_LOGIC;
    signal layer2_output_9_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_9_empty_n : STD_LOGIC;
    signal layer2_output_9_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_9_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_10_full_n : STD_LOGIC;
    signal layer2_output_10_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_10_empty_n : STD_LOGIC;
    signal layer2_output_10_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_10_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_11_full_n : STD_LOGIC;
    signal layer2_output_11_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_11_empty_n : STD_LOGIC;
    signal layer2_output_11_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_11_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_12_full_n : STD_LOGIC;
    signal layer2_output_12_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_12_empty_n : STD_LOGIC;
    signal layer2_output_12_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_12_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_13_full_n : STD_LOGIC;
    signal layer2_output_13_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_13_empty_n : STD_LOGIC;
    signal layer2_output_13_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_13_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_14_full_n : STD_LOGIC;
    signal layer2_output_14_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_14_empty_n : STD_LOGIC;
    signal layer2_output_14_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_14_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_15_full_n : STD_LOGIC;
    signal layer2_output_15_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_15_empty_n : STD_LOGIC;
    signal layer2_output_15_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_15_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_16_full_n : STD_LOGIC;
    signal layer2_output_16_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_16_empty_n : STD_LOGIC;
    signal layer2_output_16_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_16_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_17_full_n : STD_LOGIC;
    signal layer2_output_17_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_17_empty_n : STD_LOGIC;
    signal layer2_output_17_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_17_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_18_full_n : STD_LOGIC;
    signal layer2_output_18_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_18_empty_n : STD_LOGIC;
    signal layer2_output_18_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_18_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_19_full_n : STD_LOGIC;
    signal layer2_output_19_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_19_empty_n : STD_LOGIC;
    signal layer2_output_19_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_19_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_20_full_n : STD_LOGIC;
    signal layer2_output_20_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_20_empty_n : STD_LOGIC;
    signal layer2_output_20_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_20_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_21_full_n : STD_LOGIC;
    signal layer2_output_21_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_21_empty_n : STD_LOGIC;
    signal layer2_output_21_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_21_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_22_full_n : STD_LOGIC;
    signal layer2_output_22_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_22_empty_n : STD_LOGIC;
    signal layer2_output_22_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_22_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_23_full_n : STD_LOGIC;
    signal layer2_output_23_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_23_empty_n : STD_LOGIC;
    signal layer2_output_23_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_23_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_24_full_n : STD_LOGIC;
    signal layer2_output_24_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_24_empty_n : STD_LOGIC;
    signal layer2_output_24_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_24_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_25_full_n : STD_LOGIC;
    signal layer2_output_25_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_25_empty_n : STD_LOGIC;
    signal layer2_output_25_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_25_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_26_full_n : STD_LOGIC;
    signal layer2_output_26_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_26_empty_n : STD_LOGIC;
    signal layer2_output_26_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_26_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_27_full_n : STD_LOGIC;
    signal layer2_output_27_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_27_empty_n : STD_LOGIC;
    signal layer2_output_27_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_27_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_28_full_n : STD_LOGIC;
    signal layer2_output_28_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_28_empty_n : STD_LOGIC;
    signal layer2_output_28_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_28_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_29_full_n : STD_LOGIC;
    signal layer2_output_29_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_29_empty_n : STD_LOGIC;
    signal layer2_output_29_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_29_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_30_full_n : STD_LOGIC;
    signal layer2_output_30_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_30_empty_n : STD_LOGIC;
    signal layer2_output_30_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_30_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_31_full_n : STD_LOGIC;
    signal layer2_output_31_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_31_empty_n : STD_LOGIC;
    signal layer2_output_31_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_31_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_32_full_n : STD_LOGIC;
    signal layer2_output_32_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_32_empty_n : STD_LOGIC;
    signal layer2_output_32_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_32_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_33_full_n : STD_LOGIC;
    signal layer2_output_33_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_33_empty_n : STD_LOGIC;
    signal layer2_output_33_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_33_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_34_full_n : STD_LOGIC;
    signal layer2_output_34_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_34_empty_n : STD_LOGIC;
    signal layer2_output_34_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_34_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_35_full_n : STD_LOGIC;
    signal layer2_output_35_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_35_empty_n : STD_LOGIC;
    signal layer2_output_35_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_35_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_36_full_n : STD_LOGIC;
    signal layer2_output_36_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_36_empty_n : STD_LOGIC;
    signal layer2_output_36_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_36_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_37_full_n : STD_LOGIC;
    signal layer2_output_37_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_37_empty_n : STD_LOGIC;
    signal layer2_output_37_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_37_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_38_full_n : STD_LOGIC;
    signal layer2_output_38_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_38_empty_n : STD_LOGIC;
    signal layer2_output_38_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_38_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_39_full_n : STD_LOGIC;
    signal layer2_output_39_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_39_empty_n : STD_LOGIC;
    signal layer2_output_39_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_39_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_40_full_n : STD_LOGIC;
    signal layer2_output_40_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_40_empty_n : STD_LOGIC;
    signal layer2_output_40_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_40_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_41_full_n : STD_LOGIC;
    signal layer2_output_41_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_41_empty_n : STD_LOGIC;
    signal layer2_output_41_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_41_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_42_full_n : STD_LOGIC;
    signal layer2_output_42_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_42_empty_n : STD_LOGIC;
    signal layer2_output_42_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_42_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_43_full_n : STD_LOGIC;
    signal layer2_output_43_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_43_empty_n : STD_LOGIC;
    signal layer2_output_43_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_43_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_44_full_n : STD_LOGIC;
    signal layer2_output_44_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_44_empty_n : STD_LOGIC;
    signal layer2_output_44_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_44_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_45_full_n : STD_LOGIC;
    signal layer2_output_45_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_45_empty_n : STD_LOGIC;
    signal layer2_output_45_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_45_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_46_full_n : STD_LOGIC;
    signal layer2_output_46_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_46_empty_n : STD_LOGIC;
    signal layer2_output_46_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_46_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_47_full_n : STD_LOGIC;
    signal layer2_output_47_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_47_empty_n : STD_LOGIC;
    signal layer2_output_47_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_47_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_48_full_n : STD_LOGIC;
    signal layer2_output_48_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_48_empty_n : STD_LOGIC;
    signal layer2_output_48_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_48_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_49_full_n : STD_LOGIC;
    signal layer2_output_49_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_49_empty_n : STD_LOGIC;
    signal layer2_output_49_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_49_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_50_full_n : STD_LOGIC;
    signal layer2_output_50_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_50_empty_n : STD_LOGIC;
    signal layer2_output_50_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_50_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_51_full_n : STD_LOGIC;
    signal layer2_output_51_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_51_empty_n : STD_LOGIC;
    signal layer2_output_51_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_51_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_52_full_n : STD_LOGIC;
    signal layer2_output_52_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_52_empty_n : STD_LOGIC;
    signal layer2_output_52_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_52_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_53_full_n : STD_LOGIC;
    signal layer2_output_53_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_53_empty_n : STD_LOGIC;
    signal layer2_output_53_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_53_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_54_full_n : STD_LOGIC;
    signal layer2_output_54_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_54_empty_n : STD_LOGIC;
    signal layer2_output_54_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_54_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_55_full_n : STD_LOGIC;
    signal layer2_output_55_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_55_empty_n : STD_LOGIC;
    signal layer2_output_55_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_55_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_56_full_n : STD_LOGIC;
    signal layer2_output_56_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_56_empty_n : STD_LOGIC;
    signal layer2_output_56_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_56_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_57_full_n : STD_LOGIC;
    signal layer2_output_57_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_57_empty_n : STD_LOGIC;
    signal layer2_output_57_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_57_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_58_full_n : STD_LOGIC;
    signal layer2_output_58_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_58_empty_n : STD_LOGIC;
    signal layer2_output_58_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_58_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_59_full_n : STD_LOGIC;
    signal layer2_output_59_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_59_empty_n : STD_LOGIC;
    signal layer2_output_59_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_59_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_60_full_n : STD_LOGIC;
    signal layer2_output_60_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_60_empty_n : STD_LOGIC;
    signal layer2_output_60_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_60_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_61_full_n : STD_LOGIC;
    signal layer2_output_61_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_61_empty_n : STD_LOGIC;
    signal layer2_output_61_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_61_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_62_full_n : STD_LOGIC;
    signal layer2_output_62_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_62_empty_n : STD_LOGIC;
    signal layer2_output_62_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_62_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_63_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer2_output_63_empty_n : STD_LOGIC;
    signal layer2_output_63_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_output_63_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_quantized_full_n : STD_LOGIC;
    signal layer2_quantized_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_quantized_empty_n : STD_LOGIC;
    signal layer2_quantized_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_quantized_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_quantized_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_quantized_1_empty_n : STD_LOGIC;
    signal layer2_quantized_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_quantized_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_full_n : STD_LOGIC;
    signal layer3_output_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_empty_n : STD_LOGIC;
    signal layer3_output_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_1_full_n : STD_LOGIC;
    signal layer3_output_1_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_1_empty_n : STD_LOGIC;
    signal layer3_output_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_2_full_n : STD_LOGIC;
    signal layer3_output_2_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_2_empty_n : STD_LOGIC;
    signal layer3_output_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_3_full_n : STD_LOGIC;
    signal layer3_output_3_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_3_empty_n : STD_LOGIC;
    signal layer3_output_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_4_full_n : STD_LOGIC;
    signal layer3_output_4_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_4_empty_n : STD_LOGIC;
    signal layer3_output_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_5_full_n : STD_LOGIC;
    signal layer3_output_5_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_5_empty_n : STD_LOGIC;
    signal layer3_output_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_6_full_n : STD_LOGIC;
    signal layer3_output_6_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_6_empty_n : STD_LOGIC;
    signal layer3_output_6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_7_full_n : STD_LOGIC;
    signal layer3_output_7_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_7_empty_n : STD_LOGIC;
    signal layer3_output_7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_8_full_n : STD_LOGIC;
    signal layer3_output_8_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_8_empty_n : STD_LOGIC;
    signal layer3_output_8_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_8_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_9_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal layer3_output_9_empty_n : STD_LOGIC;
    signal layer3_output_9_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer3_output_9_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry_gmem_rd_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bnn_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ys : IN STD_LOGIC_VECTOR (63 downto 0);
        ys_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        ys_c_full_n : IN STD_LOGIC;
        ys_c_write : OUT STD_LOGIC;
        ys_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        ys_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component bnn_Block_entry_gmem_rd_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_dense_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_72 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_73 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_74 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_75 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_76 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_77 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_78 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_79 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_80 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_81 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_82 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_83 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_84 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_85 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_86 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_87 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_88 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_89 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_90 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_91 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_92 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_93 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_94 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_95 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_96 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_97 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_98 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_99 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_100 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_101 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_102 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_103 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_104 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_105 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_106 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_107 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_108 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_109 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_110 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_111 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_112 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_113 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_114 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_115 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_116 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_117 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_118 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_119 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_120 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_121 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_122 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_123 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_124 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_125 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_126 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_127 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component bnn_sign_and_quantize IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read100 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read101 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read102 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read103 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read104 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read105 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read106 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read107 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read108 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read109 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read110 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read111 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read112 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read113 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read114 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read115 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read116 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read117 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read118 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read119 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read120 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read121 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read122 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read123 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read124 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read125 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read126 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_read127 : IN STD_LOGIC_VECTOR (12 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_dense_layer_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component bnn_sign_and_quantize_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_dense_layer_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component bnn_Block_entry_gmem_wr_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ys_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        ys_empty_n : IN STD_LOGIC;
        ys_read : OUT STD_LOGIC;
        ys_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        ys_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component bnn_fifo_w64_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component bnn_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component bnn_fifo_w13_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (12 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component bnn_fifo_w10_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component bnn_fifo_w9_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component bnn_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        IN_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        ys : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component bnn_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component bnn_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        IN_r => IN_r,
        ys => ys,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component bnn_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 32,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 10,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARVALID,
        I_CH0_ARREADY => gmem_0_ARREADY,
        I_CH0_ARADDR => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARADDR,
        I_CH0_ARLEN => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARLEN,
        I_CH0_RVALID => gmem_0_RVALID,
        I_CH0_RREADY => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_RREADY,
        I_CH0_RDATA => gmem_0_RDATA,
        I_CH0_RFIFONUM => gmem_0_RFIFONUM,
        I_CH0_AWVALID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWVALID,
        I_CH0_AWREADY => gmem_0_AWREADY,
        I_CH0_AWADDR => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWADDR,
        I_CH0_AWLEN => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWLEN,
        I_CH0_WVALID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WVALID,
        I_CH0_WREADY => gmem_0_WREADY,
        I_CH0_WDATA => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WDATA,
        I_CH0_WSTRB => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WSTRB,
        I_CH0_BVALID => gmem_0_BVALID,
        I_CH0_BREADY => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_BREADY);

    entry_proc_U0 : component bnn_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        ys => ys,
        ys_c_din => entry_proc_U0_ys_c_din,
        ys_c_full_n => ys_c_full_n,
        ys_c_write => entry_proc_U0_ys_c_write,
        ys_c_num_data_valid => ys_c_num_data_valid,
        ys_c_fifo_cap => ys_c_fifo_cap);

    Block_entry_gmem_rd_proc_U0 : component bnn_Block_entry_gmem_rd_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_gmem_rd_proc_U0_ap_start,
        ap_done => Block_entry_gmem_rd_proc_U0_ap_done,
        ap_continue => Block_entry_gmem_rd_proc_U0_ap_continue,
        ap_idle => Block_entry_gmem_rd_proc_U0_ap_idle,
        ap_ready => Block_entry_gmem_rd_proc_U0_ap_ready,
        IN_r => IN_r,
        m_axi_gmem_0_AWVALID => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_0_AWADDR => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => ap_const_logic_0,
        m_axi_gmem_0_WDATA => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => gmem_0_RVALID,
        m_axi_gmem_0_RREADY => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => gmem_0_RDATA,
        m_axi_gmem_0_RLAST => gmem_0_RLAST,
        m_axi_gmem_0_RID => gmem_0_RID,
        m_axi_gmem_0_RFIFONUM => gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => gmem_0_RUSER,
        m_axi_gmem_0_RRESP => gmem_0_RRESP,
        m_axi_gmem_0_BVALID => ap_const_logic_0,
        m_axi_gmem_0_BREADY => Block_entry_gmem_rd_proc_U0_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        ap_return_0 => Block_entry_gmem_rd_proc_U0_ap_return_0,
        ap_return_1 => Block_entry_gmem_rd_proc_U0_ap_return_1,
        ap_return_2 => Block_entry_gmem_rd_proc_U0_ap_return_2,
        ap_return_3 => Block_entry_gmem_rd_proc_U0_ap_return_3,
        ap_return_4 => Block_entry_gmem_rd_proc_U0_ap_return_4,
        ap_return_5 => Block_entry_gmem_rd_proc_U0_ap_return_5,
        ap_return_6 => Block_entry_gmem_rd_proc_U0_ap_return_6,
        ap_return_7 => Block_entry_gmem_rd_proc_U0_ap_return_7,
        ap_return_8 => Block_entry_gmem_rd_proc_U0_ap_return_8,
        ap_return_9 => Block_entry_gmem_rd_proc_U0_ap_return_9,
        ap_return_10 => Block_entry_gmem_rd_proc_U0_ap_return_10,
        ap_return_11 => Block_entry_gmem_rd_proc_U0_ap_return_11,
        ap_return_12 => Block_entry_gmem_rd_proc_U0_ap_return_12,
        ap_return_13 => Block_entry_gmem_rd_proc_U0_ap_return_13,
        ap_return_14 => Block_entry_gmem_rd_proc_U0_ap_return_14,
        ap_return_15 => Block_entry_gmem_rd_proc_U0_ap_return_15,
        ap_return_16 => Block_entry_gmem_rd_proc_U0_ap_return_16,
        ap_return_17 => Block_entry_gmem_rd_proc_U0_ap_return_17,
        ap_return_18 => Block_entry_gmem_rd_proc_U0_ap_return_18,
        ap_return_19 => Block_entry_gmem_rd_proc_U0_ap_return_19,
        ap_return_20 => Block_entry_gmem_rd_proc_U0_ap_return_20,
        ap_return_21 => Block_entry_gmem_rd_proc_U0_ap_return_21,
        ap_return_22 => Block_entry_gmem_rd_proc_U0_ap_return_22,
        ap_return_23 => Block_entry_gmem_rd_proc_U0_ap_return_23,
        ap_return_24 => Block_entry_gmem_rd_proc_U0_ap_return_24);

    dense_layer_U0 : component bnn_dense_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_layer_U0_ap_start,
        ap_done => dense_layer_U0_ap_done,
        ap_continue => dense_layer_U0_ap_continue,
        ap_idle => dense_layer_U0_ap_idle,
        ap_ready => dense_layer_U0_ap_ready,
        p_read => p_loc_channel_dout,
        p_read1 => p_loc2_channel_dout,
        p_read2 => p_loc3_channel_dout,
        p_read3 => p_loc4_channel_dout,
        p_read4 => p_loc5_channel_dout,
        p_read5 => p_loc6_channel_dout,
        p_read6 => p_loc7_channel_dout,
        p_read7 => p_loc8_channel_dout,
        p_read8 => p_loc9_channel_dout,
        p_read9 => p_loc10_channel_dout,
        p_read10 => p_loc11_channel_dout,
        p_read11 => p_loc12_channel_dout,
        p_read12 => p_loc13_channel_dout,
        p_read13 => p_loc14_channel_dout,
        p_read14 => p_loc15_channel_dout,
        p_read15 => p_loc16_channel_dout,
        p_read16 => p_loc17_channel_dout,
        p_read17 => p_loc18_channel_dout,
        p_read18 => p_loc19_channel_dout,
        p_read19 => p_loc20_channel_dout,
        p_read20 => p_loc21_channel_dout,
        p_read21 => p_loc22_channel_dout,
        p_read22 => p_loc23_channel_dout,
        p_read23 => p_loc24_channel_dout,
        p_read24 => p_loc25_channel_dout,
        ap_return_0 => dense_layer_U0_ap_return_0,
        ap_return_1 => dense_layer_U0_ap_return_1,
        ap_return_2 => dense_layer_U0_ap_return_2,
        ap_return_3 => dense_layer_U0_ap_return_3,
        ap_return_4 => dense_layer_U0_ap_return_4,
        ap_return_5 => dense_layer_U0_ap_return_5,
        ap_return_6 => dense_layer_U0_ap_return_6,
        ap_return_7 => dense_layer_U0_ap_return_7,
        ap_return_8 => dense_layer_U0_ap_return_8,
        ap_return_9 => dense_layer_U0_ap_return_9,
        ap_return_10 => dense_layer_U0_ap_return_10,
        ap_return_11 => dense_layer_U0_ap_return_11,
        ap_return_12 => dense_layer_U0_ap_return_12,
        ap_return_13 => dense_layer_U0_ap_return_13,
        ap_return_14 => dense_layer_U0_ap_return_14,
        ap_return_15 => dense_layer_U0_ap_return_15,
        ap_return_16 => dense_layer_U0_ap_return_16,
        ap_return_17 => dense_layer_U0_ap_return_17,
        ap_return_18 => dense_layer_U0_ap_return_18,
        ap_return_19 => dense_layer_U0_ap_return_19,
        ap_return_20 => dense_layer_U0_ap_return_20,
        ap_return_21 => dense_layer_U0_ap_return_21,
        ap_return_22 => dense_layer_U0_ap_return_22,
        ap_return_23 => dense_layer_U0_ap_return_23,
        ap_return_24 => dense_layer_U0_ap_return_24,
        ap_return_25 => dense_layer_U0_ap_return_25,
        ap_return_26 => dense_layer_U0_ap_return_26,
        ap_return_27 => dense_layer_U0_ap_return_27,
        ap_return_28 => dense_layer_U0_ap_return_28,
        ap_return_29 => dense_layer_U0_ap_return_29,
        ap_return_30 => dense_layer_U0_ap_return_30,
        ap_return_31 => dense_layer_U0_ap_return_31,
        ap_return_32 => dense_layer_U0_ap_return_32,
        ap_return_33 => dense_layer_U0_ap_return_33,
        ap_return_34 => dense_layer_U0_ap_return_34,
        ap_return_35 => dense_layer_U0_ap_return_35,
        ap_return_36 => dense_layer_U0_ap_return_36,
        ap_return_37 => dense_layer_U0_ap_return_37,
        ap_return_38 => dense_layer_U0_ap_return_38,
        ap_return_39 => dense_layer_U0_ap_return_39,
        ap_return_40 => dense_layer_U0_ap_return_40,
        ap_return_41 => dense_layer_U0_ap_return_41,
        ap_return_42 => dense_layer_U0_ap_return_42,
        ap_return_43 => dense_layer_U0_ap_return_43,
        ap_return_44 => dense_layer_U0_ap_return_44,
        ap_return_45 => dense_layer_U0_ap_return_45,
        ap_return_46 => dense_layer_U0_ap_return_46,
        ap_return_47 => dense_layer_U0_ap_return_47,
        ap_return_48 => dense_layer_U0_ap_return_48,
        ap_return_49 => dense_layer_U0_ap_return_49,
        ap_return_50 => dense_layer_U0_ap_return_50,
        ap_return_51 => dense_layer_U0_ap_return_51,
        ap_return_52 => dense_layer_U0_ap_return_52,
        ap_return_53 => dense_layer_U0_ap_return_53,
        ap_return_54 => dense_layer_U0_ap_return_54,
        ap_return_55 => dense_layer_U0_ap_return_55,
        ap_return_56 => dense_layer_U0_ap_return_56,
        ap_return_57 => dense_layer_U0_ap_return_57,
        ap_return_58 => dense_layer_U0_ap_return_58,
        ap_return_59 => dense_layer_U0_ap_return_59,
        ap_return_60 => dense_layer_U0_ap_return_60,
        ap_return_61 => dense_layer_U0_ap_return_61,
        ap_return_62 => dense_layer_U0_ap_return_62,
        ap_return_63 => dense_layer_U0_ap_return_63,
        ap_return_64 => dense_layer_U0_ap_return_64,
        ap_return_65 => dense_layer_U0_ap_return_65,
        ap_return_66 => dense_layer_U0_ap_return_66,
        ap_return_67 => dense_layer_U0_ap_return_67,
        ap_return_68 => dense_layer_U0_ap_return_68,
        ap_return_69 => dense_layer_U0_ap_return_69,
        ap_return_70 => dense_layer_U0_ap_return_70,
        ap_return_71 => dense_layer_U0_ap_return_71,
        ap_return_72 => dense_layer_U0_ap_return_72,
        ap_return_73 => dense_layer_U0_ap_return_73,
        ap_return_74 => dense_layer_U0_ap_return_74,
        ap_return_75 => dense_layer_U0_ap_return_75,
        ap_return_76 => dense_layer_U0_ap_return_76,
        ap_return_77 => dense_layer_U0_ap_return_77,
        ap_return_78 => dense_layer_U0_ap_return_78,
        ap_return_79 => dense_layer_U0_ap_return_79,
        ap_return_80 => dense_layer_U0_ap_return_80,
        ap_return_81 => dense_layer_U0_ap_return_81,
        ap_return_82 => dense_layer_U0_ap_return_82,
        ap_return_83 => dense_layer_U0_ap_return_83,
        ap_return_84 => dense_layer_U0_ap_return_84,
        ap_return_85 => dense_layer_U0_ap_return_85,
        ap_return_86 => dense_layer_U0_ap_return_86,
        ap_return_87 => dense_layer_U0_ap_return_87,
        ap_return_88 => dense_layer_U0_ap_return_88,
        ap_return_89 => dense_layer_U0_ap_return_89,
        ap_return_90 => dense_layer_U0_ap_return_90,
        ap_return_91 => dense_layer_U0_ap_return_91,
        ap_return_92 => dense_layer_U0_ap_return_92,
        ap_return_93 => dense_layer_U0_ap_return_93,
        ap_return_94 => dense_layer_U0_ap_return_94,
        ap_return_95 => dense_layer_U0_ap_return_95,
        ap_return_96 => dense_layer_U0_ap_return_96,
        ap_return_97 => dense_layer_U0_ap_return_97,
        ap_return_98 => dense_layer_U0_ap_return_98,
        ap_return_99 => dense_layer_U0_ap_return_99,
        ap_return_100 => dense_layer_U0_ap_return_100,
        ap_return_101 => dense_layer_U0_ap_return_101,
        ap_return_102 => dense_layer_U0_ap_return_102,
        ap_return_103 => dense_layer_U0_ap_return_103,
        ap_return_104 => dense_layer_U0_ap_return_104,
        ap_return_105 => dense_layer_U0_ap_return_105,
        ap_return_106 => dense_layer_U0_ap_return_106,
        ap_return_107 => dense_layer_U0_ap_return_107,
        ap_return_108 => dense_layer_U0_ap_return_108,
        ap_return_109 => dense_layer_U0_ap_return_109,
        ap_return_110 => dense_layer_U0_ap_return_110,
        ap_return_111 => dense_layer_U0_ap_return_111,
        ap_return_112 => dense_layer_U0_ap_return_112,
        ap_return_113 => dense_layer_U0_ap_return_113,
        ap_return_114 => dense_layer_U0_ap_return_114,
        ap_return_115 => dense_layer_U0_ap_return_115,
        ap_return_116 => dense_layer_U0_ap_return_116,
        ap_return_117 => dense_layer_U0_ap_return_117,
        ap_return_118 => dense_layer_U0_ap_return_118,
        ap_return_119 => dense_layer_U0_ap_return_119,
        ap_return_120 => dense_layer_U0_ap_return_120,
        ap_return_121 => dense_layer_U0_ap_return_121,
        ap_return_122 => dense_layer_U0_ap_return_122,
        ap_return_123 => dense_layer_U0_ap_return_123,
        ap_return_124 => dense_layer_U0_ap_return_124,
        ap_return_125 => dense_layer_U0_ap_return_125,
        ap_return_126 => dense_layer_U0_ap_return_126,
        ap_return_127 => dense_layer_U0_ap_return_127);

    sign_and_quantize_U0 : component bnn_sign_and_quantize
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => sign_and_quantize_U0_ap_start,
        ap_done => sign_and_quantize_U0_ap_done,
        ap_continue => sign_and_quantize_U0_ap_continue,
        ap_idle => sign_and_quantize_U0_ap_idle,
        ap_ready => sign_and_quantize_U0_ap_ready,
        p_read => layer1_output_dout,
        p_read1 => layer1_output_1_dout,
        p_read2 => layer1_output_2_dout,
        p_read3 => layer1_output_3_dout,
        p_read4 => layer1_output_4_dout,
        p_read5 => layer1_output_5_dout,
        p_read6 => layer1_output_6_dout,
        p_read7 => layer1_output_7_dout,
        p_read8 => layer1_output_8_dout,
        p_read9 => layer1_output_9_dout,
        p_read10 => layer1_output_10_dout,
        p_read11 => layer1_output_11_dout,
        p_read12 => layer1_output_12_dout,
        p_read13 => layer1_output_13_dout,
        p_read14 => layer1_output_14_dout,
        p_read15 => layer1_output_15_dout,
        p_read16 => layer1_output_16_dout,
        p_read17 => layer1_output_17_dout,
        p_read18 => layer1_output_18_dout,
        p_read19 => layer1_output_19_dout,
        p_read20 => layer1_output_20_dout,
        p_read21 => layer1_output_21_dout,
        p_read22 => layer1_output_22_dout,
        p_read23 => layer1_output_23_dout,
        p_read24 => layer1_output_24_dout,
        p_read25 => layer1_output_25_dout,
        p_read26 => layer1_output_26_dout,
        p_read27 => layer1_output_27_dout,
        p_read28 => layer1_output_28_dout,
        p_read29 => layer1_output_29_dout,
        p_read30 => layer1_output_30_dout,
        p_read31 => layer1_output_31_dout,
        p_read32 => layer1_output_32_dout,
        p_read33 => layer1_output_33_dout,
        p_read34 => layer1_output_34_dout,
        p_read35 => layer1_output_35_dout,
        p_read36 => layer1_output_36_dout,
        p_read37 => layer1_output_37_dout,
        p_read38 => layer1_output_38_dout,
        p_read39 => layer1_output_39_dout,
        p_read40 => layer1_output_40_dout,
        p_read41 => layer1_output_41_dout,
        p_read42 => layer1_output_42_dout,
        p_read43 => layer1_output_43_dout,
        p_read44 => layer1_output_44_dout,
        p_read45 => layer1_output_45_dout,
        p_read46 => layer1_output_46_dout,
        p_read47 => layer1_output_47_dout,
        p_read48 => layer1_output_48_dout,
        p_read49 => layer1_output_49_dout,
        p_read50 => layer1_output_50_dout,
        p_read51 => layer1_output_51_dout,
        p_read52 => layer1_output_52_dout,
        p_read53 => layer1_output_53_dout,
        p_read54 => layer1_output_54_dout,
        p_read55 => layer1_output_55_dout,
        p_read56 => layer1_output_56_dout,
        p_read57 => layer1_output_57_dout,
        p_read58 => layer1_output_58_dout,
        p_read59 => layer1_output_59_dout,
        p_read60 => layer1_output_60_dout,
        p_read61 => layer1_output_61_dout,
        p_read62 => layer1_output_62_dout,
        p_read63 => layer1_output_63_dout,
        p_read64 => layer1_output_64_dout,
        p_read65 => layer1_output_65_dout,
        p_read66 => layer1_output_66_dout,
        p_read67 => layer1_output_67_dout,
        p_read68 => layer1_output_68_dout,
        p_read69 => layer1_output_69_dout,
        p_read70 => layer1_output_70_dout,
        p_read71 => layer1_output_71_dout,
        p_read72 => layer1_output_72_dout,
        p_read73 => layer1_output_73_dout,
        p_read74 => layer1_output_74_dout,
        p_read75 => layer1_output_75_dout,
        p_read76 => layer1_output_76_dout,
        p_read77 => layer1_output_77_dout,
        p_read78 => layer1_output_78_dout,
        p_read79 => layer1_output_79_dout,
        p_read80 => layer1_output_80_dout,
        p_read81 => layer1_output_81_dout,
        p_read82 => layer1_output_82_dout,
        p_read83 => layer1_output_83_dout,
        p_read84 => layer1_output_84_dout,
        p_read85 => layer1_output_85_dout,
        p_read86 => layer1_output_86_dout,
        p_read87 => layer1_output_87_dout,
        p_read88 => layer1_output_88_dout,
        p_read89 => layer1_output_89_dout,
        p_read90 => layer1_output_90_dout,
        p_read91 => layer1_output_91_dout,
        p_read92 => layer1_output_92_dout,
        p_read93 => layer1_output_93_dout,
        p_read94 => layer1_output_94_dout,
        p_read95 => layer1_output_95_dout,
        p_read96 => layer1_output_96_dout,
        p_read97 => layer1_output_97_dout,
        p_read98 => layer1_output_98_dout,
        p_read99 => layer1_output_99_dout,
        p_read100 => layer1_output_100_dout,
        p_read101 => layer1_output_101_dout,
        p_read102 => layer1_output_102_dout,
        p_read103 => layer1_output_103_dout,
        p_read104 => layer1_output_104_dout,
        p_read105 => layer1_output_105_dout,
        p_read106 => layer1_output_106_dout,
        p_read107 => layer1_output_107_dout,
        p_read108 => layer1_output_108_dout,
        p_read109 => layer1_output_109_dout,
        p_read110 => layer1_output_110_dout,
        p_read111 => layer1_output_111_dout,
        p_read112 => layer1_output_112_dout,
        p_read113 => layer1_output_113_dout,
        p_read114 => layer1_output_114_dout,
        p_read115 => layer1_output_115_dout,
        p_read116 => layer1_output_116_dout,
        p_read117 => layer1_output_117_dout,
        p_read118 => layer1_output_118_dout,
        p_read119 => layer1_output_119_dout,
        p_read120 => layer1_output_120_dout,
        p_read121 => layer1_output_121_dout,
        p_read122 => layer1_output_122_dout,
        p_read123 => layer1_output_123_dout,
        p_read124 => layer1_output_124_dout,
        p_read125 => layer1_output_125_dout,
        p_read126 => layer1_output_126_dout,
        p_read127 => layer1_output_127_dout,
        ap_return_0 => sign_and_quantize_U0_ap_return_0,
        ap_return_1 => sign_and_quantize_U0_ap_return_1,
        ap_return_2 => sign_and_quantize_U0_ap_return_2,
        ap_return_3 => sign_and_quantize_U0_ap_return_3);

    dense_layer_1_U0 : component bnn_dense_layer_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_layer_1_U0_ap_start,
        ap_done => dense_layer_1_U0_ap_done,
        ap_continue => dense_layer_1_U0_ap_continue,
        ap_idle => dense_layer_1_U0_ap_idle,
        ap_ready => dense_layer_1_U0_ap_ready,
        p_read => layer1_quantized_dout,
        p_read1 => layer1_quantized_1_dout,
        p_read2 => layer1_quantized_2_dout,
        p_read3 => layer1_quantized_3_dout,
        ap_return_0 => dense_layer_1_U0_ap_return_0,
        ap_return_1 => dense_layer_1_U0_ap_return_1,
        ap_return_2 => dense_layer_1_U0_ap_return_2,
        ap_return_3 => dense_layer_1_U0_ap_return_3,
        ap_return_4 => dense_layer_1_U0_ap_return_4,
        ap_return_5 => dense_layer_1_U0_ap_return_5,
        ap_return_6 => dense_layer_1_U0_ap_return_6,
        ap_return_7 => dense_layer_1_U0_ap_return_7,
        ap_return_8 => dense_layer_1_U0_ap_return_8,
        ap_return_9 => dense_layer_1_U0_ap_return_9,
        ap_return_10 => dense_layer_1_U0_ap_return_10,
        ap_return_11 => dense_layer_1_U0_ap_return_11,
        ap_return_12 => dense_layer_1_U0_ap_return_12,
        ap_return_13 => dense_layer_1_U0_ap_return_13,
        ap_return_14 => dense_layer_1_U0_ap_return_14,
        ap_return_15 => dense_layer_1_U0_ap_return_15,
        ap_return_16 => dense_layer_1_U0_ap_return_16,
        ap_return_17 => dense_layer_1_U0_ap_return_17,
        ap_return_18 => dense_layer_1_U0_ap_return_18,
        ap_return_19 => dense_layer_1_U0_ap_return_19,
        ap_return_20 => dense_layer_1_U0_ap_return_20,
        ap_return_21 => dense_layer_1_U0_ap_return_21,
        ap_return_22 => dense_layer_1_U0_ap_return_22,
        ap_return_23 => dense_layer_1_U0_ap_return_23,
        ap_return_24 => dense_layer_1_U0_ap_return_24,
        ap_return_25 => dense_layer_1_U0_ap_return_25,
        ap_return_26 => dense_layer_1_U0_ap_return_26,
        ap_return_27 => dense_layer_1_U0_ap_return_27,
        ap_return_28 => dense_layer_1_U0_ap_return_28,
        ap_return_29 => dense_layer_1_U0_ap_return_29,
        ap_return_30 => dense_layer_1_U0_ap_return_30,
        ap_return_31 => dense_layer_1_U0_ap_return_31,
        ap_return_32 => dense_layer_1_U0_ap_return_32,
        ap_return_33 => dense_layer_1_U0_ap_return_33,
        ap_return_34 => dense_layer_1_U0_ap_return_34,
        ap_return_35 => dense_layer_1_U0_ap_return_35,
        ap_return_36 => dense_layer_1_U0_ap_return_36,
        ap_return_37 => dense_layer_1_U0_ap_return_37,
        ap_return_38 => dense_layer_1_U0_ap_return_38,
        ap_return_39 => dense_layer_1_U0_ap_return_39,
        ap_return_40 => dense_layer_1_U0_ap_return_40,
        ap_return_41 => dense_layer_1_U0_ap_return_41,
        ap_return_42 => dense_layer_1_U0_ap_return_42,
        ap_return_43 => dense_layer_1_U0_ap_return_43,
        ap_return_44 => dense_layer_1_U0_ap_return_44,
        ap_return_45 => dense_layer_1_U0_ap_return_45,
        ap_return_46 => dense_layer_1_U0_ap_return_46,
        ap_return_47 => dense_layer_1_U0_ap_return_47,
        ap_return_48 => dense_layer_1_U0_ap_return_48,
        ap_return_49 => dense_layer_1_U0_ap_return_49,
        ap_return_50 => dense_layer_1_U0_ap_return_50,
        ap_return_51 => dense_layer_1_U0_ap_return_51,
        ap_return_52 => dense_layer_1_U0_ap_return_52,
        ap_return_53 => dense_layer_1_U0_ap_return_53,
        ap_return_54 => dense_layer_1_U0_ap_return_54,
        ap_return_55 => dense_layer_1_U0_ap_return_55,
        ap_return_56 => dense_layer_1_U0_ap_return_56,
        ap_return_57 => dense_layer_1_U0_ap_return_57,
        ap_return_58 => dense_layer_1_U0_ap_return_58,
        ap_return_59 => dense_layer_1_U0_ap_return_59,
        ap_return_60 => dense_layer_1_U0_ap_return_60,
        ap_return_61 => dense_layer_1_U0_ap_return_61,
        ap_return_62 => dense_layer_1_U0_ap_return_62,
        ap_return_63 => dense_layer_1_U0_ap_return_63);

    sign_and_quantize_2_U0 : component bnn_sign_and_quantize_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => sign_and_quantize_2_U0_ap_start,
        ap_done => sign_and_quantize_2_U0_ap_done,
        ap_continue => sign_and_quantize_2_U0_ap_continue,
        ap_idle => sign_and_quantize_2_U0_ap_idle,
        ap_ready => sign_and_quantize_2_U0_ap_ready,
        p_read => layer2_output_dout,
        p_read1 => layer2_output_1_dout,
        p_read2 => layer2_output_2_dout,
        p_read3 => layer2_output_3_dout,
        p_read4 => layer2_output_4_dout,
        p_read5 => layer2_output_5_dout,
        p_read6 => layer2_output_6_dout,
        p_read7 => layer2_output_7_dout,
        p_read8 => layer2_output_8_dout,
        p_read9 => layer2_output_9_dout,
        p_read10 => layer2_output_10_dout,
        p_read11 => layer2_output_11_dout,
        p_read12 => layer2_output_12_dout,
        p_read13 => layer2_output_13_dout,
        p_read14 => layer2_output_14_dout,
        p_read15 => layer2_output_15_dout,
        p_read16 => layer2_output_16_dout,
        p_read17 => layer2_output_17_dout,
        p_read18 => layer2_output_18_dout,
        p_read19 => layer2_output_19_dout,
        p_read20 => layer2_output_20_dout,
        p_read21 => layer2_output_21_dout,
        p_read22 => layer2_output_22_dout,
        p_read23 => layer2_output_23_dout,
        p_read24 => layer2_output_24_dout,
        p_read25 => layer2_output_25_dout,
        p_read26 => layer2_output_26_dout,
        p_read27 => layer2_output_27_dout,
        p_read28 => layer2_output_28_dout,
        p_read29 => layer2_output_29_dout,
        p_read30 => layer2_output_30_dout,
        p_read31 => layer2_output_31_dout,
        p_read32 => layer2_output_32_dout,
        p_read33 => layer2_output_33_dout,
        p_read34 => layer2_output_34_dout,
        p_read35 => layer2_output_35_dout,
        p_read36 => layer2_output_36_dout,
        p_read37 => layer2_output_37_dout,
        p_read38 => layer2_output_38_dout,
        p_read39 => layer2_output_39_dout,
        p_read40 => layer2_output_40_dout,
        p_read41 => layer2_output_41_dout,
        p_read42 => layer2_output_42_dout,
        p_read43 => layer2_output_43_dout,
        p_read44 => layer2_output_44_dout,
        p_read45 => layer2_output_45_dout,
        p_read46 => layer2_output_46_dout,
        p_read47 => layer2_output_47_dout,
        p_read48 => layer2_output_48_dout,
        p_read49 => layer2_output_49_dout,
        p_read50 => layer2_output_50_dout,
        p_read51 => layer2_output_51_dout,
        p_read52 => layer2_output_52_dout,
        p_read53 => layer2_output_53_dout,
        p_read54 => layer2_output_54_dout,
        p_read55 => layer2_output_55_dout,
        p_read56 => layer2_output_56_dout,
        p_read57 => layer2_output_57_dout,
        p_read58 => layer2_output_58_dout,
        p_read59 => layer2_output_59_dout,
        p_read60 => layer2_output_60_dout,
        p_read61 => layer2_output_61_dout,
        p_read62 => layer2_output_62_dout,
        p_read63 => layer2_output_63_dout,
        ap_return_0 => sign_and_quantize_2_U0_ap_return_0,
        ap_return_1 => sign_and_quantize_2_U0_ap_return_1);

    dense_layer_3_U0 : component bnn_dense_layer_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_layer_3_U0_ap_start,
        ap_done => dense_layer_3_U0_ap_done,
        ap_continue => dense_layer_3_U0_ap_continue,
        ap_idle => dense_layer_3_U0_ap_idle,
        ap_ready => dense_layer_3_U0_ap_ready,
        p_read => layer2_quantized_dout,
        p_read1 => layer2_quantized_1_dout,
        ap_return_0 => dense_layer_3_U0_ap_return_0,
        ap_return_1 => dense_layer_3_U0_ap_return_1,
        ap_return_2 => dense_layer_3_U0_ap_return_2,
        ap_return_3 => dense_layer_3_U0_ap_return_3,
        ap_return_4 => dense_layer_3_U0_ap_return_4,
        ap_return_5 => dense_layer_3_U0_ap_return_5,
        ap_return_6 => dense_layer_3_U0_ap_return_6,
        ap_return_7 => dense_layer_3_U0_ap_return_7,
        ap_return_8 => dense_layer_3_U0_ap_return_8,
        ap_return_9 => dense_layer_3_U0_ap_return_9);

    Block_entry_gmem_wr_proc_U0 : component bnn_Block_entry_gmem_wr_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_gmem_wr_proc_U0_ap_start,
        ap_done => Block_entry_gmem_wr_proc_U0_ap_done,
        ap_continue => Block_entry_gmem_wr_proc_U0_ap_continue,
        ap_idle => Block_entry_gmem_wr_proc_U0_ap_idle,
        ap_ready => Block_entry_gmem_wr_proc_U0_ap_ready,
        ys_dout => ys_c_dout,
        ys_empty_n => ys_c_empty_n,
        ys_read => Block_entry_gmem_wr_proc_U0_ys_read,
        ys_num_data_valid => ys_c_num_data_valid,
        ys_fifo_cap => ys_c_fifo_cap,
        m_axi_gmem_0_AWVALID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => gmem_0_WREADY,
        m_axi_gmem_0_WDATA => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => ap_const_logic_0,
        m_axi_gmem_0_ARADDR => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => ap_const_logic_0,
        m_axi_gmem_0_RREADY => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => ap_const_lv32_0,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => ap_const_lv10_0,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => gmem_0_BVALID,
        m_axi_gmem_0_BREADY => Block_entry_gmem_wr_proc_U0_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => gmem_0_BRESP,
        m_axi_gmem_0_BID => gmem_0_BID,
        m_axi_gmem_0_BUSER => gmem_0_BUSER,
        p_read => layer3_output_dout,
        p_read1 => layer3_output_1_dout,
        p_read2 => layer3_output_2_dout,
        p_read3 => layer3_output_3_dout,
        p_read4 => layer3_output_4_dout,
        p_read5 => layer3_output_5_dout,
        p_read6 => layer3_output_6_dout,
        p_read7 => layer3_output_7_dout,
        p_read8 => layer3_output_8_dout,
        p_read9 => layer3_output_9_dout);

    ys_c_U : component bnn_fifo_w64_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_ys_c_din,
        if_full_n => ys_c_full_n,
        if_write => entry_proc_U0_ys_c_write,
        if_dout => ys_c_dout,
        if_empty_n => ys_c_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ys_read,
        if_num_data_valid => ys_c_num_data_valid,
        if_fifo_cap => ys_c_fifo_cap);

    p_loc_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_0,
        if_full_n => p_loc_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc_channel_dout,
        if_empty_n => p_loc_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc_channel_num_data_valid,
        if_fifo_cap => p_loc_channel_fifo_cap);

    p_loc2_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_1,
        if_full_n => p_loc2_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc2_channel_dout,
        if_empty_n => p_loc2_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc2_channel_num_data_valid,
        if_fifo_cap => p_loc2_channel_fifo_cap);

    p_loc3_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_2,
        if_full_n => p_loc3_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc3_channel_dout,
        if_empty_n => p_loc3_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc3_channel_num_data_valid,
        if_fifo_cap => p_loc3_channel_fifo_cap);

    p_loc4_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_3,
        if_full_n => p_loc4_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc4_channel_dout,
        if_empty_n => p_loc4_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc4_channel_num_data_valid,
        if_fifo_cap => p_loc4_channel_fifo_cap);

    p_loc5_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_4,
        if_full_n => p_loc5_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc5_channel_dout,
        if_empty_n => p_loc5_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc5_channel_num_data_valid,
        if_fifo_cap => p_loc5_channel_fifo_cap);

    p_loc6_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_5,
        if_full_n => p_loc6_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc6_channel_dout,
        if_empty_n => p_loc6_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc6_channel_num_data_valid,
        if_fifo_cap => p_loc6_channel_fifo_cap);

    p_loc7_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_6,
        if_full_n => p_loc7_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc7_channel_dout,
        if_empty_n => p_loc7_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc7_channel_num_data_valid,
        if_fifo_cap => p_loc7_channel_fifo_cap);

    p_loc8_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_7,
        if_full_n => p_loc8_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc8_channel_dout,
        if_empty_n => p_loc8_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc8_channel_num_data_valid,
        if_fifo_cap => p_loc8_channel_fifo_cap);

    p_loc9_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_8,
        if_full_n => p_loc9_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc9_channel_dout,
        if_empty_n => p_loc9_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc9_channel_num_data_valid,
        if_fifo_cap => p_loc9_channel_fifo_cap);

    p_loc10_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_9,
        if_full_n => p_loc10_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc10_channel_dout,
        if_empty_n => p_loc10_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc10_channel_num_data_valid,
        if_fifo_cap => p_loc10_channel_fifo_cap);

    p_loc11_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_10,
        if_full_n => p_loc11_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc11_channel_dout,
        if_empty_n => p_loc11_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc11_channel_num_data_valid,
        if_fifo_cap => p_loc11_channel_fifo_cap);

    p_loc12_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_11,
        if_full_n => p_loc12_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc12_channel_dout,
        if_empty_n => p_loc12_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc12_channel_num_data_valid,
        if_fifo_cap => p_loc12_channel_fifo_cap);

    p_loc13_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_12,
        if_full_n => p_loc13_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc13_channel_dout,
        if_empty_n => p_loc13_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc13_channel_num_data_valid,
        if_fifo_cap => p_loc13_channel_fifo_cap);

    p_loc14_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_13,
        if_full_n => p_loc14_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc14_channel_dout,
        if_empty_n => p_loc14_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc14_channel_num_data_valid,
        if_fifo_cap => p_loc14_channel_fifo_cap);

    p_loc15_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_14,
        if_full_n => p_loc15_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc15_channel_dout,
        if_empty_n => p_loc15_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc15_channel_num_data_valid,
        if_fifo_cap => p_loc15_channel_fifo_cap);

    p_loc16_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_15,
        if_full_n => p_loc16_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc16_channel_dout,
        if_empty_n => p_loc16_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc16_channel_num_data_valid,
        if_fifo_cap => p_loc16_channel_fifo_cap);

    p_loc17_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_16,
        if_full_n => p_loc17_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc17_channel_dout,
        if_empty_n => p_loc17_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc17_channel_num_data_valid,
        if_fifo_cap => p_loc17_channel_fifo_cap);

    p_loc18_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_17,
        if_full_n => p_loc18_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc18_channel_dout,
        if_empty_n => p_loc18_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc18_channel_num_data_valid,
        if_fifo_cap => p_loc18_channel_fifo_cap);

    p_loc19_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_18,
        if_full_n => p_loc19_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc19_channel_dout,
        if_empty_n => p_loc19_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc19_channel_num_data_valid,
        if_fifo_cap => p_loc19_channel_fifo_cap);

    p_loc20_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_19,
        if_full_n => p_loc20_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc20_channel_dout,
        if_empty_n => p_loc20_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc20_channel_num_data_valid,
        if_fifo_cap => p_loc20_channel_fifo_cap);

    p_loc21_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_20,
        if_full_n => p_loc21_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc21_channel_dout,
        if_empty_n => p_loc21_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc21_channel_num_data_valid,
        if_fifo_cap => p_loc21_channel_fifo_cap);

    p_loc22_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_21,
        if_full_n => p_loc22_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc22_channel_dout,
        if_empty_n => p_loc22_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc22_channel_num_data_valid,
        if_fifo_cap => p_loc22_channel_fifo_cap);

    p_loc23_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_22,
        if_full_n => p_loc23_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc23_channel_dout,
        if_empty_n => p_loc23_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc23_channel_num_data_valid,
        if_fifo_cap => p_loc23_channel_fifo_cap);

    p_loc24_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_23,
        if_full_n => p_loc24_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc24_channel_dout,
        if_empty_n => p_loc24_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc24_channel_num_data_valid,
        if_fifo_cap => p_loc24_channel_fifo_cap);

    p_loc25_channel_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_gmem_rd_proc_U0_ap_return_24,
        if_full_n => p_loc25_channel_full_n,
        if_write => ap_channel_done_p_loc25_channel,
        if_dout => p_loc25_channel_dout,
        if_empty_n => p_loc25_channel_empty_n,
        if_read => dense_layer_U0_ap_ready,
        if_num_data_valid => p_loc25_channel_num_data_valid,
        if_fifo_cap => p_loc25_channel_fifo_cap);

    layer1_output_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_0,
        if_full_n => layer1_output_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_dout,
        if_empty_n => layer1_output_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_num_data_valid,
        if_fifo_cap => layer1_output_fifo_cap);

    layer1_output_1_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_1,
        if_full_n => layer1_output_1_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_1_dout,
        if_empty_n => layer1_output_1_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_1_num_data_valid,
        if_fifo_cap => layer1_output_1_fifo_cap);

    layer1_output_2_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_2,
        if_full_n => layer1_output_2_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_2_dout,
        if_empty_n => layer1_output_2_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_2_num_data_valid,
        if_fifo_cap => layer1_output_2_fifo_cap);

    layer1_output_3_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_3,
        if_full_n => layer1_output_3_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_3_dout,
        if_empty_n => layer1_output_3_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_3_num_data_valid,
        if_fifo_cap => layer1_output_3_fifo_cap);

    layer1_output_4_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_4,
        if_full_n => layer1_output_4_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_4_dout,
        if_empty_n => layer1_output_4_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_4_num_data_valid,
        if_fifo_cap => layer1_output_4_fifo_cap);

    layer1_output_5_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_5,
        if_full_n => layer1_output_5_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_5_dout,
        if_empty_n => layer1_output_5_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_5_num_data_valid,
        if_fifo_cap => layer1_output_5_fifo_cap);

    layer1_output_6_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_6,
        if_full_n => layer1_output_6_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_6_dout,
        if_empty_n => layer1_output_6_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_6_num_data_valid,
        if_fifo_cap => layer1_output_6_fifo_cap);

    layer1_output_7_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_7,
        if_full_n => layer1_output_7_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_7_dout,
        if_empty_n => layer1_output_7_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_7_num_data_valid,
        if_fifo_cap => layer1_output_7_fifo_cap);

    layer1_output_8_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_8,
        if_full_n => layer1_output_8_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_8_dout,
        if_empty_n => layer1_output_8_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_8_num_data_valid,
        if_fifo_cap => layer1_output_8_fifo_cap);

    layer1_output_9_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_9,
        if_full_n => layer1_output_9_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_9_dout,
        if_empty_n => layer1_output_9_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_9_num_data_valid,
        if_fifo_cap => layer1_output_9_fifo_cap);

    layer1_output_10_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_10,
        if_full_n => layer1_output_10_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_10_dout,
        if_empty_n => layer1_output_10_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_10_num_data_valid,
        if_fifo_cap => layer1_output_10_fifo_cap);

    layer1_output_11_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_11,
        if_full_n => layer1_output_11_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_11_dout,
        if_empty_n => layer1_output_11_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_11_num_data_valid,
        if_fifo_cap => layer1_output_11_fifo_cap);

    layer1_output_12_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_12,
        if_full_n => layer1_output_12_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_12_dout,
        if_empty_n => layer1_output_12_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_12_num_data_valid,
        if_fifo_cap => layer1_output_12_fifo_cap);

    layer1_output_13_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_13,
        if_full_n => layer1_output_13_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_13_dout,
        if_empty_n => layer1_output_13_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_13_num_data_valid,
        if_fifo_cap => layer1_output_13_fifo_cap);

    layer1_output_14_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_14,
        if_full_n => layer1_output_14_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_14_dout,
        if_empty_n => layer1_output_14_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_14_num_data_valid,
        if_fifo_cap => layer1_output_14_fifo_cap);

    layer1_output_15_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_15,
        if_full_n => layer1_output_15_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_15_dout,
        if_empty_n => layer1_output_15_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_15_num_data_valid,
        if_fifo_cap => layer1_output_15_fifo_cap);

    layer1_output_16_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_16,
        if_full_n => layer1_output_16_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_16_dout,
        if_empty_n => layer1_output_16_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_16_num_data_valid,
        if_fifo_cap => layer1_output_16_fifo_cap);

    layer1_output_17_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_17,
        if_full_n => layer1_output_17_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_17_dout,
        if_empty_n => layer1_output_17_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_17_num_data_valid,
        if_fifo_cap => layer1_output_17_fifo_cap);

    layer1_output_18_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_18,
        if_full_n => layer1_output_18_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_18_dout,
        if_empty_n => layer1_output_18_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_18_num_data_valid,
        if_fifo_cap => layer1_output_18_fifo_cap);

    layer1_output_19_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_19,
        if_full_n => layer1_output_19_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_19_dout,
        if_empty_n => layer1_output_19_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_19_num_data_valid,
        if_fifo_cap => layer1_output_19_fifo_cap);

    layer1_output_20_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_20,
        if_full_n => layer1_output_20_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_20_dout,
        if_empty_n => layer1_output_20_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_20_num_data_valid,
        if_fifo_cap => layer1_output_20_fifo_cap);

    layer1_output_21_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_21,
        if_full_n => layer1_output_21_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_21_dout,
        if_empty_n => layer1_output_21_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_21_num_data_valid,
        if_fifo_cap => layer1_output_21_fifo_cap);

    layer1_output_22_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_22,
        if_full_n => layer1_output_22_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_22_dout,
        if_empty_n => layer1_output_22_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_22_num_data_valid,
        if_fifo_cap => layer1_output_22_fifo_cap);

    layer1_output_23_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_23,
        if_full_n => layer1_output_23_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_23_dout,
        if_empty_n => layer1_output_23_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_23_num_data_valid,
        if_fifo_cap => layer1_output_23_fifo_cap);

    layer1_output_24_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_24,
        if_full_n => layer1_output_24_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_24_dout,
        if_empty_n => layer1_output_24_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_24_num_data_valid,
        if_fifo_cap => layer1_output_24_fifo_cap);

    layer1_output_25_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_25,
        if_full_n => layer1_output_25_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_25_dout,
        if_empty_n => layer1_output_25_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_25_num_data_valid,
        if_fifo_cap => layer1_output_25_fifo_cap);

    layer1_output_26_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_26,
        if_full_n => layer1_output_26_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_26_dout,
        if_empty_n => layer1_output_26_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_26_num_data_valid,
        if_fifo_cap => layer1_output_26_fifo_cap);

    layer1_output_27_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_27,
        if_full_n => layer1_output_27_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_27_dout,
        if_empty_n => layer1_output_27_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_27_num_data_valid,
        if_fifo_cap => layer1_output_27_fifo_cap);

    layer1_output_28_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_28,
        if_full_n => layer1_output_28_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_28_dout,
        if_empty_n => layer1_output_28_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_28_num_data_valid,
        if_fifo_cap => layer1_output_28_fifo_cap);

    layer1_output_29_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_29,
        if_full_n => layer1_output_29_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_29_dout,
        if_empty_n => layer1_output_29_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_29_num_data_valid,
        if_fifo_cap => layer1_output_29_fifo_cap);

    layer1_output_30_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_30,
        if_full_n => layer1_output_30_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_30_dout,
        if_empty_n => layer1_output_30_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_30_num_data_valid,
        if_fifo_cap => layer1_output_30_fifo_cap);

    layer1_output_31_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_31,
        if_full_n => layer1_output_31_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_31_dout,
        if_empty_n => layer1_output_31_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_31_num_data_valid,
        if_fifo_cap => layer1_output_31_fifo_cap);

    layer1_output_32_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_32,
        if_full_n => layer1_output_32_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_32_dout,
        if_empty_n => layer1_output_32_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_32_num_data_valid,
        if_fifo_cap => layer1_output_32_fifo_cap);

    layer1_output_33_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_33,
        if_full_n => layer1_output_33_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_33_dout,
        if_empty_n => layer1_output_33_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_33_num_data_valid,
        if_fifo_cap => layer1_output_33_fifo_cap);

    layer1_output_34_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_34,
        if_full_n => layer1_output_34_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_34_dout,
        if_empty_n => layer1_output_34_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_34_num_data_valid,
        if_fifo_cap => layer1_output_34_fifo_cap);

    layer1_output_35_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_35,
        if_full_n => layer1_output_35_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_35_dout,
        if_empty_n => layer1_output_35_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_35_num_data_valid,
        if_fifo_cap => layer1_output_35_fifo_cap);

    layer1_output_36_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_36,
        if_full_n => layer1_output_36_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_36_dout,
        if_empty_n => layer1_output_36_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_36_num_data_valid,
        if_fifo_cap => layer1_output_36_fifo_cap);

    layer1_output_37_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_37,
        if_full_n => layer1_output_37_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_37_dout,
        if_empty_n => layer1_output_37_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_37_num_data_valid,
        if_fifo_cap => layer1_output_37_fifo_cap);

    layer1_output_38_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_38,
        if_full_n => layer1_output_38_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_38_dout,
        if_empty_n => layer1_output_38_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_38_num_data_valid,
        if_fifo_cap => layer1_output_38_fifo_cap);

    layer1_output_39_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_39,
        if_full_n => layer1_output_39_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_39_dout,
        if_empty_n => layer1_output_39_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_39_num_data_valid,
        if_fifo_cap => layer1_output_39_fifo_cap);

    layer1_output_40_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_40,
        if_full_n => layer1_output_40_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_40_dout,
        if_empty_n => layer1_output_40_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_40_num_data_valid,
        if_fifo_cap => layer1_output_40_fifo_cap);

    layer1_output_41_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_41,
        if_full_n => layer1_output_41_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_41_dout,
        if_empty_n => layer1_output_41_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_41_num_data_valid,
        if_fifo_cap => layer1_output_41_fifo_cap);

    layer1_output_42_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_42,
        if_full_n => layer1_output_42_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_42_dout,
        if_empty_n => layer1_output_42_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_42_num_data_valid,
        if_fifo_cap => layer1_output_42_fifo_cap);

    layer1_output_43_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_43,
        if_full_n => layer1_output_43_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_43_dout,
        if_empty_n => layer1_output_43_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_43_num_data_valid,
        if_fifo_cap => layer1_output_43_fifo_cap);

    layer1_output_44_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_44,
        if_full_n => layer1_output_44_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_44_dout,
        if_empty_n => layer1_output_44_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_44_num_data_valid,
        if_fifo_cap => layer1_output_44_fifo_cap);

    layer1_output_45_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_45,
        if_full_n => layer1_output_45_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_45_dout,
        if_empty_n => layer1_output_45_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_45_num_data_valid,
        if_fifo_cap => layer1_output_45_fifo_cap);

    layer1_output_46_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_46,
        if_full_n => layer1_output_46_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_46_dout,
        if_empty_n => layer1_output_46_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_46_num_data_valid,
        if_fifo_cap => layer1_output_46_fifo_cap);

    layer1_output_47_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_47,
        if_full_n => layer1_output_47_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_47_dout,
        if_empty_n => layer1_output_47_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_47_num_data_valid,
        if_fifo_cap => layer1_output_47_fifo_cap);

    layer1_output_48_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_48,
        if_full_n => layer1_output_48_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_48_dout,
        if_empty_n => layer1_output_48_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_48_num_data_valid,
        if_fifo_cap => layer1_output_48_fifo_cap);

    layer1_output_49_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_49,
        if_full_n => layer1_output_49_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_49_dout,
        if_empty_n => layer1_output_49_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_49_num_data_valid,
        if_fifo_cap => layer1_output_49_fifo_cap);

    layer1_output_50_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_50,
        if_full_n => layer1_output_50_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_50_dout,
        if_empty_n => layer1_output_50_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_50_num_data_valid,
        if_fifo_cap => layer1_output_50_fifo_cap);

    layer1_output_51_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_51,
        if_full_n => layer1_output_51_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_51_dout,
        if_empty_n => layer1_output_51_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_51_num_data_valid,
        if_fifo_cap => layer1_output_51_fifo_cap);

    layer1_output_52_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_52,
        if_full_n => layer1_output_52_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_52_dout,
        if_empty_n => layer1_output_52_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_52_num_data_valid,
        if_fifo_cap => layer1_output_52_fifo_cap);

    layer1_output_53_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_53,
        if_full_n => layer1_output_53_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_53_dout,
        if_empty_n => layer1_output_53_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_53_num_data_valid,
        if_fifo_cap => layer1_output_53_fifo_cap);

    layer1_output_54_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_54,
        if_full_n => layer1_output_54_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_54_dout,
        if_empty_n => layer1_output_54_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_54_num_data_valid,
        if_fifo_cap => layer1_output_54_fifo_cap);

    layer1_output_55_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_55,
        if_full_n => layer1_output_55_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_55_dout,
        if_empty_n => layer1_output_55_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_55_num_data_valid,
        if_fifo_cap => layer1_output_55_fifo_cap);

    layer1_output_56_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_56,
        if_full_n => layer1_output_56_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_56_dout,
        if_empty_n => layer1_output_56_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_56_num_data_valid,
        if_fifo_cap => layer1_output_56_fifo_cap);

    layer1_output_57_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_57,
        if_full_n => layer1_output_57_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_57_dout,
        if_empty_n => layer1_output_57_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_57_num_data_valid,
        if_fifo_cap => layer1_output_57_fifo_cap);

    layer1_output_58_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_58,
        if_full_n => layer1_output_58_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_58_dout,
        if_empty_n => layer1_output_58_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_58_num_data_valid,
        if_fifo_cap => layer1_output_58_fifo_cap);

    layer1_output_59_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_59,
        if_full_n => layer1_output_59_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_59_dout,
        if_empty_n => layer1_output_59_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_59_num_data_valid,
        if_fifo_cap => layer1_output_59_fifo_cap);

    layer1_output_60_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_60,
        if_full_n => layer1_output_60_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_60_dout,
        if_empty_n => layer1_output_60_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_60_num_data_valid,
        if_fifo_cap => layer1_output_60_fifo_cap);

    layer1_output_61_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_61,
        if_full_n => layer1_output_61_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_61_dout,
        if_empty_n => layer1_output_61_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_61_num_data_valid,
        if_fifo_cap => layer1_output_61_fifo_cap);

    layer1_output_62_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_62,
        if_full_n => layer1_output_62_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_62_dout,
        if_empty_n => layer1_output_62_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_62_num_data_valid,
        if_fifo_cap => layer1_output_62_fifo_cap);

    layer1_output_63_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_63,
        if_full_n => layer1_output_63_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_63_dout,
        if_empty_n => layer1_output_63_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_63_num_data_valid,
        if_fifo_cap => layer1_output_63_fifo_cap);

    layer1_output_64_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_64,
        if_full_n => layer1_output_64_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_64_dout,
        if_empty_n => layer1_output_64_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_64_num_data_valid,
        if_fifo_cap => layer1_output_64_fifo_cap);

    layer1_output_65_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_65,
        if_full_n => layer1_output_65_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_65_dout,
        if_empty_n => layer1_output_65_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_65_num_data_valid,
        if_fifo_cap => layer1_output_65_fifo_cap);

    layer1_output_66_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_66,
        if_full_n => layer1_output_66_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_66_dout,
        if_empty_n => layer1_output_66_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_66_num_data_valid,
        if_fifo_cap => layer1_output_66_fifo_cap);

    layer1_output_67_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_67,
        if_full_n => layer1_output_67_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_67_dout,
        if_empty_n => layer1_output_67_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_67_num_data_valid,
        if_fifo_cap => layer1_output_67_fifo_cap);

    layer1_output_68_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_68,
        if_full_n => layer1_output_68_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_68_dout,
        if_empty_n => layer1_output_68_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_68_num_data_valid,
        if_fifo_cap => layer1_output_68_fifo_cap);

    layer1_output_69_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_69,
        if_full_n => layer1_output_69_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_69_dout,
        if_empty_n => layer1_output_69_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_69_num_data_valid,
        if_fifo_cap => layer1_output_69_fifo_cap);

    layer1_output_70_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_70,
        if_full_n => layer1_output_70_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_70_dout,
        if_empty_n => layer1_output_70_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_70_num_data_valid,
        if_fifo_cap => layer1_output_70_fifo_cap);

    layer1_output_71_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_71,
        if_full_n => layer1_output_71_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_71_dout,
        if_empty_n => layer1_output_71_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_71_num_data_valid,
        if_fifo_cap => layer1_output_71_fifo_cap);

    layer1_output_72_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_72,
        if_full_n => layer1_output_72_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_72_dout,
        if_empty_n => layer1_output_72_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_72_num_data_valid,
        if_fifo_cap => layer1_output_72_fifo_cap);

    layer1_output_73_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_73,
        if_full_n => layer1_output_73_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_73_dout,
        if_empty_n => layer1_output_73_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_73_num_data_valid,
        if_fifo_cap => layer1_output_73_fifo_cap);

    layer1_output_74_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_74,
        if_full_n => layer1_output_74_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_74_dout,
        if_empty_n => layer1_output_74_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_74_num_data_valid,
        if_fifo_cap => layer1_output_74_fifo_cap);

    layer1_output_75_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_75,
        if_full_n => layer1_output_75_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_75_dout,
        if_empty_n => layer1_output_75_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_75_num_data_valid,
        if_fifo_cap => layer1_output_75_fifo_cap);

    layer1_output_76_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_76,
        if_full_n => layer1_output_76_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_76_dout,
        if_empty_n => layer1_output_76_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_76_num_data_valid,
        if_fifo_cap => layer1_output_76_fifo_cap);

    layer1_output_77_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_77,
        if_full_n => layer1_output_77_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_77_dout,
        if_empty_n => layer1_output_77_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_77_num_data_valid,
        if_fifo_cap => layer1_output_77_fifo_cap);

    layer1_output_78_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_78,
        if_full_n => layer1_output_78_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_78_dout,
        if_empty_n => layer1_output_78_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_78_num_data_valid,
        if_fifo_cap => layer1_output_78_fifo_cap);

    layer1_output_79_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_79,
        if_full_n => layer1_output_79_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_79_dout,
        if_empty_n => layer1_output_79_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_79_num_data_valid,
        if_fifo_cap => layer1_output_79_fifo_cap);

    layer1_output_80_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_80,
        if_full_n => layer1_output_80_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_80_dout,
        if_empty_n => layer1_output_80_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_80_num_data_valid,
        if_fifo_cap => layer1_output_80_fifo_cap);

    layer1_output_81_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_81,
        if_full_n => layer1_output_81_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_81_dout,
        if_empty_n => layer1_output_81_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_81_num_data_valid,
        if_fifo_cap => layer1_output_81_fifo_cap);

    layer1_output_82_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_82,
        if_full_n => layer1_output_82_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_82_dout,
        if_empty_n => layer1_output_82_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_82_num_data_valid,
        if_fifo_cap => layer1_output_82_fifo_cap);

    layer1_output_83_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_83,
        if_full_n => layer1_output_83_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_83_dout,
        if_empty_n => layer1_output_83_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_83_num_data_valid,
        if_fifo_cap => layer1_output_83_fifo_cap);

    layer1_output_84_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_84,
        if_full_n => layer1_output_84_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_84_dout,
        if_empty_n => layer1_output_84_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_84_num_data_valid,
        if_fifo_cap => layer1_output_84_fifo_cap);

    layer1_output_85_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_85,
        if_full_n => layer1_output_85_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_85_dout,
        if_empty_n => layer1_output_85_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_85_num_data_valid,
        if_fifo_cap => layer1_output_85_fifo_cap);

    layer1_output_86_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_86,
        if_full_n => layer1_output_86_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_86_dout,
        if_empty_n => layer1_output_86_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_86_num_data_valid,
        if_fifo_cap => layer1_output_86_fifo_cap);

    layer1_output_87_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_87,
        if_full_n => layer1_output_87_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_87_dout,
        if_empty_n => layer1_output_87_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_87_num_data_valid,
        if_fifo_cap => layer1_output_87_fifo_cap);

    layer1_output_88_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_88,
        if_full_n => layer1_output_88_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_88_dout,
        if_empty_n => layer1_output_88_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_88_num_data_valid,
        if_fifo_cap => layer1_output_88_fifo_cap);

    layer1_output_89_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_89,
        if_full_n => layer1_output_89_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_89_dout,
        if_empty_n => layer1_output_89_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_89_num_data_valid,
        if_fifo_cap => layer1_output_89_fifo_cap);

    layer1_output_90_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_90,
        if_full_n => layer1_output_90_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_90_dout,
        if_empty_n => layer1_output_90_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_90_num_data_valid,
        if_fifo_cap => layer1_output_90_fifo_cap);

    layer1_output_91_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_91,
        if_full_n => layer1_output_91_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_91_dout,
        if_empty_n => layer1_output_91_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_91_num_data_valid,
        if_fifo_cap => layer1_output_91_fifo_cap);

    layer1_output_92_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_92,
        if_full_n => layer1_output_92_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_92_dout,
        if_empty_n => layer1_output_92_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_92_num_data_valid,
        if_fifo_cap => layer1_output_92_fifo_cap);

    layer1_output_93_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_93,
        if_full_n => layer1_output_93_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_93_dout,
        if_empty_n => layer1_output_93_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_93_num_data_valid,
        if_fifo_cap => layer1_output_93_fifo_cap);

    layer1_output_94_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_94,
        if_full_n => layer1_output_94_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_94_dout,
        if_empty_n => layer1_output_94_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_94_num_data_valid,
        if_fifo_cap => layer1_output_94_fifo_cap);

    layer1_output_95_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_95,
        if_full_n => layer1_output_95_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_95_dout,
        if_empty_n => layer1_output_95_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_95_num_data_valid,
        if_fifo_cap => layer1_output_95_fifo_cap);

    layer1_output_96_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_96,
        if_full_n => layer1_output_96_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_96_dout,
        if_empty_n => layer1_output_96_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_96_num_data_valid,
        if_fifo_cap => layer1_output_96_fifo_cap);

    layer1_output_97_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_97,
        if_full_n => layer1_output_97_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_97_dout,
        if_empty_n => layer1_output_97_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_97_num_data_valid,
        if_fifo_cap => layer1_output_97_fifo_cap);

    layer1_output_98_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_98,
        if_full_n => layer1_output_98_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_98_dout,
        if_empty_n => layer1_output_98_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_98_num_data_valid,
        if_fifo_cap => layer1_output_98_fifo_cap);

    layer1_output_99_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_99,
        if_full_n => layer1_output_99_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_99_dout,
        if_empty_n => layer1_output_99_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_99_num_data_valid,
        if_fifo_cap => layer1_output_99_fifo_cap);

    layer1_output_100_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_100,
        if_full_n => layer1_output_100_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_100_dout,
        if_empty_n => layer1_output_100_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_100_num_data_valid,
        if_fifo_cap => layer1_output_100_fifo_cap);

    layer1_output_101_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_101,
        if_full_n => layer1_output_101_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_101_dout,
        if_empty_n => layer1_output_101_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_101_num_data_valid,
        if_fifo_cap => layer1_output_101_fifo_cap);

    layer1_output_102_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_102,
        if_full_n => layer1_output_102_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_102_dout,
        if_empty_n => layer1_output_102_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_102_num_data_valid,
        if_fifo_cap => layer1_output_102_fifo_cap);

    layer1_output_103_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_103,
        if_full_n => layer1_output_103_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_103_dout,
        if_empty_n => layer1_output_103_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_103_num_data_valid,
        if_fifo_cap => layer1_output_103_fifo_cap);

    layer1_output_104_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_104,
        if_full_n => layer1_output_104_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_104_dout,
        if_empty_n => layer1_output_104_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_104_num_data_valid,
        if_fifo_cap => layer1_output_104_fifo_cap);

    layer1_output_105_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_105,
        if_full_n => layer1_output_105_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_105_dout,
        if_empty_n => layer1_output_105_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_105_num_data_valid,
        if_fifo_cap => layer1_output_105_fifo_cap);

    layer1_output_106_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_106,
        if_full_n => layer1_output_106_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_106_dout,
        if_empty_n => layer1_output_106_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_106_num_data_valid,
        if_fifo_cap => layer1_output_106_fifo_cap);

    layer1_output_107_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_107,
        if_full_n => layer1_output_107_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_107_dout,
        if_empty_n => layer1_output_107_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_107_num_data_valid,
        if_fifo_cap => layer1_output_107_fifo_cap);

    layer1_output_108_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_108,
        if_full_n => layer1_output_108_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_108_dout,
        if_empty_n => layer1_output_108_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_108_num_data_valid,
        if_fifo_cap => layer1_output_108_fifo_cap);

    layer1_output_109_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_109,
        if_full_n => layer1_output_109_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_109_dout,
        if_empty_n => layer1_output_109_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_109_num_data_valid,
        if_fifo_cap => layer1_output_109_fifo_cap);

    layer1_output_110_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_110,
        if_full_n => layer1_output_110_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_110_dout,
        if_empty_n => layer1_output_110_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_110_num_data_valid,
        if_fifo_cap => layer1_output_110_fifo_cap);

    layer1_output_111_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_111,
        if_full_n => layer1_output_111_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_111_dout,
        if_empty_n => layer1_output_111_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_111_num_data_valid,
        if_fifo_cap => layer1_output_111_fifo_cap);

    layer1_output_112_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_112,
        if_full_n => layer1_output_112_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_112_dout,
        if_empty_n => layer1_output_112_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_112_num_data_valid,
        if_fifo_cap => layer1_output_112_fifo_cap);

    layer1_output_113_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_113,
        if_full_n => layer1_output_113_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_113_dout,
        if_empty_n => layer1_output_113_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_113_num_data_valid,
        if_fifo_cap => layer1_output_113_fifo_cap);

    layer1_output_114_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_114,
        if_full_n => layer1_output_114_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_114_dout,
        if_empty_n => layer1_output_114_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_114_num_data_valid,
        if_fifo_cap => layer1_output_114_fifo_cap);

    layer1_output_115_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_115,
        if_full_n => layer1_output_115_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_115_dout,
        if_empty_n => layer1_output_115_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_115_num_data_valid,
        if_fifo_cap => layer1_output_115_fifo_cap);

    layer1_output_116_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_116,
        if_full_n => layer1_output_116_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_116_dout,
        if_empty_n => layer1_output_116_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_116_num_data_valid,
        if_fifo_cap => layer1_output_116_fifo_cap);

    layer1_output_117_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_117,
        if_full_n => layer1_output_117_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_117_dout,
        if_empty_n => layer1_output_117_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_117_num_data_valid,
        if_fifo_cap => layer1_output_117_fifo_cap);

    layer1_output_118_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_118,
        if_full_n => layer1_output_118_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_118_dout,
        if_empty_n => layer1_output_118_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_118_num_data_valid,
        if_fifo_cap => layer1_output_118_fifo_cap);

    layer1_output_119_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_119,
        if_full_n => layer1_output_119_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_119_dout,
        if_empty_n => layer1_output_119_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_119_num_data_valid,
        if_fifo_cap => layer1_output_119_fifo_cap);

    layer1_output_120_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_120,
        if_full_n => layer1_output_120_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_120_dout,
        if_empty_n => layer1_output_120_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_120_num_data_valid,
        if_fifo_cap => layer1_output_120_fifo_cap);

    layer1_output_121_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_121,
        if_full_n => layer1_output_121_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_121_dout,
        if_empty_n => layer1_output_121_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_121_num_data_valid,
        if_fifo_cap => layer1_output_121_fifo_cap);

    layer1_output_122_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_122,
        if_full_n => layer1_output_122_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_122_dout,
        if_empty_n => layer1_output_122_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_122_num_data_valid,
        if_fifo_cap => layer1_output_122_fifo_cap);

    layer1_output_123_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_123,
        if_full_n => layer1_output_123_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_123_dout,
        if_empty_n => layer1_output_123_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_123_num_data_valid,
        if_fifo_cap => layer1_output_123_fifo_cap);

    layer1_output_124_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_124,
        if_full_n => layer1_output_124_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_124_dout,
        if_empty_n => layer1_output_124_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_124_num_data_valid,
        if_fifo_cap => layer1_output_124_fifo_cap);

    layer1_output_125_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_125,
        if_full_n => layer1_output_125_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_125_dout,
        if_empty_n => layer1_output_125_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_125_num_data_valid,
        if_fifo_cap => layer1_output_125_fifo_cap);

    layer1_output_126_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_126,
        if_full_n => layer1_output_126_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_126_dout,
        if_empty_n => layer1_output_126_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_126_num_data_valid,
        if_fifo_cap => layer1_output_126_fifo_cap);

    layer1_output_127_U : component bnn_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_U0_ap_return_127,
        if_full_n => layer1_output_127_full_n,
        if_write => ap_channel_done_layer1_output_127,
        if_dout => layer1_output_127_dout,
        if_empty_n => layer1_output_127_empty_n,
        if_read => sign_and_quantize_U0_ap_ready,
        if_num_data_valid => layer1_output_127_num_data_valid,
        if_fifo_cap => layer1_output_127_fifo_cap);

    layer1_quantized_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sign_and_quantize_U0_ap_return_0,
        if_full_n => layer1_quantized_full_n,
        if_write => ap_channel_done_layer1_quantized_3,
        if_dout => layer1_quantized_dout,
        if_empty_n => layer1_quantized_empty_n,
        if_read => dense_layer_1_U0_ap_ready,
        if_num_data_valid => layer1_quantized_num_data_valid,
        if_fifo_cap => layer1_quantized_fifo_cap);

    layer1_quantized_1_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sign_and_quantize_U0_ap_return_1,
        if_full_n => layer1_quantized_1_full_n,
        if_write => ap_channel_done_layer1_quantized_3,
        if_dout => layer1_quantized_1_dout,
        if_empty_n => layer1_quantized_1_empty_n,
        if_read => dense_layer_1_U0_ap_ready,
        if_num_data_valid => layer1_quantized_1_num_data_valid,
        if_fifo_cap => layer1_quantized_1_fifo_cap);

    layer1_quantized_2_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sign_and_quantize_U0_ap_return_2,
        if_full_n => layer1_quantized_2_full_n,
        if_write => ap_channel_done_layer1_quantized_3,
        if_dout => layer1_quantized_2_dout,
        if_empty_n => layer1_quantized_2_empty_n,
        if_read => dense_layer_1_U0_ap_ready,
        if_num_data_valid => layer1_quantized_2_num_data_valid,
        if_fifo_cap => layer1_quantized_2_fifo_cap);

    layer1_quantized_3_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sign_and_quantize_U0_ap_return_3,
        if_full_n => layer1_quantized_3_full_n,
        if_write => ap_channel_done_layer1_quantized_3,
        if_dout => layer1_quantized_3_dout,
        if_empty_n => layer1_quantized_3_empty_n,
        if_read => dense_layer_1_U0_ap_ready,
        if_num_data_valid => layer1_quantized_3_num_data_valid,
        if_fifo_cap => layer1_quantized_3_fifo_cap);

    layer2_output_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_0,
        if_full_n => layer2_output_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_dout,
        if_empty_n => layer2_output_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_num_data_valid,
        if_fifo_cap => layer2_output_fifo_cap);

    layer2_output_1_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_1,
        if_full_n => layer2_output_1_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_1_dout,
        if_empty_n => layer2_output_1_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_1_num_data_valid,
        if_fifo_cap => layer2_output_1_fifo_cap);

    layer2_output_2_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_2,
        if_full_n => layer2_output_2_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_2_dout,
        if_empty_n => layer2_output_2_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_2_num_data_valid,
        if_fifo_cap => layer2_output_2_fifo_cap);

    layer2_output_3_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_3,
        if_full_n => layer2_output_3_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_3_dout,
        if_empty_n => layer2_output_3_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_3_num_data_valid,
        if_fifo_cap => layer2_output_3_fifo_cap);

    layer2_output_4_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_4,
        if_full_n => layer2_output_4_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_4_dout,
        if_empty_n => layer2_output_4_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_4_num_data_valid,
        if_fifo_cap => layer2_output_4_fifo_cap);

    layer2_output_5_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_5,
        if_full_n => layer2_output_5_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_5_dout,
        if_empty_n => layer2_output_5_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_5_num_data_valid,
        if_fifo_cap => layer2_output_5_fifo_cap);

    layer2_output_6_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_6,
        if_full_n => layer2_output_6_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_6_dout,
        if_empty_n => layer2_output_6_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_6_num_data_valid,
        if_fifo_cap => layer2_output_6_fifo_cap);

    layer2_output_7_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_7,
        if_full_n => layer2_output_7_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_7_dout,
        if_empty_n => layer2_output_7_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_7_num_data_valid,
        if_fifo_cap => layer2_output_7_fifo_cap);

    layer2_output_8_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_8,
        if_full_n => layer2_output_8_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_8_dout,
        if_empty_n => layer2_output_8_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_8_num_data_valid,
        if_fifo_cap => layer2_output_8_fifo_cap);

    layer2_output_9_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_9,
        if_full_n => layer2_output_9_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_9_dout,
        if_empty_n => layer2_output_9_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_9_num_data_valid,
        if_fifo_cap => layer2_output_9_fifo_cap);

    layer2_output_10_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_10,
        if_full_n => layer2_output_10_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_10_dout,
        if_empty_n => layer2_output_10_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_10_num_data_valid,
        if_fifo_cap => layer2_output_10_fifo_cap);

    layer2_output_11_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_11,
        if_full_n => layer2_output_11_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_11_dout,
        if_empty_n => layer2_output_11_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_11_num_data_valid,
        if_fifo_cap => layer2_output_11_fifo_cap);

    layer2_output_12_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_12,
        if_full_n => layer2_output_12_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_12_dout,
        if_empty_n => layer2_output_12_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_12_num_data_valid,
        if_fifo_cap => layer2_output_12_fifo_cap);

    layer2_output_13_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_13,
        if_full_n => layer2_output_13_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_13_dout,
        if_empty_n => layer2_output_13_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_13_num_data_valid,
        if_fifo_cap => layer2_output_13_fifo_cap);

    layer2_output_14_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_14,
        if_full_n => layer2_output_14_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_14_dout,
        if_empty_n => layer2_output_14_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_14_num_data_valid,
        if_fifo_cap => layer2_output_14_fifo_cap);

    layer2_output_15_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_15,
        if_full_n => layer2_output_15_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_15_dout,
        if_empty_n => layer2_output_15_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_15_num_data_valid,
        if_fifo_cap => layer2_output_15_fifo_cap);

    layer2_output_16_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_16,
        if_full_n => layer2_output_16_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_16_dout,
        if_empty_n => layer2_output_16_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_16_num_data_valid,
        if_fifo_cap => layer2_output_16_fifo_cap);

    layer2_output_17_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_17,
        if_full_n => layer2_output_17_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_17_dout,
        if_empty_n => layer2_output_17_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_17_num_data_valid,
        if_fifo_cap => layer2_output_17_fifo_cap);

    layer2_output_18_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_18,
        if_full_n => layer2_output_18_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_18_dout,
        if_empty_n => layer2_output_18_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_18_num_data_valid,
        if_fifo_cap => layer2_output_18_fifo_cap);

    layer2_output_19_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_19,
        if_full_n => layer2_output_19_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_19_dout,
        if_empty_n => layer2_output_19_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_19_num_data_valid,
        if_fifo_cap => layer2_output_19_fifo_cap);

    layer2_output_20_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_20,
        if_full_n => layer2_output_20_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_20_dout,
        if_empty_n => layer2_output_20_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_20_num_data_valid,
        if_fifo_cap => layer2_output_20_fifo_cap);

    layer2_output_21_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_21,
        if_full_n => layer2_output_21_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_21_dout,
        if_empty_n => layer2_output_21_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_21_num_data_valid,
        if_fifo_cap => layer2_output_21_fifo_cap);

    layer2_output_22_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_22,
        if_full_n => layer2_output_22_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_22_dout,
        if_empty_n => layer2_output_22_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_22_num_data_valid,
        if_fifo_cap => layer2_output_22_fifo_cap);

    layer2_output_23_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_23,
        if_full_n => layer2_output_23_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_23_dout,
        if_empty_n => layer2_output_23_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_23_num_data_valid,
        if_fifo_cap => layer2_output_23_fifo_cap);

    layer2_output_24_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_24,
        if_full_n => layer2_output_24_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_24_dout,
        if_empty_n => layer2_output_24_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_24_num_data_valid,
        if_fifo_cap => layer2_output_24_fifo_cap);

    layer2_output_25_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_25,
        if_full_n => layer2_output_25_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_25_dout,
        if_empty_n => layer2_output_25_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_25_num_data_valid,
        if_fifo_cap => layer2_output_25_fifo_cap);

    layer2_output_26_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_26,
        if_full_n => layer2_output_26_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_26_dout,
        if_empty_n => layer2_output_26_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_26_num_data_valid,
        if_fifo_cap => layer2_output_26_fifo_cap);

    layer2_output_27_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_27,
        if_full_n => layer2_output_27_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_27_dout,
        if_empty_n => layer2_output_27_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_27_num_data_valid,
        if_fifo_cap => layer2_output_27_fifo_cap);

    layer2_output_28_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_28,
        if_full_n => layer2_output_28_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_28_dout,
        if_empty_n => layer2_output_28_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_28_num_data_valid,
        if_fifo_cap => layer2_output_28_fifo_cap);

    layer2_output_29_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_29,
        if_full_n => layer2_output_29_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_29_dout,
        if_empty_n => layer2_output_29_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_29_num_data_valid,
        if_fifo_cap => layer2_output_29_fifo_cap);

    layer2_output_30_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_30,
        if_full_n => layer2_output_30_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_30_dout,
        if_empty_n => layer2_output_30_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_30_num_data_valid,
        if_fifo_cap => layer2_output_30_fifo_cap);

    layer2_output_31_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_31,
        if_full_n => layer2_output_31_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_31_dout,
        if_empty_n => layer2_output_31_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_31_num_data_valid,
        if_fifo_cap => layer2_output_31_fifo_cap);

    layer2_output_32_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_32,
        if_full_n => layer2_output_32_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_32_dout,
        if_empty_n => layer2_output_32_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_32_num_data_valid,
        if_fifo_cap => layer2_output_32_fifo_cap);

    layer2_output_33_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_33,
        if_full_n => layer2_output_33_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_33_dout,
        if_empty_n => layer2_output_33_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_33_num_data_valid,
        if_fifo_cap => layer2_output_33_fifo_cap);

    layer2_output_34_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_34,
        if_full_n => layer2_output_34_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_34_dout,
        if_empty_n => layer2_output_34_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_34_num_data_valid,
        if_fifo_cap => layer2_output_34_fifo_cap);

    layer2_output_35_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_35,
        if_full_n => layer2_output_35_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_35_dout,
        if_empty_n => layer2_output_35_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_35_num_data_valid,
        if_fifo_cap => layer2_output_35_fifo_cap);

    layer2_output_36_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_36,
        if_full_n => layer2_output_36_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_36_dout,
        if_empty_n => layer2_output_36_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_36_num_data_valid,
        if_fifo_cap => layer2_output_36_fifo_cap);

    layer2_output_37_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_37,
        if_full_n => layer2_output_37_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_37_dout,
        if_empty_n => layer2_output_37_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_37_num_data_valid,
        if_fifo_cap => layer2_output_37_fifo_cap);

    layer2_output_38_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_38,
        if_full_n => layer2_output_38_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_38_dout,
        if_empty_n => layer2_output_38_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_38_num_data_valid,
        if_fifo_cap => layer2_output_38_fifo_cap);

    layer2_output_39_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_39,
        if_full_n => layer2_output_39_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_39_dout,
        if_empty_n => layer2_output_39_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_39_num_data_valid,
        if_fifo_cap => layer2_output_39_fifo_cap);

    layer2_output_40_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_40,
        if_full_n => layer2_output_40_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_40_dout,
        if_empty_n => layer2_output_40_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_40_num_data_valid,
        if_fifo_cap => layer2_output_40_fifo_cap);

    layer2_output_41_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_41,
        if_full_n => layer2_output_41_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_41_dout,
        if_empty_n => layer2_output_41_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_41_num_data_valid,
        if_fifo_cap => layer2_output_41_fifo_cap);

    layer2_output_42_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_42,
        if_full_n => layer2_output_42_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_42_dout,
        if_empty_n => layer2_output_42_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_42_num_data_valid,
        if_fifo_cap => layer2_output_42_fifo_cap);

    layer2_output_43_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_43,
        if_full_n => layer2_output_43_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_43_dout,
        if_empty_n => layer2_output_43_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_43_num_data_valid,
        if_fifo_cap => layer2_output_43_fifo_cap);

    layer2_output_44_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_44,
        if_full_n => layer2_output_44_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_44_dout,
        if_empty_n => layer2_output_44_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_44_num_data_valid,
        if_fifo_cap => layer2_output_44_fifo_cap);

    layer2_output_45_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_45,
        if_full_n => layer2_output_45_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_45_dout,
        if_empty_n => layer2_output_45_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_45_num_data_valid,
        if_fifo_cap => layer2_output_45_fifo_cap);

    layer2_output_46_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_46,
        if_full_n => layer2_output_46_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_46_dout,
        if_empty_n => layer2_output_46_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_46_num_data_valid,
        if_fifo_cap => layer2_output_46_fifo_cap);

    layer2_output_47_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_47,
        if_full_n => layer2_output_47_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_47_dout,
        if_empty_n => layer2_output_47_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_47_num_data_valid,
        if_fifo_cap => layer2_output_47_fifo_cap);

    layer2_output_48_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_48,
        if_full_n => layer2_output_48_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_48_dout,
        if_empty_n => layer2_output_48_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_48_num_data_valid,
        if_fifo_cap => layer2_output_48_fifo_cap);

    layer2_output_49_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_49,
        if_full_n => layer2_output_49_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_49_dout,
        if_empty_n => layer2_output_49_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_49_num_data_valid,
        if_fifo_cap => layer2_output_49_fifo_cap);

    layer2_output_50_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_50,
        if_full_n => layer2_output_50_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_50_dout,
        if_empty_n => layer2_output_50_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_50_num_data_valid,
        if_fifo_cap => layer2_output_50_fifo_cap);

    layer2_output_51_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_51,
        if_full_n => layer2_output_51_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_51_dout,
        if_empty_n => layer2_output_51_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_51_num_data_valid,
        if_fifo_cap => layer2_output_51_fifo_cap);

    layer2_output_52_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_52,
        if_full_n => layer2_output_52_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_52_dout,
        if_empty_n => layer2_output_52_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_52_num_data_valid,
        if_fifo_cap => layer2_output_52_fifo_cap);

    layer2_output_53_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_53,
        if_full_n => layer2_output_53_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_53_dout,
        if_empty_n => layer2_output_53_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_53_num_data_valid,
        if_fifo_cap => layer2_output_53_fifo_cap);

    layer2_output_54_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_54,
        if_full_n => layer2_output_54_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_54_dout,
        if_empty_n => layer2_output_54_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_54_num_data_valid,
        if_fifo_cap => layer2_output_54_fifo_cap);

    layer2_output_55_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_55,
        if_full_n => layer2_output_55_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_55_dout,
        if_empty_n => layer2_output_55_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_55_num_data_valid,
        if_fifo_cap => layer2_output_55_fifo_cap);

    layer2_output_56_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_56,
        if_full_n => layer2_output_56_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_56_dout,
        if_empty_n => layer2_output_56_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_56_num_data_valid,
        if_fifo_cap => layer2_output_56_fifo_cap);

    layer2_output_57_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_57,
        if_full_n => layer2_output_57_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_57_dout,
        if_empty_n => layer2_output_57_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_57_num_data_valid,
        if_fifo_cap => layer2_output_57_fifo_cap);

    layer2_output_58_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_58,
        if_full_n => layer2_output_58_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_58_dout,
        if_empty_n => layer2_output_58_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_58_num_data_valid,
        if_fifo_cap => layer2_output_58_fifo_cap);

    layer2_output_59_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_59,
        if_full_n => layer2_output_59_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_59_dout,
        if_empty_n => layer2_output_59_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_59_num_data_valid,
        if_fifo_cap => layer2_output_59_fifo_cap);

    layer2_output_60_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_60,
        if_full_n => layer2_output_60_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_60_dout,
        if_empty_n => layer2_output_60_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_60_num_data_valid,
        if_fifo_cap => layer2_output_60_fifo_cap);

    layer2_output_61_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_61,
        if_full_n => layer2_output_61_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_61_dout,
        if_empty_n => layer2_output_61_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_61_num_data_valid,
        if_fifo_cap => layer2_output_61_fifo_cap);

    layer2_output_62_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_62,
        if_full_n => layer2_output_62_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_62_dout,
        if_empty_n => layer2_output_62_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_62_num_data_valid,
        if_fifo_cap => layer2_output_62_fifo_cap);

    layer2_output_63_U : component bnn_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_1_U0_ap_return_63,
        if_full_n => layer2_output_63_full_n,
        if_write => ap_channel_done_layer2_output_63,
        if_dout => layer2_output_63_dout,
        if_empty_n => layer2_output_63_empty_n,
        if_read => sign_and_quantize_2_U0_ap_ready,
        if_num_data_valid => layer2_output_63_num_data_valid,
        if_fifo_cap => layer2_output_63_fifo_cap);

    layer2_quantized_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sign_and_quantize_2_U0_ap_return_0,
        if_full_n => layer2_quantized_full_n,
        if_write => ap_channel_done_layer2_quantized_1,
        if_dout => layer2_quantized_dout,
        if_empty_n => layer2_quantized_empty_n,
        if_read => dense_layer_3_U0_ap_ready,
        if_num_data_valid => layer2_quantized_num_data_valid,
        if_fifo_cap => layer2_quantized_fifo_cap);

    layer2_quantized_1_U : component bnn_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sign_and_quantize_2_U0_ap_return_1,
        if_full_n => layer2_quantized_1_full_n,
        if_write => ap_channel_done_layer2_quantized_1,
        if_dout => layer2_quantized_1_dout,
        if_empty_n => layer2_quantized_1_empty_n,
        if_read => dense_layer_3_U0_ap_ready,
        if_num_data_valid => layer2_quantized_1_num_data_valid,
        if_fifo_cap => layer2_quantized_1_fifo_cap);

    layer3_output_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_0,
        if_full_n => layer3_output_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_dout,
        if_empty_n => layer3_output_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_num_data_valid,
        if_fifo_cap => layer3_output_fifo_cap);

    layer3_output_1_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_1,
        if_full_n => layer3_output_1_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_1_dout,
        if_empty_n => layer3_output_1_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_1_num_data_valid,
        if_fifo_cap => layer3_output_1_fifo_cap);

    layer3_output_2_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_2,
        if_full_n => layer3_output_2_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_2_dout,
        if_empty_n => layer3_output_2_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_2_num_data_valid,
        if_fifo_cap => layer3_output_2_fifo_cap);

    layer3_output_3_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_3,
        if_full_n => layer3_output_3_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_3_dout,
        if_empty_n => layer3_output_3_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_3_num_data_valid,
        if_fifo_cap => layer3_output_3_fifo_cap);

    layer3_output_4_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_4,
        if_full_n => layer3_output_4_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_4_dout,
        if_empty_n => layer3_output_4_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_4_num_data_valid,
        if_fifo_cap => layer3_output_4_fifo_cap);

    layer3_output_5_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_5,
        if_full_n => layer3_output_5_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_5_dout,
        if_empty_n => layer3_output_5_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_5_num_data_valid,
        if_fifo_cap => layer3_output_5_fifo_cap);

    layer3_output_6_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_6,
        if_full_n => layer3_output_6_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_6_dout,
        if_empty_n => layer3_output_6_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_6_num_data_valid,
        if_fifo_cap => layer3_output_6_fifo_cap);

    layer3_output_7_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_7,
        if_full_n => layer3_output_7_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_7_dout,
        if_empty_n => layer3_output_7_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_7_num_data_valid,
        if_fifo_cap => layer3_output_7_fifo_cap);

    layer3_output_8_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_8,
        if_full_n => layer3_output_8_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_8_dout,
        if_empty_n => layer3_output_8_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_8_num_data_valid,
        if_fifo_cap => layer3_output_8_fifo_cap);

    layer3_output_9_U : component bnn_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_layer_3_U0_ap_return_9,
        if_full_n => layer3_output_9_full_n,
        if_write => ap_channel_done_layer3_output_9,
        if_dout => layer3_output_9_dout,
        if_empty_n => layer3_output_9_empty_n,
        if_read => Block_entry_gmem_wr_proc_U0_ap_ready,
        if_num_data_valid => layer3_output_9_num_data_valid,
        if_fifo_cap => layer3_output_9_fifo_cap);





    ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready <= ap_sync_Block_entry_gmem_rd_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer1_output_127_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_layer1_output_127 <= ap_const_logic_0;
            else
                if (((dense_layer_U0_ap_done and dense_layer_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer1_output_127 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer1_output_127 <= ap_sync_channel_write_layer1_output_127;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer1_quantized_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_layer1_quantized_3 <= ap_const_logic_0;
            else
                if (((sign_and_quantize_U0_ap_done and sign_and_quantize_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer1_quantized_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer1_quantized_3 <= ap_sync_channel_write_layer1_quantized_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_output_63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_layer2_output_63 <= ap_const_logic_0;
            else
                if (((dense_layer_1_U0_ap_done and dense_layer_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_output_63 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_output_63 <= ap_sync_channel_write_layer2_output_63;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_quantized_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_layer2_quantized_1 <= ap_const_logic_0;
            else
                if (((sign_and_quantize_2_U0_ap_done and sign_and_quantize_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_quantized_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_quantized_1 <= ap_sync_channel_write_layer2_quantized_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_output_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_layer3_output_9 <= ap_const_logic_0;
            else
                if (((dense_layer_3_U0_ap_done and dense_layer_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer3_output_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_output_9 <= ap_sync_channel_write_layer3_output_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_loc25_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_p_loc25_channel <= ap_const_logic_0;
            else
                if (((Block_entry_gmem_rd_proc_U0_ap_done and Block_entry_gmem_rd_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_loc25_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_loc25_channel <= ap_sync_channel_write_p_loc25_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Block_entry_gmem_rd_proc_U0_ap_continue <= ap_sync_channel_write_p_loc25_channel;
    Block_entry_gmem_rd_proc_U0_ap_start <= ((ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_entry_gmem_wr_proc_U0_ap_continue <= ap_const_logic_1;
    Block_entry_gmem_wr_proc_U0_ap_start <= layer3_output_empty_n;
    ap_channel_done_layer1_output_127 <= ((ap_sync_reg_channel_write_layer1_output_127 xor ap_const_logic_1) and dense_layer_U0_ap_done);
    ap_channel_done_layer1_quantized_3 <= (sign_and_quantize_U0_ap_done and (ap_sync_reg_channel_write_layer1_quantized_3 xor ap_const_logic_1));
    ap_channel_done_layer2_output_63 <= ((ap_sync_reg_channel_write_layer2_output_63 xor ap_const_logic_1) and dense_layer_1_U0_ap_done);
    ap_channel_done_layer2_quantized_1 <= (sign_and_quantize_2_U0_ap_done and (ap_sync_reg_channel_write_layer2_quantized_1 xor ap_const_logic_1));
    ap_channel_done_layer3_output_9 <= ((ap_sync_reg_channel_write_layer3_output_9 xor ap_const_logic_1) and dense_layer_3_U0_ap_done);
    ap_channel_done_p_loc25_channel <= ((ap_sync_reg_channel_write_p_loc25_channel xor ap_const_logic_1) and Block_entry_gmem_rd_proc_U0_ap_done);
    ap_done <= Block_entry_gmem_wr_proc_U0_ap_done;
    ap_idle <= (sign_and_quantize_U0_ap_idle and sign_and_quantize_2_U0_ap_idle and (layer3_output_empty_n xor ap_const_logic_1) and (layer2_quantized_empty_n xor ap_const_logic_1) and (layer2_output_empty_n xor ap_const_logic_1) and (layer1_quantized_empty_n xor ap_const_logic_1) and (layer1_output_empty_n xor ap_const_logic_1) and (p_loc_channel_empty_n xor ap_const_logic_1) and entry_proc_U0_ap_idle and dense_layer_U0_ap_idle and dense_layer_3_U0_ap_idle and dense_layer_1_U0_ap_idle and Block_entry_gmem_wr_proc_U0_ap_idle and Block_entry_gmem_rd_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_entry_gmem_rd_proc_U0_ap_ready <= (ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready or Block_entry_gmem_rd_proc_U0_ap_ready);
    ap_sync_channel_write_layer1_output_127 <= ((layer1_output_127_full_n and ap_channel_done_layer1_output_127) or ap_sync_reg_channel_write_layer1_output_127);
    ap_sync_channel_write_layer1_quantized_3 <= ((layer1_quantized_3_full_n and ap_channel_done_layer1_quantized_3) or ap_sync_reg_channel_write_layer1_quantized_3);
    ap_sync_channel_write_layer2_output_63 <= ((layer2_output_63_full_n and ap_channel_done_layer2_output_63) or ap_sync_reg_channel_write_layer2_output_63);
    ap_sync_channel_write_layer2_quantized_1 <= ((layer2_quantized_1_full_n and ap_channel_done_layer2_quantized_1) or ap_sync_reg_channel_write_layer2_quantized_1);
    ap_sync_channel_write_layer3_output_9 <= ((layer3_output_9_full_n and ap_channel_done_layer3_output_9) or ap_sync_reg_channel_write_layer3_output_9);
    ap_sync_channel_write_p_loc25_channel <= ((p_loc25_channel_full_n and ap_channel_done_p_loc25_channel) or ap_sync_reg_channel_write_p_loc25_channel);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_Block_entry_gmem_rd_proc_U0_ap_ready);
    dense_layer_1_U0_ap_continue <= ap_sync_channel_write_layer2_output_63;
    dense_layer_1_U0_ap_start <= layer1_quantized_empty_n;
    dense_layer_3_U0_ap_continue <= ap_sync_channel_write_layer3_output_9;
    dense_layer_3_U0_ap_start <= layer2_quantized_empty_n;
    dense_layer_U0_ap_continue <= ap_sync_channel_write_layer1_output_127;
    dense_layer_U0_ap_start <= p_loc_channel_empty_n;
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    gmem_0_BID <= ap_const_lv1_0;
    gmem_0_BRESP <= ap_const_lv2_0;
    gmem_0_BUSER <= ap_const_lv1_0;
    gmem_0_RID <= ap_const_lv1_0;
    gmem_0_RLAST <= ap_const_logic_0;
    gmem_0_RRESP <= ap_const_lv2_0;
    gmem_0_RUSER <= ap_const_lv1_0;
    sign_and_quantize_2_U0_ap_continue <= ap_sync_channel_write_layer2_quantized_1;
    sign_and_quantize_2_U0_ap_start <= layer2_output_empty_n;
    sign_and_quantize_U0_ap_continue <= ap_sync_channel_write_layer1_quantized_3;
    sign_and_quantize_U0_ap_start <= layer1_output_empty_n;
end behav;
