{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691776596653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691776596653 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691776596661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691776596696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691776596696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691776596795 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691776596798 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691776596901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691776596901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691776596901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691776596901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691776596906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691776596906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691776596906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691776596906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691776596906 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691776596906 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691776596907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2.sdc " "Synopsys Design Constraints File file not found: 'projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691776597341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691776597341 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[1\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[1\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691776597358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[2\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[2\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691776597358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[3\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[3\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691776597358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691776597358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[5\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[5\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691776597358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[6\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[6\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691776597358 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1691776597358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691776597365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691776597368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691776597369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[3\] " "Destination node registrador:inst4\|d\[6\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[2\] " "Destination node registrador:inst4\|d\[6\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[1\] " "Destination node registrador:inst4\|d\[6\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[3\] " "Destination node registrador:inst4\|d\[5\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[2\] " "Destination node registrador:inst4\|d\[5\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[1\] " "Destination node registrador:inst4\|d\[5\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[3\] " "Destination node registrador:inst4\|d\[4\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[2\] " "Destination node registrador:inst4\|d\[4\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[1\] " "Destination node registrador:inst4\|d\[4\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[3\]\[3\] " "Destination node registrador:inst4\|d\[3\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1691776597563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691776597563 ""}  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 208 -568 -392 224 "clock" "" } } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registrador:inst4\|_~1  " "Automatically promoted node registrador:inst4\|_~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|contador:divisor\|alt " "Destination node registrador:inst4\|contador:divisor\|alt" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 15 5 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -48 200 600 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[1\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[1\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[2\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[2\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[3\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[3\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[4\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[4\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[5\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[5\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[6\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[6\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[1\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[1\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[2\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[2\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691776597564 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691776597564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691776597804 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691776597807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691776597807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691776597810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691776597814 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691776597818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691776597818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691776597820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691776597958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691776597961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691776597961 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[0\] " "Node \"S_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[1\] " "Node \"S_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CAS " "Node \"S_CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CKE " "Node \"S_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CLK " "Node \"S_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CS " "Node \"S_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[0\] " "Node \"S_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[1\] " "Node \"S_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_RAS " "Node \"S_RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_WE " "Node \"S_WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir " "Node \"ir\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ir" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_clk " "Node \"ps_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_data " "Node \"ps_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scl " "Node \"scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sda " "Node \"sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[7\] " "Node \"seg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b " "Node \"vga_b\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g " "Node \"vga_g\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r " "Node \"vga_r\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691776598021 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1691776598021 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691776598022 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691776598026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691776598384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691776598779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691776598797 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691776602096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691776602096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691776602485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 4.3% " "1e+03 ns of routing delay (approximately 4.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1691776604717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691776605330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691776605330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691776612896 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691776612896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691776612898 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.71 " "Total time spent on timing analysis during the Fitter is 3.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691776613006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691776613021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691776613245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691776613246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691776613513 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691776613976 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691776614105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg " "Generated suppressed messages file /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691776614222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1977 " "Peak virtual memory: 1977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691776614596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 14:56:54 2023 " "Processing ended: Fri Aug 11 14:56:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691776614596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691776614596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691776614596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691776614596 ""}
