// Seed: 428836233
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  tri id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd27,
    parameter id_2 = 32'd90
) (
    input supply1 id_0,
    input supply0 _id_1,
    input wor _id_2,
    input wire id_3,
    input wand id_4
);
  logic [7:0][id_1 : id_2  <  1] id_6, id_7;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.id_0 = 0;
  id_8 :
  assert property (@(posedge id_2) {id_6[1], 1})
  else $clog2(39);
  ;
endmodule
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri id_6
    , id_33,
    output tri0 id_7,
    output wand id_8,
    input tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri id_13,
    output wor id_14,
    input supply1 id_15,
    input tri id_16,
    output supply1 id_17,
    input tri id_18,
    input wire id_19,
    input tri0 id_20,
    output tri1 id_21,
    output wire module_2,
    output wand id_23,
    input tri id_24,
    input tri id_25,
    input wire id_26,
    input uwire id_27,
    input wor id_28,
    input wor id_29,
    output tri id_30,
    output uwire id_31
);
  wire id_34 = id_2;
  assign module_3.id_0 = 0;
endmodule
module module_3 #(
    parameter id_6 = 32'd96,
    parameter id_8 = 32'd25
) (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    output wire id_4,
    output tri id_5,
    input tri1 _id_6,
    input tri1 id_7,
    input wand _id_8,
    output tri id_9
);
  wire id_11;
  assign id_9 = -1;
  parameter [id_8 : -  id_6] id_12 = 1;
  module_2 modCall_1 (
      id_1,
      id_4,
      id_3,
      id_1,
      id_9,
      id_0,
      id_5,
      id_4,
      id_4,
      id_1,
      id_5,
      id_0,
      id_2,
      id_9,
      id_9,
      id_2,
      id_7,
      id_4,
      id_2,
      id_7,
      id_2,
      id_4,
      id_9,
      id_5,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_7,
      id_9,
      id_5
  );
  assign id_9 = id_0;
endmodule
