

================================================================
== Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2'
================================================================
* Date:           Sun Aug 10 20:37:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        krnl_row_operations
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       33|       33|  0.330 us|  0.330 us|   31|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_17_2  |       31|       31|         3|          1|          1|    30|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg8 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../compute_row_operations.cpp:17]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../compute_row_operations.cpp:15]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln15"   --->   Operation 10 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i61 %sext_ln15_read"   --->   Operation 11 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln15 = store i2 0, i2 %i" [../compute_row_operations.cpp:15]   --->   Operation 14 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 0, i4 %j" [../compute_row_operations.cpp:17]   --->   Operation 15 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %shiftreg8"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [../compute_row_operations.cpp:15]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln15 = icmp_eq  i5 %indvar_flatten_load, i5 30" [../compute_row_operations.cpp:15]   --->   Operation 20 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln15 = add i5 %indvar_flatten_load, i5 1" [../compute_row_operations.cpp:15]   --->   Operation 21 'add' 'add_ln15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc11, void %VITIS_LOOP_23_3.exitStub" [../compute_row_operations.cpp:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../compute_row_operations.cpp:17]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln17 = icmp_eq  i4 %j_load, i4 10" [../compute_row_operations.cpp:17]   --->   Operation 24 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.39ns)   --->   "%select_ln15 = select i1 %icmp_ln17, i4 0, i4 %j_load" [../compute_row_operations.cpp:15]   --->   Operation 25 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i4 %select_ln15" [../compute_row_operations.cpp:17]   --->   Operation 26 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%br_ln18 = br i1 %trunc_ln17, void, void %for.inc.split._crit_edge" [../compute_row_operations.cpp:18]   --->   Operation 27 'br' 'br_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%switch_ln18 = switch i4 %select_ln15, void %arrayidx1012.case.9, i4 0, void %arrayidx1012.case.0, i4 1, void %arrayidx1012.case.1, i4 2, void %arrayidx1012.case.2, i4 3, void %arrayidx1012.case.3, i4 4, void %arrayidx1012.case.4, i4 5, void %arrayidx1012.case.5, i4 6, void %arrayidx1012.case.6, i4 7, void %arrayidx1012.case.7, i4 8, void %arrayidx1012.case.8" [../compute_row_operations.cpp:18]   --->   Operation 28 'switch' 'switch_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.79>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %select_ln15, i4 1" [../compute_row_operations.cpp:17]   --->   Operation 29 'add' 'add_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %indvar_flatten" [../compute_row_operations.cpp:15]   --->   Operation 30 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %j" [../compute_row_operations.cpp:17]   --->   Operation 31 'store' 'store_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln15_cast" [../compute_row_operations.cpp:15]   --->   Operation 32 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr" [../compute_row_operations.cpp:18]   --->   Operation 33 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln15 & !trunc_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shiftreg8_load = load i32 %shiftreg8" [../compute_row_operations.cpp:15]   --->   Operation 34 'load' 'shiftreg8_load' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [../compute_row_operations.cpp:15]   --->   Operation 35 'load' 'i_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_17_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln15_1 = select i1 %icmp_ln17, i32 0, i32 %shiftreg8_load" [../compute_row_operations.cpp:15]   --->   Operation 38 'select' 'select_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.54ns)   --->   "%add_ln15_1 = add i2 %i_load, i2 1" [../compute_row_operations.cpp:15]   --->   Operation 39 'add' 'add_ln15_1' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.17ns)   --->   "%select_ln15_2 = select i1 %icmp_ln17, i2 %add_ln15_1, i2 %i_load" [../compute_row_operations.cpp:15]   --->   Operation 40 'select' 'select_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %select_ln15_2" [../compute_row_operations.cpp:15]   --->   Operation 41 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%L_cache_addr = getelementptr i32 %L_cache, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 42 'getelementptr' 'L_cache_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%L_cache_1_addr = getelementptr i32 %L_cache_1, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 43 'getelementptr' 'L_cache_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%L_cache_2_addr = getelementptr i32 %L_cache_2, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 44 'getelementptr' 'L_cache_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%L_cache_3_addr = getelementptr i32 %L_cache_3, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 45 'getelementptr' 'L_cache_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%L_cache_4_addr = getelementptr i32 %L_cache_4, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 46 'getelementptr' 'L_cache_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%L_cache_5_addr = getelementptr i32 %L_cache_5, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 47 'getelementptr' 'L_cache_5_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%L_cache_6_addr = getelementptr i32 %L_cache_6, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 48 'getelementptr' 'L_cache_6_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%L_cache_7_addr = getelementptr i32 %L_cache_7, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 49 'getelementptr' 'L_cache_7_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%L_cache_8_addr = getelementptr i32 %L_cache_8, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 50 'getelementptr' 'L_cache_8_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%L_cache_9_addr = getelementptr i32 %L_cache_9, i64 0, i64 %zext_ln15" [../compute_row_operations.cpp:15]   --->   Operation 51 'getelementptr' 'L_cache_9_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %select_ln15_1" [../compute_row_operations.cpp:17]   --->   Operation 52 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../compute_row_operations.cpp:17]   --->   Operation 53 'specpipeline' 'specpipeline_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln18 = br void %for.inc.split._crit_edge" [../compute_row_operations.cpp:18]   --->   Operation 54 'br' 'br_ln18' <Predicate = (!icmp_ln15 & !trunc_ln17)> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = phi i64 %gmem0_addr_read, void, i64 %zext_ln17, void %for.inc11" [../compute_row_operations.cpp:18]   --->   Operation 55 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %empty" [../compute_row_operations.cpp:18]   --->   Operation 56 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %trunc_ln18" [../compute_row_operations.cpp:18]   --->   Operation 57 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty, i32 32, i32 63" [../compute_row_operations.cpp:18]   --->   Operation 58 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_8_addr" [../compute_row_operations.cpp:18]   --->   Operation 59 'store' 'store_ln18' <Predicate = (select_ln15 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 60 'br' 'br_ln18' <Predicate = (select_ln15 == 8)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_7_addr" [../compute_row_operations.cpp:18]   --->   Operation 61 'store' 'store_ln18' <Predicate = (select_ln15 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 62 'br' 'br_ln18' <Predicate = (select_ln15 == 7)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_6_addr" [../compute_row_operations.cpp:18]   --->   Operation 63 'store' 'store_ln18' <Predicate = (select_ln15 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 64 'br' 'br_ln18' <Predicate = (select_ln15 == 6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_5_addr" [../compute_row_operations.cpp:18]   --->   Operation 65 'store' 'store_ln18' <Predicate = (select_ln15 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 66 'br' 'br_ln18' <Predicate = (select_ln15 == 5)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_4_addr" [../compute_row_operations.cpp:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = (select_ln15 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 68 'br' 'br_ln18' <Predicate = (select_ln15 == 4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_3_addr" [../compute_row_operations.cpp:18]   --->   Operation 69 'store' 'store_ln18' <Predicate = (select_ln15 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 70 'br' 'br_ln18' <Predicate = (select_ln15 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_2_addr" [../compute_row_operations.cpp:18]   --->   Operation 71 'store' 'store_ln18' <Predicate = (select_ln15 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 72 'br' 'br_ln18' <Predicate = (select_ln15 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_1_addr" [../compute_row_operations.cpp:18]   --->   Operation 73 'store' 'store_ln18' <Predicate = (select_ln15 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 74 'br' 'br_ln18' <Predicate = (select_ln15 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_addr" [../compute_row_operations.cpp:18]   --->   Operation 75 'store' 'store_ln18' <Predicate = (select_ln15 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 76 'br' 'br_ln18' <Predicate = (select_ln15 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln18 = store i32 %bitcast_ln18, i2 %L_cache_9_addr" [../compute_row_operations.cpp:18]   --->   Operation 77 'store' 'store_ln18' <Predicate = (select_ln15 != 0 & select_ln15 != 1 & select_ln15 != 2 & select_ln15 != 3 & select_ln15 != 4 & select_ln15 != 5 & select_ln15 != 6 & select_ln15 != 7 & select_ln15 != 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx1012.exit" [../compute_row_operations.cpp:18]   --->   Operation 78 'br' 'br_ln18' <Predicate = (select_ln15 != 0 & select_ln15 != 1 & select_ln15 != 2 & select_ln15 != 3 & select_ln15 != 4 & select_ln15 != 5 & select_ln15 != 6 & select_ln15 != 7 & select_ln15 != 8)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln15 = store i2 %select_ln15_2, i2 %i" [../compute_row_operations.cpp:15]   --->   Operation 79 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 %trunc_ln18_1, i32 %shiftreg8" [../compute_row_operations.cpp:18]   --->   Operation 80 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [../compute_row_operations.cpp:17]   --->   Operation 81 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L_cache_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg8             (alloca           ) [ 0111]
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0111]
indvar_flatten        (alloca           ) [ 0100]
sext_ln15_read        (read             ) [ 0000]
sext_ln15_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln15            (store            ) [ 0000]
store_ln17            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln15             (icmp             ) [ 0111]
add_ln15              (add              ) [ 0000]
br_ln15               (br               ) [ 0000]
j_load                (load             ) [ 0000]
icmp_ln17             (icmp             ) [ 0111]
select_ln15           (select           ) [ 0111]
trunc_ln17            (trunc            ) [ 0111]
br_ln18               (br               ) [ 0111]
switch_ln18           (switch           ) [ 0000]
add_ln17              (add              ) [ 0000]
store_ln15            (store            ) [ 0000]
store_ln17            (store            ) [ 0000]
gmem0_addr            (getelementptr    ) [ 0000]
gmem0_addr_read       (read             ) [ 0101]
shiftreg8_load        (load             ) [ 0000]
i_load                (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
select_ln15_1         (select           ) [ 0000]
add_ln15_1            (add              ) [ 0000]
select_ln15_2         (select           ) [ 0000]
zext_ln15             (zext             ) [ 0000]
L_cache_addr          (getelementptr    ) [ 0000]
L_cache_1_addr        (getelementptr    ) [ 0000]
L_cache_2_addr        (getelementptr    ) [ 0000]
L_cache_3_addr        (getelementptr    ) [ 0000]
L_cache_4_addr        (getelementptr    ) [ 0000]
L_cache_5_addr        (getelementptr    ) [ 0000]
L_cache_6_addr        (getelementptr    ) [ 0000]
L_cache_7_addr        (getelementptr    ) [ 0000]
L_cache_8_addr        (getelementptr    ) [ 0000]
L_cache_9_addr        (getelementptr    ) [ 0000]
zext_ln17             (zext             ) [ 0000]
specpipeline_ln17     (specpipeline     ) [ 0000]
br_ln18               (br               ) [ 0000]
empty                 (phi              ) [ 0101]
trunc_ln18            (trunc            ) [ 0000]
bitcast_ln18          (bitcast          ) [ 0000]
trunc_ln18_1          (partselect       ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln15            (store            ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln17               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="L_cache">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="L_cache_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="L_cache_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L_cache_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="L_cache_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="L_cache_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="L_cache_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="L_cache_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="L_cache_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="L_cache_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_15_1_VITIS_LOOP_17_2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="shiftreg8_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln15_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="61" slack="0"/>
<pin id="116" dir="0" index="1" bw="61" slack="0"/>
<pin id="117" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln15_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="L_cache_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="L_cache_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_1_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="L_cache_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="2" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_2_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="L_cache_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_3_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="L_cache_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_4_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="L_cache_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_5_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="L_cache_6_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_6_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="L_cache_7_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_7_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="L_cache_8_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_8_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="L_cache_9_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_9_addr/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln18_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln18_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln18_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln18_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln18_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln18_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln18_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln18_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln18_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln18_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="gmem0_addr_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="empty_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="257" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln15_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="61" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_cast/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln15_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln17_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln0_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvar_flatten_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln15_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln15_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln17_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln15_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln17_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="switch_ln18_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="3" slack="0"/>
<pin id="329" dir="0" index="4" bw="3" slack="0"/>
<pin id="330" dir="0" index="5" bw="4" slack="0"/>
<pin id="331" dir="0" index="6" bw="4" slack="0"/>
<pin id="332" dir="0" index="7" bw="4" slack="0"/>
<pin id="333" dir="0" index="8" bw="4" slack="0"/>
<pin id="334" dir="0" index="9" bw="4" slack="0"/>
<pin id="335" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln18/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln17_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln15_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln17_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="gmem0_addr_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="61" slack="1"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="shiftreg8_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg8_load/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="2"/>
<pin id="373" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln15_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="2"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln15_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln15_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="0" index="2" bw="2" slack="0"/>
<pin id="391" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln15_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln17_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln18_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="bitcast_ln18_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln18_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln15_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="2"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln18_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="2"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="shiftreg8_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg8 "/>
</bind>
</comp>

<comp id="458" class="1005" name="j_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="465" class="1005" name="i_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="472" class="1005" name="indvar_flatten_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="479" class="1005" name="sext_ln15_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_cast "/>
</bind>
</comp>

<comp id="484" class="1005" name="icmp_ln15_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="488" class="1005" name="icmp_ln17_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="2"/>
<pin id="490" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="494" class="1005" name="select_ln15_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="2"/>
<pin id="496" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="498" class="1005" name="trunc_ln17_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="502" class="1005" name="gmem0_addr_read_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="88" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="88" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="88" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="88" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="88" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="88" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="88" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="176" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="169" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="162" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="155" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="148" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="141" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="134" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="127" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="120" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="183" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="267"><net_src comp="114" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="288" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="303" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="336"><net_src comp="312" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="324" pin=4"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="324" pin=5"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="324" pin=6"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="324" pin=7"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="324" pin=8"/></net>

<net id="345"><net_src comp="74" pin="0"/><net_sink comp="324" pin=9"/></net>

<net id="350"><net_src comp="312" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="297" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="346" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="0" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="362" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="368" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="371" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="86" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="371" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="406"><net_src comp="394" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="411"><net_src comp="374" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="416"><net_src comp="258" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="428"><net_src comp="417" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="429"><net_src comp="417" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="430"><net_src comp="417" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="437"><net_src comp="92" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="258" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="96" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="387" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="431" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="98" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="461"><net_src comp="102" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="468"><net_src comp="106" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="475"><net_src comp="110" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="482"><net_src comp="264" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="487"><net_src comp="291" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="306" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="497"><net_src comp="312" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="320" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="250" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="258" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: L_cache | {3 }
	Port: L_cache_1 | {3 }
	Port: L_cache_2 | {3 }
	Port: L_cache_3 | {3 }
	Port: L_cache_4 | {3 }
	Port: L_cache_5 | {3 }
	Port: L_cache_6 | {3 }
	Port: L_cache_7 | {3 }
	Port: L_cache_8 | {3 }
	Port: L_cache_9 | {3 }
 - Input state : 
	Port: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 : gmem0 | {2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 : sext_ln15 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln15 : 1
		store_ln17 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		j_load : 1
		icmp_ln17 : 2
		select_ln15 : 3
		trunc_ln17 : 4
		br_ln18 : 5
		switch_ln18 : 4
		add_ln17 : 4
		store_ln15 : 3
		store_ln17 : 5
	State 2
		gmem0_addr_read : 1
	State 3
		select_ln15_1 : 1
		add_ln15_1 : 1
		select_ln15_2 : 2
		zext_ln15 : 3
		L_cache_addr : 4
		L_cache_1_addr : 4
		L_cache_2_addr : 4
		L_cache_3_addr : 4
		L_cache_4_addr : 4
		L_cache_5_addr : 4
		L_cache_6_addr : 4
		L_cache_7_addr : 4
		L_cache_8_addr : 4
		L_cache_9_addr : 4
		zext_ln17 : 2
		empty : 3
		trunc_ln18 : 4
		bitcast_ln18 : 5
		trunc_ln18_1 : 4
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln18 : 6
		store_ln15 : 3
		store_ln18 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      select_ln15_fu_312     |    0    |    4    |
|  select  |     select_ln15_1_fu_374    |    0    |    32   |
|          |     select_ln15_2_fu_387    |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       add_ln15_fu_297       |    0    |    12   |
|    add   |       add_ln17_fu_346       |    0    |    12   |
|          |      add_ln15_1_fu_381      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln15_fu_291      |    0    |    12   |
|          |       icmp_ln17_fu_306      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln15_read_read_fu_114 |    0    |    0    |
|          | gmem0_addr_read_read_fu_250 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln15_cast_fu_264    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln17_fu_320      |    0    |    0    |
|          |      trunc_ln18_fu_413      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  switch  |      switch_ln18_fu_324     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln15_fu_394      |    0    |    0    |
|          |       zext_ln17_fu_408      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     trunc_ln18_1_fu_431     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    95   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     empty_reg_255     |   64   |
|gmem0_addr_read_reg_502|   64   |
|       i_reg_465       |    2   |
|   icmp_ln15_reg_484   |    1   |
|   icmp_ln17_reg_488   |    1   |
| indvar_flatten_reg_472|    5   |
|       j_reg_458       |    4   |
|  select_ln15_reg_494  |    4   |
| sext_ln15_cast_reg_479|   64   |
|   shiftreg8_reg_451   |   32   |
|   trunc_ln17_reg_498  |    1   |
+-----------------------+--------+
|         Total         |   242  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   242  |    -   |
+-----------+--------+--------+
|   Total   |   242  |   95   |
+-----------+--------+--------+
