
---------- Begin Simulation Statistics ----------
final_tick                               1315151109000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59166                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703236                       # Number of bytes of host memory used
host_op_rate                                    59339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24280.79                       # Real time elapsed on the host
host_tick_rate                               54164256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436594855                       # Number of instructions simulated
sim_ops                                    1440798602                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.315151                       # Number of seconds simulated
sim_ticks                                1315151109000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.402641                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              187923394                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212576675                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24285267                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278690758                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22390332                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23677146                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1286814                       # Number of indirect misses.
system.cpu0.branchPred.lookups              355947834                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188301                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100281                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13093203                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545442                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38280980                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       94146499                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316548880                       # Number of instructions committed
system.cpu0.commit.committedOps            1318652454                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2435592397                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541409                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299503                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1792068293     73.58%     73.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    378283115     15.53%     89.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    109204757      4.48%     93.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79136964      3.25%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22551664      0.93%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9180199      0.38%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6011533      0.25%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       874892      0.04%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38280980      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2435592397                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143327                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273920669                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405170965                       # Number of loads committed
system.cpu0.commit.membars                    4203735                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203741      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742061878     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271238     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151183934     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318652454                       # Class of committed instruction
system.cpu0.commit.refs                     558455196                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316548880                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318652454                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.990141                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.990141                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            517793612                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             11195910                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184134645                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1445586871                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               925803467                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                994165409                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13102513                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14613111                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6524573                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  355947834                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                244410487                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1518487637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6330855                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1476964062                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               48589186                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135852                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         914607147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         210313726                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.563701                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2457389574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.893152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1412395585     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               779435388     31.72%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               140520927      5.72%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               101950153      4.15%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13567032      0.55%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4957576      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  358843      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101277      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2102793      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2457389574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      162728525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13208927                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               338188606                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533818                       # Inst execution rate
system.cpu0.iew.exec_refs                   611060064                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 159647351                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              404872764                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            452137924                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106638                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8426782                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           160384736                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1412721450                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            451412713                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7090135                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1398666138                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1643649                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17747184                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13102513                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22060135                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       215866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25946274                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        56311                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9456                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4681629                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     46966958                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7100505                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9456                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       753511                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12455416                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                638434266                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1385397271                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.831808                       # average fanout of values written-back
system.cpu0.iew.wb_producers                531054767                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.528754                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1385526825                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1714411477                       # number of integer regfile reads
system.cpu0.int_regfile_writes              897510254                       # number of integer regfile writes
system.cpu0.ipc                              0.502477                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502477                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205619      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            774724855     55.11%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11847049      0.84%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100422      0.15%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           455131337     32.38%     88.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157746947     11.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1405756275                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 95                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3678044                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002616                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1114022     30.29%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2057239     55.93%     86.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               506780     13.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1405228651                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5272835786                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1385397225                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1506799360                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1406410826                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1405756275                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310624                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       94068989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           255715                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           876                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26229844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2457389574                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.572053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841787                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1463083460     59.54%     59.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          692466121     28.18%     87.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          221416923      9.01%     96.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           63038468      2.57%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11310383      0.46%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2144882      0.09%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2417908      0.10%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1223918      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             287511      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2457389574                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536524                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20265650                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1532389                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           452137924                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          160384736                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2620118099                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10184344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              443968238                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196302                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15059249                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               941308506                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24612684                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                65329                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1756088824                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1434381750                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          938268422                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                983793438                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34824168                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13102513                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             75055311                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                93072109                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1756088784                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161568                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5857                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33510024                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5853                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3810086294                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2847431812                       # The number of ROB writes
system.cpu0.timesIdled                       25492830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.156925                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21329773                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25650026                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2814058                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31680346                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1104281                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1134452                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30171                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36405534                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47869                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2006650                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115530                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4084966                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300657                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18174211                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120045975                       # Number of instructions committed
system.cpu1.commit.committedOps             122146148                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    525761091                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.232323                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.977878                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    476897119     90.71%     90.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24346798      4.63%     95.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7777087      1.48%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7323934      1.39%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1986165      0.38%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       800453      0.15%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2165262      0.41%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       379307      0.07%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4084966      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    525761091                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797451                       # Number of function calls committed.
system.cpu1.commit.int_insts                116583625                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172892                       # Number of loads committed
system.cpu1.commit.membars                    4200115                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200115      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76654716     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272888     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018285      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122146148                       # Class of committed instruction
system.cpu1.commit.refs                      41291185                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120045975                       # Number of Instructions Simulated
system.cpu1.committedOps                    122146148                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.417861                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.417861                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            433257745                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               811034                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20071306                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147999838                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22448772                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66477942                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2008512                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1425227                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5176870                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36405534                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21361780                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    503193752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               404781                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154523382                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5631840                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068645                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23360168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22434054                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.291363                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         529369841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.736989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               430516385     81.33%     81.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64128478     12.11%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17283703      3.26%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13530068      2.56%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2727206      0.52%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  675222      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  508670      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     102      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           529369841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         976588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2086873                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30873201                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.254036                       # Inst execution rate
system.cpu1.iew.exec_refs                    45800885                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11560631                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              352325597                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34776606                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100632                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2351316                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12058758                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140275514                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34240254                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1920999                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134727088                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1638570                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12913171                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2008512                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17367205                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       114817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1071549                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        49595                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2508                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        20792                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4603714                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       940465                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2508                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       546960                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1539913                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78784811                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133031722                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.836008                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65864745                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.250839                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133117984                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170780756                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89621008                       # number of integer regfile writes
system.cpu1.ipc                              0.226354                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.226354                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200213      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86142659     63.04%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   89      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36746207     26.89%     93.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9558859      7.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136648087                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2855892                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020900                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 524463     18.36%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1874440     65.63%     84.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               456986     16.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135303751                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         805774418                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133031710                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158406815                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133974674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136648087                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300840                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18129365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           252538                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           183                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7851075                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    529369841                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.258133                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.744073                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          447604978     84.55%     84.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49575504      9.37%     93.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20158793      3.81%     97.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5834213      1.10%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3923200      0.74%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             834007      0.16%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             882724      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             358197      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             198225      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      529369841                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.257658                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13837730                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1349604                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34776606                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12058758                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       530346429                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2099949171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              386900478                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81676545                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13786381                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25788122                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9352339                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               161304                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            184844655                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145385248                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97871863                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66668019                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23807364                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2008512                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47976111                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16195318                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       184844643                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28599                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31018352                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   661996237                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284259375                       # The number of ROB writes
system.cpu1.timesIdled                          37178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         22356505                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21682135                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47200522                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             690851                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4271806                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22944454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45825760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       471215                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       150800                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     66954190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6581664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    133911516                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6732464                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19686191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3892206                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18988981                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3256771                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3256766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19686191                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           975                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     68768713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               68768713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1717450432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1717450432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22944569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22944569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22944569                       # Request fanout histogram
system.membus.respLayer1.occupancy       117444927643                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         65728971065                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    727453642.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1093459074.096920                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1335500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2880886500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1310058933500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5092175500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206080655                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206080655                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206080655                       # number of overall hits
system.cpu0.icache.overall_hits::total      206080655                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38329832                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38329832                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38329832                       # number of overall misses
system.cpu0.icache.overall_misses::total     38329832                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 502453657998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 502453657998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 502453657998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 502453657998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    244410487                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    244410487                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    244410487                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    244410487                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156826                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156826                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156826                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156826                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13108.684066                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13108.684066                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13108.684066                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13108.684066                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2357                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.104167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     35033681                       # number of writebacks
system.cpu0.icache.writebacks::total         35033681                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3296118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3296118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3296118                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3296118                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     35033714                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     35033714                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     35033714                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     35033714                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 436712045999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 436712045999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 436712045999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 436712045999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143340                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143340                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143340                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143340                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12465.479566                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12465.479566                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12465.479566                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12465.479566                       # average overall mshr miss latency
system.cpu0.icache.replacements              35033681                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206080655                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206080655                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38329832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38329832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 502453657998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 502453657998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    244410487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    244410487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13108.684066                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13108.684066                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3296118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3296118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     35033714                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     35033714                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 436712045999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 436712045999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12465.479566                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12465.479566                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241114152                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         35033681                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.882353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        523854687                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       523854687                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    526847384                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       526847384                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    526847384                       # number of overall hits
system.cpu0.dcache.overall_hits::total      526847384                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44253111                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44253111                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44253111                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44253111                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1828503985787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1828503985787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1828503985787                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1828503985787                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    571100495                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    571100495                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    571100495                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    571100495                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.077487                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.077487                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.077487                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.077487                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41319.219021                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41319.219021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41319.219021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41319.219021                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15744090                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1198586                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           238521                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8606                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.007144                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   139.273298                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29249773                       # number of writebacks
system.cpu0.dcache.writebacks::total         29249773                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15914250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15914250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15914250                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15914250                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     28338861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     28338861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     28338861                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     28338861                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 613011037923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 613011037923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 613011037923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 613011037923                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.049621                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.049621                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.049621                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.049621                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21631.463520                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21631.463520                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21631.463520                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21631.463520                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29249773                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    385828428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      385828428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34091985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34091985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1129163478500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1129163478500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    419920413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    419920413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.081187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.081187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 33121.083401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33121.083401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9708157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9708157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24383828                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24383828                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 436825415000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 436825415000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058068                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058068                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17914.554474                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17914.554474                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    141018956                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     141018956                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10161126                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10161126                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 699340507287                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 699340507287                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.067212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.067212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68825.099432                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68825.099432                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6206093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6206093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3955033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3955033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 176185622923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 176185622923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026161                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026161                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44547.194151                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44547.194151                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2704                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2704                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1229                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1229                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10651000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10651000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.312484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.312484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8666.395443                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8666.395443                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1220                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1220                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       611000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       611000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67888.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67888.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       643000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       643000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4496.503497                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4496.503497                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       500000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       500000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3496.503497                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3496.503497                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188460                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188460                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911821                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911821                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92539584500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92539584500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101488.762049                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101488.762049                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91627763500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91627763500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100488.762049                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100488.762049                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999291                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          557291657                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29250405                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.052442                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999291                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1175667591                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1175667591                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34933819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25857646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               41529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              402218                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61235212                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34933819                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25857646                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              41529                       # number of overall hits
system.l2.overall_hits::.cpu1.data             402218                       # number of overall hits
system.l2.overall_hits::total                61235212                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             99891                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3391151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2209230                       # number of demand (read+write) misses
system.l2.demand_misses::total                5705221                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            99891                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3391151                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4949                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2209230                       # number of overall misses
system.l2.overall_misses::total               5705221                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9326055879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 380944076975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    521436984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 270808183033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     661599752871                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9326055879                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 380944076975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    521436984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 270808183033                       # number of overall miss cycles
system.l2.overall_miss_latency::total    661599752871                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        35033710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29248797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           46478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2611448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             66940433                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       35033710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29248797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          46478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2611448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            66940433                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.115942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.106480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.845979                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085228                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.115942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.106480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.845979                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085228                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93362.323723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112334.743270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105362.090119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122580.348372                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115963.913207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93362.323723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112334.743270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105362.090119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122580.348372                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115963.913207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2779076                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     80269                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.622033                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17226628                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3892206                       # number of writebacks
system.l2.writebacks::total                   3892206                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         367170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         213962                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              581426                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        367170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        213962                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             581426                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        99684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3023981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1995268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5123795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        99684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3023981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1995268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18294158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23417953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8315041881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 318950237548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    467483485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 228745130564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 556477893478                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8315041881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 318950237548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    467483485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 228745130564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1845594815608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2402072709086                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.104609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.764047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.104609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.764047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83414.007072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105473.624850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96150.449404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114643.812542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108606.588179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83414.007072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105473.624850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96150.449404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114643.812542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100884.381539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102573.982836                       # average overall mshr miss latency
system.l2.replacements                       29081019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7677018                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7677018                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7677018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7677018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     59002429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         59002429                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     59002429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     59002429                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18294158                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18294158                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1845594815608                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1845594815608                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100884.381539                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100884.381539                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 73                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       784000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       784000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.957143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.960526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11701.492537                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10739.726027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1461500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.957143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.960526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20037.313433                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20020.547945                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       263500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20269.230769                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2752413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           136920                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2889333                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2112991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1443327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3556318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 228937753360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 167705497294                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  396643250654                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4865404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1580247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6445651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.434289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.913355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108347.718168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116193.695049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111531.997604                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       195394                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       109902                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           305296                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1917597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1333425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3251022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 191188432287                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 141840496650                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 333028928937                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.394129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.843808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99702.091882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106373.059340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102438.226791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34933819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         41529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34975348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        99891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           104840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9326055879                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    521436984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9847492863                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     35033710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        46478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       35080188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.106480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93362.323723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105362.090119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93928.775878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          207                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           294                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        99684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4862                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8315041881                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    467483485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8782525366                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.104609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83414.007072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96150.449404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84006.326077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23105233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       265298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23370531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1278160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       765903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2044063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 152006323615                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 103102685739                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 255109009354                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24383393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1031201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25414594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.052419                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118925.896300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 134615.853103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124804.866266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       171776                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       104060                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       275836                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1106384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       661843                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1768227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 127761805261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  86904633914                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 214666439175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.641818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115476.909700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 131307.022835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121402.081958                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           86                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           59                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               145                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          736                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          553                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1289                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13536909                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     10338930                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     23875839                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          822                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          612                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1434                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.895377                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.903595                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.898884                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18392.539402                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18696.075949                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18522.761055                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          181                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          134                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          315                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          555                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          419                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          974                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11393932                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8637953                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20031885                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.675182                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.684641                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.679219                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20529.607207                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20615.639618                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20566.617043                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999939                       # Cycle average of tags in use
system.l2.tags.total_refs                   150832453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29081478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.186547                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.071490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.914334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.925192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.467838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.590566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.469867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.108206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.368603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1098053174                       # Number of tag accesses
system.l2.tags.data_accesses               1098053174                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6379968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     193842496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        311168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     127889600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1139926016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1468349248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6379968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       311168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6691136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    249101184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       249101184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          99687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3028789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1998275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17811344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22942957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3892206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3892206                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4851129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        147391805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           236602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97243274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    866764289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1116487100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4851129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       236602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5087732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189408793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189408793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189408793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4851129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       147391805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          236602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97243274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    866764289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1305895893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3738858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     99687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2863896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1977208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17806484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007116190750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            34251821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3523641                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22942957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3892206                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22942957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3892206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 190820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                153348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1330975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1333341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1488099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2199167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1431235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1384556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1356961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1327272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1404813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1330118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1361283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1329295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1430042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1331182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1328446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1385352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            230022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234178                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1197995998831                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               113760685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1624598567581                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52654.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71404.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18742406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1745328                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22942957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3892206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2420180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2430354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1830402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1474072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1145170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1132708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1118184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1102362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1032573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  876297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1143833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3243352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1372745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 658361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 582071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 513017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 416680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 232948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 178213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 196880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 206850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 215853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 223329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 234254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 216014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  20602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  23586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  22913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  22405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  24402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6003228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.417873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.580625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.259751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2312368     38.52%     38.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1843902     30.72%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       255102      4.25%     73.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       170139      2.83%     76.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       427340      7.12%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       185989      3.10%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       116518      1.94%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44706      0.74%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       647164     10.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6003228                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.772003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.087069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    804.172586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       230345    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.231127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.732256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206345     89.58%     89.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3062      1.33%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15164      6.58%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4078      1.77%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1153      0.50%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              376      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1456136768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12212480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239285760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1468349248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            249101184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1107.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1116.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1315151014000                       # Total gap between requests
system.mem_ctrls.avgGap                      49008.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6379968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    183289344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       311168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    126541312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1139614976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239285760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4851129.240084912628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 139367516.588544338942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 236602.469382094394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96218078.009467720985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 866527783.918707013130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181945449.737669646740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        99687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3028789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1998275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17811344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3892206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4176876408                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 194484776705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    262711393                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 145634267677                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1280039935398                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31959546760330                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41899.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64212.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54033.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72879.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71866.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8211165.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21169186080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11251662675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         77829791340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9852817860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     103816383840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     309772601280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     244156888320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       777849331395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.452439                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 630762282799                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43915560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 640473266201                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21693968940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11530587585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         84620466840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9663926940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103816383840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     427593945120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     144938914560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       803858193825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.228769                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 371541436761                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43915560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 899694112239                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13286755582.278481                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   63574383506.725662                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     94.94%     94.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 499015489000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   265497418000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1049653691000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21310558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21310558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21310558                       # number of overall hits
system.cpu1.icache.overall_hits::total       21310558                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51222                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51222                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51222                       # number of overall misses
system.cpu1.icache.overall_misses::total        51222                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1207393500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1207393500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1207393500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1207393500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21361780                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21361780                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21361780                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21361780                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002398                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23571.775799                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23571.775799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23571.775799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23571.775799                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        46446                       # number of writebacks
system.cpu1.icache.writebacks::total            46446                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4744                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4744                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4744                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4744                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        46478                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        46478                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        46478                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        46478                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1064776500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1064776500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1064776500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1064776500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002176                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002176                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22909.258144                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22909.258144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22909.258144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22909.258144                       # average overall mshr miss latency
system.cpu1.icache.replacements                 46446                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21310558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21310558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51222                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51222                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1207393500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1207393500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21361780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21361780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23571.775799                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23571.775799                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4744                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4744                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        46478                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        46478                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1064776500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1064776500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22909.258144                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22909.258144                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           29.698419                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20682504                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            46446                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           445.302157                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        324317500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    29.698419                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.928076                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.928076                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42770038                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42770038                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32983568                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32983568                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32983568                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32983568                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8705199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8705199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8705199                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8705199                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1027482848381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1027482848381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1027482848381                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1027482848381                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41688767                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41688767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41688767                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41688767                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208814                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208814                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208814                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 118030.943162                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118030.943162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 118030.943162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118030.943162                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8824605                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1201552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           119238                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9560                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.008328                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   125.685356                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2611877                       # number of writebacks
system.cpu1.dcache.writebacks::total          2611877                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6866490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6866490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6866490                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6866490                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1838709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1838709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1838709                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1838709                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202418644144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202418644144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202418644144                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202418644144                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044106                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110087.373339                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110087.373339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110087.373339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110087.373339                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2611877                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27705226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27705226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4965692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4965692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 563676898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 563676898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32670918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32670918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 113514.269109                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113514.269109                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3934150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3934150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1031542                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1031542                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 108342914000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 108342914000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031574                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031574                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105030.055974                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105030.055974                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5278342                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5278342                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3739507                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3739507                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 463805950381                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 463805950381                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017849                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017849                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.414678                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.414678                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 124028.635427                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124028.635427                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2932340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2932340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       807167                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       807167                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  94075730144                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  94075730144                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116550.515747                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116550.515747                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37268.292683                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37268.292683                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004202                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004202                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          127                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          127                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       845000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       845000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.284116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.284116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6653.543307                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6653.543307                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          127                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.284116                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.284116                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5653.543307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5653.543307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1325824                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1325824                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       774172                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       774172                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  78998427500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  78998427500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368654                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368654                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102042.475703                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102042.475703                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       774172                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       774172                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78224255500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78224255500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368654                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368654                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101042.475703                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101042.475703                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.779938                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36920256                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2612743                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.130841                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        324397500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.779938                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930623                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930623                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90192146                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90192146                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1315151109000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          60495535                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11569224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59264759                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25188813                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31659685                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             366                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6446433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6446433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      35080191                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25415344                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1434                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    105101104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     87750307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       139402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7836970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             200827783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4484313024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3743908800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5947136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334293056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8568462016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        60742792                       # Total snoops (count)
system.tol2bus.snoopTraffic                 249200000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        127699876                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              120494435     94.36%     94.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7054267      5.52%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 150911      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    263      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          127699876                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       133909966036                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       43878171205                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52557032548                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3919698431                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          69799335                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13512                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1315174751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             1492741720                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704296                       # Number of bytes of host memory used
host_op_rate                               1496812683                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.96                       # Real time elapsed on the host
host_tick_rate                               24559589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436601341                       # Number of instructions simulated
sim_ops                                    1440805115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000024                       # Number of seconds simulated
sim_ticks                                    23642000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            44.380875                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   1086                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                2447                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              459                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted             2024                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                40                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            326                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             286                       # Number of indirect misses.
system.cpu0.branchPred.lookups                   2753                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                            27                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts              332                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                      1487                       # Number of branches committed
system.cpu0.commit.bw_lim_events                  112                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts           3352                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts                6486                       # Number of instructions committed
system.cpu0.commit.committedOps                  6513                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples        21100                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.308673                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.950667                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        17693     83.85%     83.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         2006      9.51%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2          733      3.47%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          297      1.41%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          120      0.57%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5           78      0.37%     99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           43      0.20%     99.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           18      0.09%     99.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          112      0.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        21100                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                 243                       # Number of function calls committed.
system.cpu0.commit.int_insts                     6416                       # Number of committed integer instructions.
system.cpu0.commit.loads                         1367                       # Number of loads committed
system.cpu0.commit.membars                         52                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass           52      0.80%      0.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu            4023     61.77%     62.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              1      0.02%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           1394     21.40%     83.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          1043     16.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total             6513                       # Class of committed instruction
system.cpu0.commit.refs                          2437                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                       6486                       # Number of Instructions Simulated
system.cpu0.committedOps                         6513                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.290163                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.290163                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                 7262                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                  138                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved                1099                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                 10630                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                    7468                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                     6614                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                   337                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                  170                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                   72                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                       2753                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                     1482                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                        10462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  197                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                         11988                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                    928                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.058223                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             10827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches              1126                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.253532                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples             21753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.554222                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.972316                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13850     63.67%     63.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    5640     25.93%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1238      5.69%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     546      2.51%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     271      1.25%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     117      0.54%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                      40      0.18%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                      15      0.07%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                      36      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               21753                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          25531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                 363                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                    1848                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.182091                       # Inst execution rate
system.cpu0.iew.exec_refs                        3206                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                      1203                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                    942                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                 2284                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               151                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts              178                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts                1364                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts               9851                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                 2003                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              248                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts                 8610                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  153                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                   337                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  160                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads              69                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads          918                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores          294                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect          274                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            89                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                     3184                       # num instructions consuming a value
system.cpu0.iew.wb_count                         8367                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825691                       # average fanout of values written-back
system.cpu0.iew.wb_producers                     2629                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.176952                       # insts written-back per cycle
system.cpu0.iew.wb_sent                          8429                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                   10567                       # number of integer regfile reads
system.cpu0.int_regfile_writes                   5571                       # number of integer regfile writes
system.cpu0.ipc                              0.137171                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.137171                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass               55      0.62%      0.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                 5510     62.22%     62.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   1      0.01%     62.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    1      0.01%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                2095     23.66%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               1194     13.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                  8856                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                         34                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003839                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      7     20.59%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    25     73.53%     94.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    2      5.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                  8835                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads             39507                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses         8367                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes            13201                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                      9583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                     8856                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                268                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined           3344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           156                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined         1516                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples        21753                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.407116                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800382                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15746     72.39%     72.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4162     19.13%     91.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1197      5.50%     97.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3                392      1.80%     98.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                184      0.85%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                 48      0.22%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                 21      0.10%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  2      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          21753                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.187294                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              225                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores              45                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads                2284                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               1364                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                      3                       # number of misc regfile reads
system.cpu0.numCycles                           47284                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                   1116                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps                 4108                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    18                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                    7748                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   312                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups                12650                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                 10333                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands               6898                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                     6396                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                     1                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                   337                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                  364                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                    2801                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups           12650                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          5792                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                60                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                      201                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                       30827                       # The number of ROB reads
system.cpu0.rob.rob_writes                      20377                       # The number of ROB writes
system.cpu0.timesIdled                            297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                    3                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued              750                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                  299                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1096                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    83                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1252                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            495                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           85                       # Transaction distribution
system.membus.trans_dist::CleanEvict              876                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq                12                       # Transaction distribution
system.membus.trans_dist::ReadExResp               12                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           966                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        68032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   68032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 983                       # Request fanout histogram
system.membus.respLayer1.occupancy            5072757                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2462971                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON       23642000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON       23642000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.pwrStateResidencyTicks::ON       23642000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst         1070                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1070                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst         1070                       # number of overall hits
system.cpu0.icache.overall_hits::total           1070                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          412                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           412                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          412                       # number of overall misses
system.cpu0.icache.overall_misses::total          412                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     25743000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25743000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     25743000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25743000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst         1482                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1482                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst         1482                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1482                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.278003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.278003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.278003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.278003                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62483.009709                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62483.009709                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62483.009709                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62483.009709                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          364                       # number of writebacks
system.cpu0.icache.writebacks::total              364                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst           48                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst           48                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          364                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          364                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     23173500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     23173500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     23173500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     23173500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.245614                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.245614                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.245614                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.245614                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63663.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63663.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63663.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63663.461538                       # average overall mshr miss latency
system.cpu0.icache.replacements                   364                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst         1070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          412                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          412                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     25743000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25743000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst         1482                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1482                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.278003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.278003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62483.009709                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62483.009709                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst           48                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          364                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          364                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     23173500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     23173500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.245614                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.245614                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63663.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63663.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1650                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              396                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.166667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3328                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3328                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data         2366                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            2366                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data         2366                       # number of overall hits
system.cpu0.dcache.overall_hits::total           2366                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data          445                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           445                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data          445                       # number of overall misses
system.cpu0.dcache.overall_misses::total          445                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     29296000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     29296000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     29296000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     29296000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data         2811                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         2811                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data         2811                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         2811                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.158307                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.158307                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.158307                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.158307                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65833.707865                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65833.707865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65833.707865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65833.707865                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1793                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          129                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.766667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          129                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          260                       # number of writebacks
system.cpu0.dcache.writebacks::total              260                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          187                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data          258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data          258                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     18950000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18950000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     18950000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18950000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.091782                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.091782                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.091782                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.091782                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73449.612403                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73449.612403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73449.612403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73449.612403                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   260                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data         1434                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           1434                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          364                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          364                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     25229500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     25229500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data         1798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         1798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.202447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.202447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69311.813187                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69311.813187                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          136                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     17433000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     17433000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.126808                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.126808                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76460.526316                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76460.526316                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data          932                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total           932                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      4066500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4066500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.079961                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.079961                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50203.703704                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50203.703704                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data           51                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data           30                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      1517000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1517000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029615                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029615                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50566.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50566.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data           26                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 57307.692308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 57307.692308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            8                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       357000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       357000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        71400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_hits::.cpu0.data           27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total             27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_accesses::.cpu0.data           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4184                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              292                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.328767                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data           32                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses             6074                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses            6074                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                 142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  66                       # number of demand (read+write) hits
system.l2.demand_hits::total                      208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                142                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 66                       # number of overall hits
system.l2.overall_hits::total                     208                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               193                       # number of demand (read+write) misses
system.l2.demand_misses::total                    416                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              223                       # number of overall misses
system.l2.overall_misses::.cpu0.data              193                       # number of overall misses
system.l2.overall_misses::total                   416                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     21004500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     17996500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         39001000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     21004500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     17996500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        39001000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data             259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  624                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data            259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 624                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.610959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.745174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.666667                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.610959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.745174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.666667                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94190.582960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93246.113990                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93752.403846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94190.582960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93246.113990                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93752.403846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       506                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  85                       # number of writebacks
system.l2.writebacks::total                        85                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               407                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1040                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     18680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     15753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     34433000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     18680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     15753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     42431565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76864565                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.605479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.718147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.652244                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.605479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.718147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.666667                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84524.886878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84693.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84601.965602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84524.886878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84693.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67032.488152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73908.235577                       # average overall mshr miss latency
system.l2.replacements                           1384                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          494                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              494                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          494                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          494                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          633                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            633                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     42431565                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     42431565                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67032.488152                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67032.488152                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu0.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data               10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  17                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      1269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.629630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.629630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74676.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74676.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.518519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68285.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68285.714286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst           142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     21004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.610959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.610959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94190.582960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94190.582960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     18680000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18680000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.605479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.605479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84524.886878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84524.886878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     16727000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16727000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.758621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.758621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95039.772727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95039.772727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     14797000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14797000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.741379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.741379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86029.069767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86029.069767                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                       27144                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1448                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.745856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.388144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.615769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.318163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.675852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.002073                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.396690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.020596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.500032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11232                       # Number of tag accesses
system.l2.tags.data_accesses                    11232                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         14080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        36672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              62592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         5440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           85                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 85                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        595550292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        500803655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1551137806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2647491752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    595550292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        595550292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230098976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230098976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230098976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       595550292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       500803655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1551137806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2877590728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000033162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1764                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 64                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         85                       # Number of write requests accepted
system.mem_ctrls.readBursts                       978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       85                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24354047                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                42297797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25448.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44198.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      52                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   85                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    375.908046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.394295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.262113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           36     20.69%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     27.01%     47.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     14.37%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      6.90%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      6.32%     75.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      6.90%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.87%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.87%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21     12.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     186.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    176.491737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.154840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  61248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2590.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2647.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      23700500                       # Total gap between requests
system.mem_ctrls.avgGap                      22295.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        14080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        10688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        36480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 595550291.853481054306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 452076812.452415168285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1543016665.256746292114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184079181.118348687887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           85                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      9570511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      8231507                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     24495779                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    476428500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43502.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44494.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42750.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5605041.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3070200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              73080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         10550130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           193920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           16402080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        693.768717                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       408500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     22453500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               799680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               425040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3762780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             281880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         10742790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            31680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           17887770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        756.609847                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     22862000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        23642000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value     23642000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     23642000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             674532                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         21079.125000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           27.602297                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2781                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            89.709677                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    27.602297                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.862572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.862572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     23642000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          513                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1299                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              979                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           365                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        46592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        33216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  79808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2365                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2991                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.178870                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.398704                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2474     82.71%     82.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    499     16.68%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2991                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1250000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            391500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            546000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
