{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578891308552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578891308562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 11:55:08 2020 " "Processing started: Mon Jan 13 11:55:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578891308562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891308562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_my -c filter_my " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_my -c filter_my" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891308563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578891309253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578891309253 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578891324522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578891324523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_if.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_IF " "Found entity 1: AUDIO_IF" {  } { { "TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_fifo " "Found entity 1: audio_fifo" {  } { { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308_fifo/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308_fifo/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308_fifo/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_mine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine " "Found entity 1: FIR_mine" {  } { { "FIR_mine.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891324567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891324567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_mine/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_mine) " "Found design unit 1: dspba_library_package (fir_mine)" {  } { { "FIR_mine/dspba_library_package.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir_mine/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325301 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325301 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325301 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325301 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325301 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_mine/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_mine) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_mine)" {  } { { "FIR_mine/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "FIR_mine/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_mine/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_mine) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_mine)" {  } { { "FIR_mine/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325316 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325321 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325325 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "FIR_mine/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325332 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "FIR_mine/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_mine/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FIR_mine/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/fir_mine_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_mine_0002_rtl_core-normal " "Found design unit 1: FIR_mine_0002_rtl_core-normal" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325344 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine_0002_rtl_core " "Found entity 1: FIR_mine_0002_rtl_core" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/fir_mine_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_mine_0002_ast-struct " "Found design unit 1: FIR_mine_0002_ast-struct" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325349 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine_0002_ast " "Found entity 1: FIR_mine_0002_ast" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/fir_mine_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_mine_0002-syn " "Found design unit 1: FIR_mine_0002-syn" {  } { { "FIR_mine/FIR_mine_0002.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325353 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine_0002 " "Found entity 1: FIR_mine_0002" {  } { { "FIR_mine/FIR_mine_0002.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325353 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \")\" filter_my.sv(107) " "Verilog HDL syntax error at filter_my.sv(107) near text: \"input\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 107 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1578891325356 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "filter_my filter_my.sv(1) " "Ignored design unit \"filter_my\" at filter_my.sv(1) due to previous errors" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1578891325357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_my.sv 0 0 " "Found 0 design units, including 0 entities, in source file filter_my.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_fsm " "Found entity 1: filter_fsm" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891325364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325470 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578891325622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 13 11:55:25 2020 " "Processing ended: Mon Jan 13 11:55:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578891325622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578891325622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578891325622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891325622 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891326295 ""}
