#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 23 15:08:49 2023
# Process ID: 25668
# Current directory: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2732 C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_1\Lab_1.xpr
# Log file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/vivado.log
# Journal file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\ip_repo\genadder_1.0\component.xml}
ipx::unload_core c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/genadder_1.0/component.xml
open_bd_design {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/Lab_1.bd}
create_peripheral xilinx.com user genadder 1 -dir C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/ip_repo
add_peripheral_interface A -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:genadder:1]
add_peripheral_interface B -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:genadder:1]
add_peripheral_interface C -interface_mode master -axi_type lite [ipx::find_open_core xilinx.com:user:genadder:1]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:genadder:1]
write_peripheral [ipx::find_open_core xilinx.com:user:genadder:1]
set_property  ip_repo_paths  {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/ip_repo/genadder_1 C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/genadder_1.0 C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1_repo/resources/adder C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1_repo/ip_repo} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:genadder:1 genadder_0
endgroup
ipx::edit_ip_in_project -upgrade true -name genadder_v1_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.tmp/genadder_v1_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/ip_repo/genadder_1/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/ip_repo/genadder_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  Lab_1_genadder_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Lab_1_genadder_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/genadder_0/A} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins genadder_0/A]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/genadder_0/B} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins genadder_0/B]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/genadder_0/C} Slave {/axi_regmap_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins genadder_0/C]
endgroup
ipx::edit_ip_in_project -upgrade true -name genadder_v1_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.tmp/genadder_v1_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/ip_repo/genadder_1/component.xml
update_compile_order -fileset sources_1
close_project
set_property location {4 1244 -424} [get_bd_cells genadder_0]
report_ip_status -name ip_status 
startgroup
connect_bd_net [get_bd_pins genadder_0/A] [get_bd_pins axi_regmap_0/REG0_OUT]
connect_bd_net [get_bd_pins axi_regmap_0/REG0_OUT] [get_bd_pins genadder_0/B]
endgroup
undo
connect_bd_net [get_bd_pins genadder_0/A] [get_bd_pins axi_regmap_0/REG0_OUT]
connect_bd_net [get_bd_pins genadder_0/B] [get_bd_pins axi_regmap_0/REG1_OUT]
ipx::edit_ip_in_project -upgrade true -name genadder_v1_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.tmp/genadder_v1_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/ip_repo/genadder_1/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/ip_repo/genadder_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:genadder:1 [get_ips  Lab_1_genadder_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Lab_1_genadder_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets genadder_0_C] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells genadder_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name adder_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.tmp/adder_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1_repo/resources/adder/component.xml
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
