<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/globalDefinitions_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="gc/shenandoah/shenandoahBarrierSetAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_x86_32.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/globalDefinitions_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1 /*
<span class="line-modified"> 2  * Copyright (c) 1999, 2019, Oracle and/or its affiliates. All rights reserved.</span>
 3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 4  *
 5  * This code is free software; you can redistribute it and/or modify it
 6  * under the terms of the GNU General Public License version 2 only, as
 7  * published by the Free Software Foundation.
 8  *
 9  * This code is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12  * version 2 for more details (a copy is included in the LICENSE file that
13  * accompanied this code).
14  *
15  * You should have received a copy of the GNU General Public License version
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  *
23  */
24 
25 #ifndef CPU_X86_GLOBALDEFINITIONS_X86_HPP
26 #define CPU_X86_GLOBALDEFINITIONS_X86_HPP
27 
28 const int StackAlignmentInBytes  = 16;
29 
30 // Indicates whether the C calling conventions require that
31 // 32-bit integer argument values are extended to 64 bits.
32 const bool CCallingConventionRequiresIntsAsLongs = false;
33 
34 #define SUPPORTS_NATIVE_CX8
35 
36 #define CPU_MULTI_COPY_ATOMIC
37 
38 // The expected size in bytes of a cache line, used to pad data structures.
39 #if defined(TIERED)
40   #ifdef _LP64
41     // tiered, 64-bit, large machine
42     #define DEFAULT_CACHE_LINE_SIZE 128

43   #else
44     // tiered, 32-bit, medium machine
45     #define DEFAULT_CACHE_LINE_SIZE 64
46   #endif
47 #elif defined(COMPILER1)
48   // pure C1, 32-bit, small machine
49   // i486 was the last Intel chip with 16-byte cache line size
50   #define DEFAULT_CACHE_LINE_SIZE 32
51 #elif defined(COMPILER2)
52   #ifdef _LP64
53     // pure C2, 64-bit, large machine
54     #define DEFAULT_CACHE_LINE_SIZE 128

55   #else
56     // pure C2, 32-bit, medium machine
57     #define DEFAULT_CACHE_LINE_SIZE 64
58   #endif
59 #endif
60 
61 #if defined(COMPILER2)
62 // Include Restricted Transactional Memory lock eliding optimization
63 #define INCLUDE_RTM_OPT 1
64 #endif
65 
66 #if defined(LINUX) || defined(SOLARIS) || defined(__APPLE__)
67 #define SUPPORT_RESERVED_STACK_AREA
68 #endif
69 
70 #define THREAD_LOCAL_POLL
71 
72 #endif // CPU_X86_GLOBALDEFINITIONS_X86_HPP
</pre>
</td>
<td>
<hr />
<pre>
 1 /*
<span class="line-modified"> 2  * Copyright (c) 1999, 2020, Oracle and/or its affiliates. All rights reserved.</span>
 3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 4  *
 5  * This code is free software; you can redistribute it and/or modify it
 6  * under the terms of the GNU General Public License version 2 only, as
 7  * published by the Free Software Foundation.
 8  *
 9  * This code is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12  * version 2 for more details (a copy is included in the LICENSE file that
13  * accompanied this code).
14  *
15  * You should have received a copy of the GNU General Public License version
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  *
23  */
24 
25 #ifndef CPU_X86_GLOBALDEFINITIONS_X86_HPP
26 #define CPU_X86_GLOBALDEFINITIONS_X86_HPP
27 
28 const int StackAlignmentInBytes  = 16;
29 
30 // Indicates whether the C calling conventions require that
31 // 32-bit integer argument values are extended to 64 bits.
32 const bool CCallingConventionRequiresIntsAsLongs = false;
33 
34 #define SUPPORTS_NATIVE_CX8
35 
36 #define CPU_MULTI_COPY_ATOMIC
37 
38 // The expected size in bytes of a cache line, used to pad data structures.
39 #if defined(TIERED)
40   #ifdef _LP64
41     // tiered, 64-bit, large machine
42     #define DEFAULT_CACHE_LINE_SIZE 128
<span class="line-added">43     #define OM_CACHE_LINE_SIZE 64</span>
44   #else
45     // tiered, 32-bit, medium machine
46     #define DEFAULT_CACHE_LINE_SIZE 64
47   #endif
48 #elif defined(COMPILER1)
49   // pure C1, 32-bit, small machine
50   // i486 was the last Intel chip with 16-byte cache line size
51   #define DEFAULT_CACHE_LINE_SIZE 32
52 #elif defined(COMPILER2)
53   #ifdef _LP64
54     // pure C2, 64-bit, large machine
55     #define DEFAULT_CACHE_LINE_SIZE 128
<span class="line-added">56     #define OM_CACHE_LINE_SIZE 64</span>
57   #else
58     // pure C2, 32-bit, medium machine
59     #define DEFAULT_CACHE_LINE_SIZE 64
60   #endif
61 #endif
62 
63 #if defined(COMPILER2)
64 // Include Restricted Transactional Memory lock eliding optimization
65 #define INCLUDE_RTM_OPT 1
66 #endif
67 
68 #if defined(LINUX) || defined(SOLARIS) || defined(__APPLE__)
69 #define SUPPORT_RESERVED_STACK_AREA
70 #endif
71 
72 #define THREAD_LOCAL_POLL
73 
74 #endif // CPU_X86_GLOBALDEFINITIONS_X86_HPP
</pre>
</td>
</tr>
</table>
<center><a href="gc/shenandoah/shenandoahBarrierSetAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_x86_32.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>