// Seed: 1598737598
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    output uwire id_4,
    output wire id_5,
    input wire id_6,
    output supply0 id_7,
    input wand id_8,
    input supply0 id_9,
    output tri1 id_10
    , id_18,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16
);
  logic id_19;
  ;
  wire id_20;
  assign module_1.id_16 = 0;
  logic [1 : 1] id_21;
endmodule
module module_1 #(
    parameter id_10 = 32'd54,
    parameter id_3  = 32'd43,
    parameter id_7  = 32'd98
) (
    output tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire _id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    input wand _id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri _id_10,
    output tri1 id_11
);
  logic [1 : id_7] id_13 = 1, id_14;
  wire [-1 : id_3] id_15 = !id_4;
  always disable id_16;
  tri1 [id_10 : -1  <  1] id_17 = -1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_5,
      id_2,
      id_8,
      id_8,
      id_6,
      id_8,
      id_9,
      id_9,
      id_11,
      id_9,
      id_9,
      id_1,
      id_9,
      id_4,
      id_1
  );
endmodule
