
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: _109_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _115_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.011503    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000174    0.000087    0.000087 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018917    0.030406    0.075315    0.075402 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.030407    0.000186    0.075588 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.014733    0.027660    0.080728    0.156316 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.027660    0.000170    0.156486 ^ _109_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.013801    0.061171    0.257942    0.414428 v _109_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net14 (net)
                      0.061171    0.000179    0.414608 v _062_/A (sky130_fd_sc_hd__xor2_1)
     3    0.008266    0.060449    0.125110    0.539718 v _062_/X (sky130_fd_sc_hd__xor2_1)
                                                         _015_ (net)
                      0.060449    0.000049    0.539767 v _067_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.009113    0.044801    0.134760    0.674527 v _067_/X (sky130_fd_sc_hd__o21a_1)
                                                         _019_ (net)
                      0.044801    0.000048    0.674575 v _080_/A1 (sky130_fd_sc_hd__o31ai_2)
     4    0.012481    0.234108    0.245584    0.920159 ^ _080_/Y (sky130_fd_sc_hd__o31ai_2)
                                                         _030_ (net)
                      0.234108    0.000147    0.920305 ^ _098_/A1 (sky130_fd_sc_hd__a31o_1)
     3    0.010062    0.079052    0.129905    1.050211 ^ _098_/X (sky130_fd_sc_hd__a31o_1)
                                                         _046_ (net)
                      0.079052    0.000157    1.050368 ^ _103_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.005041    0.051408    0.052221    1.102589 v _103_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         _050_ (net)
                      0.051408    0.000038    1.102627 v _105_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.002612    0.035484    0.084382    1.187008 v _105_/Y (sky130_fd_sc_hd__xnor2_1)
                                                         _052_ (net)
                      0.035484    0.000024    1.187032 v _107_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.002631    0.023295    0.110121    1.297153 v _107_/X (sky130_fd_sc_hd__a21o_1)
                                                         _007_ (net)
                      0.023295    0.000024    1.297178 v _115_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.297178   data arrival time

                                  4.300000    4.300000   clock clk (rise edge)
                                  0.000000    4.300000   clock source latency
     1    0.011503    0.000000    0.000000    4.300000 ^ clk (in)
                                                         clk (net)
                      0.000174    0.000087    4.300086 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018917    0.030406    0.075316    4.375402 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.030407    0.000171    4.375573 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.011500    0.025518    0.078531    4.454105 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.025518    0.000049    4.454154 ^ _115_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.000000    4.454154   clock reconvergence pessimism
                                 -0.069959    4.384195   library setup time
                                              4.384195   data required time
---------------------------------------------------------------------------------------------
                                              4.384195   data required time
                                             -1.297178   data arrival time
---------------------------------------------------------------------------------------------
                                              3.087017   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 12 input ports missing set_input_delay.
  data[0]
  data[1]
  data[2]
  data[3]
  data[4]
  data[5]
  data[6]
  data[7]
  enable
  preload
  resetn
  up_down
Warning: There are 8 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
  count[3]
  count[4]
  count[5]
  count[6]
  count[7]
