{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730883575435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730883575435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 19:59:35 2024 " "Processing started: Wed Nov  6 19:59:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730883575435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883575435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883575435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730883575638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730883575638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FourDigitSSD.bdf " "Can't analyze file -- file FourDigitSSD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580442 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sequencer.bdf " "Can't analyze file -- file Sequencer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580444 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sept4x1Mutiplexer.bdf " "Can't analyze file -- file Sept4x1Mutiplexer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580446 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX4-1.bdf " "Can't analyze file -- file MUX4-1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580447 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decoder2to4.bdf " "Can't analyze file -- file Decoder2to4.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580449 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexToSSDBus.bdf " "Can't analyze file -- file HexToSSDBus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580451 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexToSSD.bdf " "Can't analyze file -- file HexToSSD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580453 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debouncer.bdf " "Can't analyze file -- file Debouncer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580454 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "writemem.v " "Can't analyze file -- file writemem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580456 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "readmem.v " "Can't analyze file -- file readmem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580458 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGADriver.v " "Can't analyze file -- file VGADriver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ClkDivider.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CheckeredPattern.v " "Can't analyze file -- file CheckeredPattern.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasystem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgasystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGASystem " "Found entity 1: VGASystem" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_thirds.v 1 1 " "Found 1 design units, including 1 entities, in source file color_thirds.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_Thirds " "Found entity 1: color_Thirds" {  } { { "color_thirds.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/color_thirds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_master.sv " "Can't analyze file -- file i2c_master.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580467 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_wrapper.v " "Can't analyze file -- file i2c_wrapper.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883580468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorvgadriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file colorvgadriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 colorVGADriver " "Found entity 1: colorVGADriver" {  } { { "colorVGADriver.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/colorVGADriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagebytes.v 1 1 " "Found 1 design units, including 1 entities, in source file storagebytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 StorageBytes " "Found entity 1: StorageBytes" {  } { { "StorageBytes.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580470 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SDRAMContoller.v(166) " "Verilog HDL warning at SDRAMContoller.v(166): extended using \"x\" or \"z\"" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730883580471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramcontoller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramcontoller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offsettracker.v 1 1 " "Found 1 design units, including 1 entities, in source file offsettracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 offsetTracker " "Found entity 1: offsetTracker" {  } { { "offsetTracker.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/offsetTracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrwriter.v 1 1 " "Found 1 design units, including 1 entities, in source file addrwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddrWriter " "Found entity 1: AddrWriter" {  } { { "AddrWriter.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/AddrWriter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitshift.v 1 1 " "Found 1 design units, including 1 entities, in source file bitshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitshift " "Found entity 1: bitshift" {  } { { "bitshift.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/bitshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file readbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 readBytes " "Found entity 1: readBytes" {  } { { "readBytes.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/readBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagemodule.v 1 1 " "Found 1 design units, including 1 entities, in source file storagemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 StorageModule " "Found entity 1: StorageModule" {  } { { "StorageModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580476 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OutputModule.v(12) " "Verilog HDL information at OutputModule.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "OutputModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/OutputModule.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730883580477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputModule " "Found entity 1: OutputModule" {  } { { "OutputModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/OutputModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagebytes2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file storagebytes2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StorageBytes2 " "Found entity 1: StorageBytes2" {  } { { "StorageBytes2.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "straightlineoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file straightlineoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 StraightLineOutput " "Found entity 1: StraightLineOutput" {  } { { "StraightLineOutput.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StraightLineOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGASystem " "Elaborating entity \"VGASystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730883580501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DRAM_DQM\[1..0\] " "Pin \"DRAM_DQM\[1..0\]\" is missing source" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 752 1008 1192 768 "DRAM_DQM\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1730883580501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorVGADriver colorVGADriver:inst1 " "Elaborating entity \"colorVGADriver\" for hierarchy \"colorVGADriver:inst1\"" {  } { { "VGASystem.bdf" "inst1" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 32 480 616 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver colorVGADriver:inst1\|vga_driver:inst " "Elaborating entity \"vga_driver\" for hierarchy \"colorVGADriver:inst1\|vga_driver:inst\"" {  } { { "colorVGADriver.bdf" "inst" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/colorVGADriver.bdf" { { 112 504 672 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(35) " "Verilog HDL assignment warning at vga_driver.v(35): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/vga_driver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883580503 "|VGASystem|colorVGADriver:inst1|vga_driver:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(49) " "Verilog HDL assignment warning at vga_driver.v(49): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/vga_driver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883580503 "|VGASystem|colorVGADriver:inst1|vga_driver:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_Thirds colorVGADriver:inst1\|color_Thirds:inst4 " "Elaborating entity \"color_Thirds\" for hierarchy \"colorVGADriver:inst1\|color_Thirds:inst4\"" {  } { { "colorVGADriver.bdf" "inst4" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/colorVGADriver.bdf" { { 160 696 872 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:inst2 " "Elaborating entity \"ip\" for hierarchy \"ip:inst2\"" {  } { { "VGASystem.bdf" "inst2" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 16 296 448 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "altpll_component" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:inst2\|altpll:altpll_component " "Instantiated megafunction \"ip:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883580532 ""}  } { { "ClkDivider.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730883580532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883580557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883580557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readBytes readBytes:inst13 " "Elaborating entity \"readBytes\" for hierarchy \"readBytes:inst13\"" {  } { { "VGASystem.bdf" "inst13" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 504 1176 1352 584 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 readBytes.v(12) " "Verilog HDL assignment warning at readBytes.v(12): truncated value with size 32 to match size of target (4)" {  } { { "readBytes.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/readBytes.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883580559 "|VGASystem|readBytes:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:inst5 " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:inst5\"" {  } { { "VGASystem.bdf" "inst5" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 504 696 920 776 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StorageBytes2 StorageBytes2:inst " "Elaborating entity \"StorageBytes2\" for hierarchy \"StorageBytes2:inst\"" {  } { { "VGASystem.bdf" "inst" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 304 216 448 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StorageModule StorageBytes2:inst\|StorageModule:inst " "Elaborating entity \"StorageModule\" for hierarchy \"StorageBytes2:inst\|StorageModule:inst\"" {  } { { "StorageBytes2.bdf" "inst" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes2.bdf" { { 168 320 544 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputModule StorageBytes2:inst\|OutputModule:inst2 " "Elaborating entity \"OutputModule\" for hierarchy \"StorageBytes2:inst\|OutputModule:inst2\"" {  } { { "StorageBytes2.bdf" "inst2" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes2.bdf" { { 152 576 832 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 OutputModule.v(16) " "Verilog HDL assignment warning at OutputModule.v(16): truncated value with size 32 to match size of target (9)" {  } { { "OutputModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/OutputModule.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883580566 "|VGASystem|StorageBytes2:inst|OutputModule:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StraightLineOutput StraightLineOutput:inst4 " "Elaborating entity \"StraightLineOutput\" for hierarchy \"StraightLineOutput:inst4\"" {  } { { "VGASystem.bdf" "inst4" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 760 32 208 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 StraightLineOutput.v(12) " "Verilog HDL assignment warning at StraightLineOutput.v(12): truncated value with size 32 to match size of target (16)" {  } { { "StraightLineOutput.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StraightLineOutput.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883580566 "|VGASystem|StraightLineOutput:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrWriter AddrWriter:inst9 " "Elaborating entity \"AddrWriter\" for hierarchy \"AddrWriter:inst9\"" {  } { { "VGASystem.bdf" "inst9" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 552 240 440 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offsetTracker offsetTracker:inst6 " "Elaborating entity \"offsetTracker\" for hierarchy \"offsetTracker:inst6\"" {  } { { "VGASystem.bdf" "inst6" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 216 232 400 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 offsetTracker.v(12) " "Verilog HDL assignment warning at offsetTracker.v(12): truncated value with size 32 to match size of target (10)" {  } { { "offsetTracker.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/offsetTracker.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883580568 "|VGASystem|offsetTracker:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitshift bitshift:inst12 " "Elaborating entity \"bitshift\" for hierarchy \"bitshift:inst12\"" {  } { { "VGASystem.bdf" "inst12" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 368 40 120 528 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883580568 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[15\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[15\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[14\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[14\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[13\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[13\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[12\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[12\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[11\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[11\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[10\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[10\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[9\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[9\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[8\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[8\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[7\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[7\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[6\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[6\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[5\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[5\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[4\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[4\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[3\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[3\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[2\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[2\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[1\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[1\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[0\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[0\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883581132 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730883581132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_B GND " "Pin \"out_B\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 160 688 864 176 "out_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883581447 "|VGASystem|out_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CKE VCC " "Pin \"SD_CKE\" is stuck at VCC" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 632 1016 1192 648 "SD_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883581447 "|VGASystem|SD_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_cs GND " "Pin \"SD_cs\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 656 1016 1192 672 "SD_cs" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883581447 "|VGASystem|SD_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 752 1008 1192 768 "DRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883581447 "|VGASystem|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 752 1008 1192 768 "DRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883581447 "|VGASystem|DRAM_DQM[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730883581447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730883581506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/output_files/VGASystem.map.smsg " "Generated suppressed messages file C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/output_files/VGASystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883582990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730883583074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883583074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1167 " "Implemented 1167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730883583136 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730883583136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1136 " "Implemented 1136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730883583136 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730883583136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730883583136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730883583158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 19:59:43 2024 " "Processing ended: Wed Nov  6 19:59:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730883583158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730883583158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730883583158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883583158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730883584116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730883584116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 19:59:43 2024 " "Processing started: Wed Nov  6 19:59:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730883584116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730883584116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730883584116 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730883584173 ""}
{ "Info" "0" "" "Project  = VGASystem" {  } {  } 0 0 "Project  = VGASystem" 0 0 "Fitter" 0 0 1730883584174 ""}
{ "Info" "0" "" "Revision = VGASystem" {  } {  } 0 0 "Revision = VGASystem" 0 0 "Fitter" 0 0 1730883584174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730883584234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730883584235 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGASystem EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"VGASystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730883584242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730883584275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730883584275 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1730883584302 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1730883584302 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730883584344 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730883584347 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730883584408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730883584408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730883584408 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730883584408 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 1964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730883584410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 1966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730883584410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 1968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730883584410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 1970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730883584410 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730883584410 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730883584411 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 30 " "No exact pin location assignment(s) for 18 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1730883584569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGASystem.sdc " "Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730883584726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730883584726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730883584728 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730883584735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1730883584735 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730883584735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730883584799 ""}  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 40 0 176 56 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 1956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730883584799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730883584799 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730883584799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "colorVGADriver:inst1\|vga_driver:inst\|vsync  " "Automatically promoted node colorVGADriver:inst1\|vga_driver:inst\|vsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vsync~output " "Destination node Vsync~output" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 80 696 872 96 "Vsync" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730883584799 ""}  } { { "vga_driver.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/vga_driver.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730883584799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inRST~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node inRST~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|command\[3\] " "Destination node sdram_controller:inst5\|command\[3\]" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state_cnt\[0\] " "Destination node sdram_controller:inst5\|state_cnt\[0\]" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state_cnt\[1\] " "Destination node sdram_controller:inst5\|state_cnt\[1\]" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state_cnt\[2\] " "Destination node sdram_controller:inst5\|state_cnt\[2\]" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state_cnt\[3\] " "Destination node sdram_controller:inst5\|state_cnt\[3\]" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|command~0 " "Destination node sdram_controller:inst5\|command~0" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state\[2\]~2 " "Destination node sdram_controller:inst5\|state\[2\]~2" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state\[0\]~5 " "Destination node sdram_controller:inst5\|state\[0\]~5" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state\[3\]~12 " "Destination node sdram_controller:inst5\|state\[3\]~12" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:inst5\|state\[4\]~16 " "Destination node sdram_controller:inst5\|state\[4\]~16" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730883584799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1730883584799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730883584799 ""}  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 88 0 176 104 "inRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 0 { 0 ""} 0 1955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730883584799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730883584952 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730883584953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730883584953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730883584954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730883584956 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730883584958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730883584958 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730883584959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730883584995 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730883584996 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730883584996 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1730883584998 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1730883584998 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1730883584998 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 9 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 5 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730883584998 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1730883584998 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1730883584998 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b0 " "Node \"b0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1 " "Node \"display1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2 " "Node \"display2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3 " "Node \"display3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4 " "Node \"display4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segA " "Node \"segA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segB " "Node \"segB\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segC " "Node \"segC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segD " "Node \"segD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segE " "Node \"segE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segF " "Node \"segF\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segG " "Node \"segG\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730883585021 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1730883585021 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730883585021 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730883585025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730883585308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730883585460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730883585469 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730883587316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730883587316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730883587520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.5% " "4e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1730883587985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730883588117 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730883588117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730883588807 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730883588807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730883588810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730883588883 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730883588891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730883589014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730883589015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730883589165 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730883589471 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1730883589620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/output_files/VGASystem.fit.smsg " "Generated suppressed messages file C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/output_files/VGASystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730883589674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5993 " "Peak virtual memory: 5993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730883589912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 19:59:49 2024 " "Processing ended: Wed Nov  6 19:59:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730883589912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730883589912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730883589912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730883589912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730883590763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730883590763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 19:59:50 2024 " "Processing started: Wed Nov  6 19:59:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730883590763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730883590763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730883590763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730883590941 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730883591100 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730883591109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730883591193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 19:59:51 2024 " "Processing ended: Wed Nov  6 19:59:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730883591193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730883591193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730883591193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730883591193 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730883591819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730883592146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730883592147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 19:59:51 2024 " "Processing started: Wed Nov  6 19:59:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730883592147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGASystem -c VGASystem " "Command: quartus_sta VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730883592208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730883592290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730883592290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592325 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGASystem.sdc " "Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730883592449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592450 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730883592451 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730883592451 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592452 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " "create_clock -period 1.000 -name colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730883592452 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592452 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592457 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730883592458 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730883592462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730883592487 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730883592487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.513 " "Worst-case setup slack is -4.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.513             -65.495 CLK  " "   -4.513             -65.495 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.626            -893.818 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -2.626            -893.818 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.540             -19.523 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.540             -19.523 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.023 " "Worst-case hold slack is -0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -0.023              -0.023 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLK  " "    0.453               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.466               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730883592494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730883592495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -713.760 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -1.487            -713.760 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.756               0.000 CLK  " "    9.756               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.721               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.721               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592497 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.078 ns " "Worst Case Available Settling Time: 34.078 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592533 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592533 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730883592536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730883592549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730883592729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730883592788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730883592788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.202 " "Worst-case setup slack is -4.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.202             -60.778 CLK  " "   -4.202             -60.778 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.408            -815.233 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -2.408            -815.233 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.076             -15.564 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.076             -15.564 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.735 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -0.110              -0.735 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK  " "    0.401               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.417               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730883592799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730883592802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -713.760 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -1.487            -713.760 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.722               0.000 CLK  " "    9.722               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.717               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592804 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.377 ns " "Worst Case Available Settling Time: 34.377 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592848 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592848 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730883592852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730883592927 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730883592927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.348 " "Worst-case setup slack is -1.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348             -18.554 CLK  " "   -1.348             -18.554 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021              -7.481 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.021              -7.481 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709            -161.620 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -0.709            -161.620 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "    0.020               0.000 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.193               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730883592939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730883592943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -480.000 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\]  " "   -1.000            -480.000 colorVGADriver:inst1\|vga_driver:inst\|v_count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.418               0.000 CLK  " "    9.418               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.798               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.798               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730883592946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730883592946 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.342 ns " "Worst Case Available Settling Time: 37.342 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730883592995 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730883592995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730883593213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730883593213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730883593263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 19:59:53 2024 " "Processing ended: Wed Nov  6 19:59:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730883593263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730883593263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730883593263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730883593263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1730883594084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730883594084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 19:59:54 2024 " "Processing started: Wed Nov  6 19:59:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730883594084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730883594084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730883594084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1730883594330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGASystem.vo C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/simulation/questa/ simulation " "Generated file VGASystem.vo in folder \"C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730883594426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730883594442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 19:59:54 2024 " "Processing ended: Wed Nov  6 19:59:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730883594442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730883594442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730883594442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730883594442 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730883595065 ""}
