

================================================================
== Vivado HLS Report for 'dut_calc_svd'
================================================================
* Date:           Tue Dec  6 06:53:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  327|  327|  327|  327|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |                                         |                              |  Latency  |  Interval | Pipeline |
        |                 Instance                |            Module            | min | max | min | max |   Type   |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |grp_dut_calc_angle_float_float_s_fu_101  |dut_calc_angle_float_float_s  |  118|  118|    1|    1| function |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |  325|  325|       186|         20|          1|     8|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    543|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     31|    6603|  10878|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    897|
|Register         |        -|      -|    2124|    385|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     31|    8727|  12703|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     14|       8|     23|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |grp_dut_calc_angle_float_float_s_fu_101   |dut_calc_angle_float_float_s          |        0|     21|  5841|  9217|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U33  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U34  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fcmp_32ns_32ns_1_1_U37                |dut_fcmp_32ns_32ns_1_1                |        0|      0|    66|   239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U35       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U36       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                     |                                      |        0|     31|  6603| 10878|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |proc_1_fu_235_p2      |     +    |      0|  0|   4|           4|           1|
    |ap_sig_1180           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_322            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_336            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_339            |    and   |      0|  0|   1|           1|           1|
    |tmp_10_fu_418_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_333_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_229_p2    |   icmp   |      0|  0|   2|           4|           5|
    |notlhs2_fu_400_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_315_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs3_fu_406_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_321_p2      |   icmp   |      0|  0|   8|          23|           1|
    |tmp_3_fu_327_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_412_p2       |    or    |      0|  0|   1|           1|           1|
    |vw_int_3_fu_369_p3    |  select  |      0|  0|  32|           1|          32|
    |vx_int_fu_376_p3      |  select  |      0|  0|  32|           1|          32|
    |vy_int_2_fu_441_p3    |  select  |      0|  0|  32|           1|          32|
    |vz_int_fu_447_p3      |  select  |      0|  0|  32|           1|          32|
    |w_out_3_fu_348_p3     |  select  |      0|  0|  32|           1|          32|
    |z_out_3_fu_433_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_4_neg_fu_244_p2   |    xor   |      0|  0|  45|          32|          33|
    |tmp_neg_fu_258_p2     |    xor   |      0|  0|  45|          32|          33|
    |uy_int_neg_fu_286_p2  |    xor   |      0|  0|  45|          32|          33|
    |vw_int_neg_fu_359_p2  |    xor   |      0|  0|  45|          32|          33|
    |vy_int_neg_fu_272_p2  |    xor   |      0|  0|  45|          32|          33|
    |w_out_neg_fu_338_p2   |    xor   |      0|  0|  45|          32|          33|
    |z_out_neg_fu_423_p2   |    xor   |      0|  0|  45|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 543|         308|         443|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |   18|         23|    1|         23|
    |ap_reg_ppiten_pp0_it9                        |    1|          2|    1|          2|
    |grp_dut_calc_angle_float_float_s_fu_101_A_i  |   32|          3|   32|         96|
    |grp_dut_calc_angle_float_float_s_fu_101_A_r  |   32|          3|   32|         96|
    |grp_fu_107_opcode                            |    2|          3|    2|          6|
    |grp_fu_107_p0                                |   64|         11|   32|        352|
    |grp_fu_107_p1                                |   96|         13|   32|        416|
    |grp_fu_111_opcode                            |    2|          3|    2|          6|
    |grp_fu_111_p0                                |   32|          6|   32|        192|
    |grp_fu_111_p1                                |   32|          6|   32|        192|
    |grp_fu_115_p0                                |   96|         13|   32|        416|
    |grp_fu_115_p1                                |   96|         12|   32|        384|
    |grp_fu_119_p0                                |   96|         12|   32|        384|
    |grp_fu_119_p1                                |   96|         14|   32|        448|
    |grp_fu_123_p0                                |   32|          3|   32|         96|
    |proc_phi_fu_94_p4                            |    4|          2|    4|          8|
    |proc_reg_90                                  |    4|          2|    4|          8|
    |strm_in_V_blk_n                              |    1|          2|    1|          2|
    |strm_out_V_blk_n                             |    1|          2|    1|          2|
    |strm_out_V_din                               |  160|         17|   32|        544|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  897|        152|  400|       3673|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  22|   0|   22|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                    |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_42_reg_589_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_43_reg_598_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_57_reg_645_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_58_reg_650_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_59_reg_655_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_60_reg_660_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_uy_int_reg_613_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_1_reg_581_pp0_iter7  |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_reg_606_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_vz_int_1_reg_572_pp0_iter7  |  32|   0|   32|          0|
    |cosA_half_reg_536                        |  32|   0|   32|          0|
    |cosB_half_reg_550                        |  32|   0|   32|          0|
    |exitcond_reg_454                         |   1|   0|    1|          0|
    |proc_1_reg_458                           |   4|   0|    4|          0|
    |proc_reg_90                              |   4|   0|    4|          0|
    |reg_136                                  |  32|   0|   32|          0|
    |reg_143                                  |  32|   0|   32|          0|
    |reg_149                                  |  32|   0|   32|          0|
    |reg_156                                  |  32|   0|   32|          0|
    |reg_161                                  |  32|   0|   32|          0|
    |reg_167                                  |  32|   0|   32|          0|
    |reg_174                                  |  32|   0|   32|          0|
    |reg_180                                  |  32|   0|   32|          0|
    |reg_186                                  |  32|   0|   32|          0|
    |reg_192                                  |  32|   0|   32|          0|
    |reg_198                                  |  32|   0|   32|          0|
    |reg_204                                  |  32|   0|   32|          0|
    |reg_209                                  |  32|   0|   32|          0|
    |reg_214                                  |  32|   0|   32|          0|
    |reg_219                                  |  32|   0|   32|          0|
    |reg_224                                  |  32|   0|   32|          0|
    |sinA_half_reg_543                        |  32|   0|   32|          0|
    |sinB_half_reg_556                        |  32|   0|   32|          0|
    |tmp_3_i5_i_reg_625                       |  32|   0|   32|          0|
    |tmp_3_i8_i_reg_640                       |  32|   0|   32|          0|
    |tmp_42_reg_589                           |  32|   0|   32|          0|
    |tmp_43_reg_598                           |  32|   0|   32|          0|
    |tmp_4_reg_665                            |   1|   0|    1|          0|
    |tmp_57_reg_645                           |  32|   0|   32|          0|
    |tmp_58_reg_650                           |  32|   0|   32|          0|
    |tmp_59_reg_655                           |  32|   0|   32|          0|
    |tmp_5_reg_675                            |   1|   0|    1|          0|
    |tmp_60_reg_660                           |  32|   0|   32|          0|
    |tmp_62_reg_715                           |  32|   0|   32|          0|
    |tmp_65_reg_463                           |  32|   0|   32|          0|
    |tmp_66_reg_470                           |  32|   0|   32|          0|
    |tmp_67_reg_477                           |  32|   0|   32|          0|
    |tmp_68_reg_484                           |  32|   0|   32|          0|
    |tmp_69_reg_496                           |  32|   0|   32|          0|
    |tmp_70_reg_501                           |  32|   0|   32|          0|
    |tmp_71_reg_506                           |  32|   0|   32|          0|
    |tmp_72_reg_511                           |  32|   0|   32|          0|
    |tmp_73_reg_516                           |  32|   0|   32|          0|
    |tmp_74_reg_521                           |  32|   0|   32|          0|
    |tmp_75_reg_526                           |  32|   0|   32|          0|
    |tmp_76_reg_531                           |  32|   0|   32|          0|
    |tmp_9_reg_670                            |   1|   0|    1|          0|
    |tmp_i4_i_reg_620                         |  32|   0|   32|          0|
    |tmp_i7_i_reg_635                         |  32|   0|   32|          0|
    |u1_1_reg_491                             |  32|   0|   32|          0|
    |uy_int_reg_613                           |  32|   0|   32|          0|
    |vw_int_3_reg_686                         |  32|   0|   32|          0|
    |vx_int_reg_692                           |  32|   0|   32|          0|
    |vy_int_1_reg_581                         |  32|   0|   32|          0|
    |vy_int_2_reg_703                         |  32|   0|   32|          0|
    |vy_int_reg_606                           |  32|   0|   32|          0|
    |vz_int_1_reg_572                         |  32|   0|   32|          0|
    |vz_int_reg_709                           |  32|   0|   32|          0|
    |w_out2_reg_630                           |  32|   0|   32|          0|
    |w_out_3_reg_681                          |  32|   0|   32|          0|
    |z_out_3_reg_698                          |  32|   0|   32|          0|
    |exitcond_reg_454                         |   0|   1|    1|          0|
    |tmp_65_reg_463                           |   0|  32|   32|          0|
    |tmp_66_reg_470                           |   0|  32|   32|          0|
    |tmp_67_reg_477                           |   0|  32|   32|          0|
    |tmp_68_reg_484                           |   0|  32|   32|          0|
    |tmp_69_reg_496                           |   0|  32|   32|          0|
    |tmp_70_reg_501                           |   0|  32|   32|          0|
    |tmp_71_reg_506                           |   0|  32|   32|          0|
    |tmp_72_reg_511                           |   0|  32|   32|          0|
    |tmp_73_reg_516                           |   0|  32|   32|          0|
    |tmp_74_reg_521                           |   0|  32|   32|          0|
    |tmp_75_reg_526                           |   0|  32|   32|          0|
    |tmp_76_reg_531                           |   0|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2124| 385| 2509|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 186


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 188
* Pipeline: 1
  Pipeline-0: II = 20, D = 186, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	188  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	2  / true
188 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45)

ST_1: empty_18 [1/1] 0.00ns
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str46, [1 x i8]* @p_str47, [1 x i8]* @p_str48, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str49)

ST_1: stg_191 [1/1] 1.57ns
:2  br label %1


 <State 2>: 1.88ns
ST_2: proc [1/1] 0.00ns
:0  %proc = phi i4 [ 0, %0 ], [ %proc_1, %_ifconv ]

ST_2: exitcond [1/1] 1.88ns
:1  %exitcond = icmp eq i4 %proc, -8

ST_2: proc_1 [1/1] 0.80ns
:2  %proc_1 = add i4 %proc, 1

ST_2: stg_195 [1/1] 0.00ns
:3  br i1 %exitcond, label %2, label %_ifconv


 <State 3>: 4.38ns
ST_3: tmp_65 [1/1] 4.38ns
_ifconv:4  %tmp_65 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 4>: 4.38ns
ST_4: tmp_66 [1/1] 4.38ns
_ifconv:5  %tmp_66 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 5>: 4.38ns
ST_5: tmp_67 [1/1] 4.38ns
_ifconv:6  %tmp_67 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 8.42ns
ST_6: tmp_68 [1/1] 4.38ns
_ifconv:7  %tmp_68 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_6: u2 [5/5] 8.20ns
_ifconv:9  %u2 = fadd float %tmp_67, %tmp_66

ST_6: u2_1 [5/5] 8.42ns
_ifconv:14  %u2_1 = fsub float %tmp_67, %tmp_66


 <State 7>: 8.42ns
ST_7: u1 [5/5] 8.20ns
_ifconv:8  %u1 = fsub float %tmp_68, %tmp_65

ST_7: u2 [4/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_67, %tmp_66

ST_7: u1_1 [5/5] 8.42ns
_ifconv:13  %u1_1 = fadd float %tmp_68, %tmp_65

ST_7: u2_1 [4/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_67, %tmp_66


 <State 8>: 7.26ns
ST_8: u1 [4/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_68, %tmp_65

ST_8: u2 [3/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_67, %tmp_66

ST_8: u1_1 [4/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_68, %tmp_65

ST_8: u2_1 [3/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_67, %tmp_66


 <State 9>: 7.26ns
ST_9: u1 [3/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_68, %tmp_65

ST_9: u2 [2/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_67, %tmp_66

ST_9: u1_1 [3/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_68, %tmp_65

ST_9: u2_1 [2/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_67, %tmp_66


 <State 10>: 7.26ns
ST_10: u1 [2/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_68, %tmp_65

ST_10: u2 [1/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_67, %tmp_66

ST_10: u1_1 [2/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_68, %tmp_65

ST_10: u2_1 [1/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_67, %tmp_66


 <State 11>: 7.26ns
ST_11: u1 [1/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_68, %tmp_65

ST_11: u1_1 [1/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_68, %tmp_65


 <State 12>: 7.83ns
ST_12: call_ret [119/119] 7.83ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)


 <State 13>: 8.16ns
ST_13: call_ret [118/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_13: call_ret1 [119/119] 7.83ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 14>: 8.16ns
ST_14: call_ret [117/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_14: call_ret1 [118/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 15>: 8.16ns
ST_15: call_ret [116/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_15: call_ret1 [117/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_15: tmp_69 [1/1] 4.38ns
_ifconv:99  %tmp_69 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 16>: 8.16ns
ST_16: call_ret [115/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_16: call_ret1 [116/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_16: tmp_70 [1/1] 4.38ns
_ifconv:100  %tmp_70 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 17>: 8.16ns
ST_17: call_ret [114/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_17: call_ret1 [115/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_17: tmp_71 [1/1] 4.38ns
_ifconv:101  %tmp_71 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 18>: 8.16ns
ST_18: call_ret [113/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_18: call_ret1 [114/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_18: tmp_72 [1/1] 4.38ns
_ifconv:102  %tmp_72 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 19>: 8.16ns
ST_19: call_ret [112/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_19: call_ret1 [113/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_19: tmp_73 [1/1] 4.38ns
_ifconv:103  %tmp_73 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 20>: 8.16ns
ST_20: call_ret [111/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_20: call_ret1 [112/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_20: tmp_74 [1/1] 4.38ns
_ifconv:104  %tmp_74 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 21>: 8.16ns
ST_21: call_ret [110/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_21: call_ret1 [111/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_21: tmp_75 [1/1] 4.38ns
_ifconv:105  %tmp_75 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 22>: 8.16ns
ST_22: call_ret [109/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_22: call_ret1 [110/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_22: tmp_76 [1/1] 4.38ns
_ifconv:106  %tmp_76 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 23>: 8.16ns
ST_23: call_ret [108/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_23: call_ret1 [109/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 24>: 8.16ns
ST_24: call_ret [107/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_24: call_ret1 [108/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 25>: 8.16ns
ST_25: call_ret [106/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_25: call_ret1 [107/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 26>: 8.16ns
ST_26: call_ret [105/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_26: call_ret1 [106/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 27>: 8.16ns
ST_27: call_ret [104/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_27: call_ret1 [105/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 28>: 8.16ns
ST_28: call_ret [103/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_28: call_ret1 [104/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 29>: 8.16ns
ST_29: call_ret [102/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_29: call_ret1 [103/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 30>: 8.16ns
ST_30: call_ret [101/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_30: call_ret1 [102/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 31>: 8.16ns
ST_31: call_ret [100/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_31: call_ret1 [101/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 32>: 8.16ns
ST_32: call_ret [99/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_32: call_ret1 [100/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 33>: 8.16ns
ST_33: call_ret [98/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_33: call_ret1 [99/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 34>: 8.16ns
ST_34: call_ret [97/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_34: call_ret1 [98/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 35>: 8.16ns
ST_35: call_ret [96/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_35: call_ret1 [97/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 36>: 8.16ns
ST_36: call_ret [95/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_36: call_ret1 [96/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 37>: 8.16ns
ST_37: call_ret [94/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_37: call_ret1 [95/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 38>: 8.16ns
ST_38: call_ret [93/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_38: call_ret1 [94/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 39>: 8.16ns
ST_39: call_ret [92/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_39: call_ret1 [93/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 40>: 8.16ns
ST_40: call_ret [91/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_40: call_ret1 [92/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 41>: 8.16ns
ST_41: call_ret [90/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_41: call_ret1 [91/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 42>: 8.16ns
ST_42: call_ret [89/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_42: call_ret1 [90/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 43>: 8.16ns
ST_43: call_ret [88/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_43: call_ret1 [89/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 44>: 8.16ns
ST_44: call_ret [87/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_44: call_ret1 [88/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 45>: 8.16ns
ST_45: call_ret [86/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_45: call_ret1 [87/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 46>: 8.16ns
ST_46: call_ret [85/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_46: call_ret1 [86/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 47>: 8.16ns
ST_47: call_ret [84/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_47: call_ret1 [85/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 48>: 8.16ns
ST_48: call_ret [83/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_48: call_ret1 [84/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 49>: 8.16ns
ST_49: call_ret [82/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_49: call_ret1 [83/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 50>: 8.16ns
ST_50: call_ret [81/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_50: call_ret1 [82/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 51>: 8.16ns
ST_51: call_ret [80/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_51: call_ret1 [81/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 52>: 8.16ns
ST_52: call_ret [79/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_52: call_ret1 [80/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 53>: 8.16ns
ST_53: call_ret [78/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_53: call_ret1 [79/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 54>: 8.16ns
ST_54: call_ret [77/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_54: call_ret1 [78/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 55>: 8.16ns
ST_55: call_ret [76/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_55: call_ret1 [77/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 56>: 8.16ns
ST_56: call_ret [75/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_56: call_ret1 [76/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 57>: 8.16ns
ST_57: call_ret [74/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_57: call_ret1 [75/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 58>: 8.16ns
ST_58: call_ret [73/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_58: call_ret1 [74/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 59>: 8.16ns
ST_59: call_ret [72/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_59: call_ret1 [73/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 60>: 8.16ns
ST_60: call_ret [71/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_60: call_ret1 [72/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 61>: 8.16ns
ST_61: call_ret [70/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_61: call_ret1 [71/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 62>: 8.16ns
ST_62: call_ret [69/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_62: call_ret1 [70/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 63>: 8.16ns
ST_63: call_ret [68/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_63: call_ret1 [69/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 64>: 8.16ns
ST_64: call_ret [67/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_64: call_ret1 [68/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 65>: 8.16ns
ST_65: call_ret [66/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_65: call_ret1 [67/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 66>: 8.16ns
ST_66: call_ret [65/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_66: call_ret1 [66/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 67>: 8.16ns
ST_67: call_ret [64/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_67: call_ret1 [65/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 68>: 8.16ns
ST_68: call_ret [63/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_68: call_ret1 [64/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 69>: 8.16ns
ST_69: call_ret [62/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_69: call_ret1 [63/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 70>: 8.16ns
ST_70: call_ret [61/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_70: call_ret1 [62/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 71>: 8.16ns
ST_71: call_ret [60/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_71: call_ret1 [61/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 72>: 8.16ns
ST_72: call_ret [59/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_72: call_ret1 [60/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 73>: 8.16ns
ST_73: call_ret [58/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_73: call_ret1 [59/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 74>: 8.16ns
ST_74: call_ret [57/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_74: call_ret1 [58/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 75>: 8.16ns
ST_75: call_ret [56/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_75: call_ret1 [57/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 76>: 8.16ns
ST_76: call_ret [55/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_76: call_ret1 [56/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 77>: 8.16ns
ST_77: call_ret [54/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_77: call_ret1 [55/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 78>: 8.16ns
ST_78: call_ret [53/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_78: call_ret1 [54/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 79>: 8.16ns
ST_79: call_ret [52/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_79: call_ret1 [53/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 80>: 8.16ns
ST_80: call_ret [51/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_80: call_ret1 [52/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 81>: 8.16ns
ST_81: call_ret [50/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_81: call_ret1 [51/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 82>: 8.16ns
ST_82: call_ret [49/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_82: call_ret1 [50/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 83>: 8.16ns
ST_83: call_ret [48/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_83: call_ret1 [49/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 84>: 8.16ns
ST_84: call_ret [47/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_84: call_ret1 [48/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 85>: 8.16ns
ST_85: call_ret [46/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_85: call_ret1 [47/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 86>: 8.16ns
ST_86: call_ret [45/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_86: call_ret1 [46/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 87>: 8.16ns
ST_87: call_ret [44/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_87: call_ret1 [45/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 88>: 8.16ns
ST_88: call_ret [43/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_88: call_ret1 [44/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 89>: 8.16ns
ST_89: call_ret [42/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_89: call_ret1 [43/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 90>: 8.16ns
ST_90: call_ret [41/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_90: call_ret1 [42/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 91>: 8.16ns
ST_91: call_ret [40/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_91: call_ret1 [41/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 92>: 8.16ns
ST_92: call_ret [39/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_92: call_ret1 [40/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 93>: 8.16ns
ST_93: call_ret [38/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_93: call_ret1 [39/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 94>: 8.16ns
ST_94: call_ret [37/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_94: call_ret1 [38/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 95>: 8.16ns
ST_95: call_ret [36/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_95: call_ret1 [37/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 96>: 8.16ns
ST_96: call_ret [35/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_96: call_ret1 [36/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 97>: 8.16ns
ST_97: call_ret [34/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_97: call_ret1 [35/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 98>: 8.16ns
ST_98: call_ret [33/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_98: call_ret1 [34/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 99>: 8.16ns
ST_99: call_ret [32/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_99: call_ret1 [33/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 100>: 8.16ns
ST_100: call_ret [31/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_100: call_ret1 [32/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 101>: 8.16ns
ST_101: call_ret [30/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_101: call_ret1 [31/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 102>: 8.16ns
ST_102: call_ret [29/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_102: call_ret1 [30/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 103>: 8.16ns
ST_103: call_ret [28/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_103: call_ret1 [29/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 104>: 8.16ns
ST_104: call_ret [27/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_104: call_ret1 [28/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 105>: 8.16ns
ST_105: call_ret [26/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_105: call_ret1 [27/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 106>: 8.16ns
ST_106: call_ret [25/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_106: call_ret1 [26/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 107>: 8.16ns
ST_107: call_ret [24/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_107: call_ret1 [25/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 108>: 8.16ns
ST_108: call_ret [23/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_108: call_ret1 [24/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 109>: 8.16ns
ST_109: call_ret [22/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_109: call_ret1 [23/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 110>: 8.16ns
ST_110: call_ret [21/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_110: call_ret1 [22/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 111>: 8.16ns
ST_111: call_ret [20/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_111: call_ret1 [21/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 112>: 8.16ns
ST_112: call_ret [19/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_112: call_ret1 [20/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 113>: 8.16ns
ST_113: call_ret [18/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_113: call_ret1 [19/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 114>: 8.16ns
ST_114: call_ret [17/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_114: call_ret1 [18/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 115>: 8.16ns
ST_115: call_ret [16/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_115: call_ret1 [17/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 116>: 8.16ns
ST_116: call_ret [15/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_116: call_ret1 [16/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 117>: 8.16ns
ST_117: call_ret [14/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_117: call_ret1 [15/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 118>: 8.16ns
ST_118: call_ret [13/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_118: call_ret1 [14/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 119>: 8.16ns
ST_119: call_ret [12/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_119: call_ret1 [13/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 120>: 8.16ns
ST_120: call_ret [11/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_120: call_ret1 [12/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 121>: 8.16ns
ST_121: call_ret [10/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_121: call_ret1 [11/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 122>: 8.16ns
ST_122: call_ret [9/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_122: call_ret1 [10/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 123>: 8.16ns
ST_123: call_ret [8/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_123: call_ret1 [9/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 124>: 8.16ns
ST_124: call_ret [7/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_124: call_ret1 [8/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 125>: 8.16ns
ST_125: call_ret [6/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_125: call_ret1 [7/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 126>: 8.16ns
ST_126: call_ret [5/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_126: call_ret1 [6/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 127>: 8.16ns
ST_127: call_ret [4/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_127: call_ret1 [5/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 128>: 8.16ns
ST_128: call_ret [3/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_128: call_ret1 [4/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 129>: 8.16ns
ST_129: call_ret [2/119] 8.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_129: call_ret1 [3/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 130>: 8.16ns
ST_130: call_ret [1/119] 7.27ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_130: cosA_half [1/1] 0.00ns
_ifconv:11  %cosA_half = extractvalue { float, float } %call_ret, 0

ST_130: sinA_half [1/1] 0.00ns
_ifconv:12  %sinA_half = extractvalue { float, float } %call_ret, 1

ST_130: call_ret1 [2/119] 8.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 131>: 7.27ns
ST_131: call_ret1 [1/119] 7.27ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_131: cosB_half [1/1] 0.00ns
_ifconv:16  %cosB_half = extractvalue { float, float } %call_ret1, 0

ST_131: sinB_half [1/1] 0.00ns
_ifconv:17  %sinB_half = extractvalue { float, float } %call_ret1, 1


 <State 132>: 6.64ns
ST_132: tmp_i [4/4] 6.64ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_132: tmp_i6 [4/4] 6.64ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half


 <State 133>: 8.01ns
ST_133: tmp_i [3/4] 5.70ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_133: tmp_i6 [3/4] 5.70ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half

ST_133: tmp_4_to_int [1/1] 0.00ns
_ifconv:27  %tmp_4_to_int = bitcast float %sinA_half to i32

ST_133: tmp_4_neg [1/1] 1.37ns
_ifconv:28  %tmp_4_neg = xor i32 %tmp_4_to_int, -2147483648

ST_133: a2_assign_3 [1/1] 0.00ns
_ifconv:29  %a2_assign_3 = bitcast i32 %tmp_4_neg to float

ST_133: tmp_3_i7 [4/4] 6.64ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_133: tmp_3_i8 [4/4] 6.64ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 134>: 8.01ns
ST_134: tmp_i [2/4] 5.70ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_134: tmp_3_i [4/4] 6.64ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_134: tmp_to_int [1/1] 0.00ns
_ifconv:21  %tmp_to_int = bitcast float %cosA_half to i32

ST_134: tmp_neg [1/1] 1.37ns
_ifconv:22  %tmp_neg = xor i32 %tmp_to_int, -2147483648

ST_134: a2_assign [1/1] 0.00ns
_ifconv:23  %a2_assign = bitcast i32 %tmp_neg to float

ST_134: tmp_i6 [2/4] 5.70ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half

ST_134: tmp_3_i6 [4/4] 6.64ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_134: tmp_3_i7 [3/4] 5.70ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_134: tmp_3_i8 [3/4] 5.70ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 135>: 5.70ns
ST_135: tmp_i [1/4] 5.70ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_135: tmp_3_i [3/4] 5.70ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_135: tmp_i6 [1/4] 5.70ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half

ST_135: tmp_3_i6 [3/4] 5.70ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_135: tmp_3_i7 [2/4] 5.70ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_135: tmp_3_i8 [2/4] 5.70ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 136>: 5.70ns
ST_136: tmp_3_i [2/4] 5.70ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_136: tmp_3_i6 [2/4] 5.70ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_136: tmp_3_i7 [1/4] 5.70ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_136: tmp_3_i8 [1/4] 5.70ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 137>: 8.42ns
ST_137: tmp_3_i [1/4] 5.70ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_137: tmp_3_i6 [1/4] 5.70ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_137: vz_int_1 [5/5] 8.20ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_137: vy_int_1 [5/5] 8.42ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 138>: 8.42ns
ST_138: tmp_42 [5/5] 8.20ns
_ifconv:20  %tmp_42 = fadd float %tmp_i, %tmp_3_i

ST_138: tmp_43 [5/5] 8.42ns
_ifconv:26  %tmp_43 = fadd float %tmp_i6, %tmp_3_i6

ST_138: vz_int_1 [4/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_138: vy_int_1 [4/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 139>: 7.26ns
ST_139: tmp_42 [4/5] 7.26ns
_ifconv:20  %tmp_42 = fadd float %tmp_i, %tmp_3_i

ST_139: tmp_43 [4/5] 7.26ns
_ifconv:26  %tmp_43 = fadd float %tmp_i6, %tmp_3_i6

ST_139: vz_int_1 [3/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_139: vy_int_1 [3/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 140>: 7.26ns
ST_140: tmp_42 [3/5] 7.26ns
_ifconv:20  %tmp_42 = fadd float %tmp_i, %tmp_3_i

ST_140: tmp_43 [3/5] 7.26ns
_ifconv:26  %tmp_43 = fadd float %tmp_i6, %tmp_3_i6

ST_140: vz_int_1 [2/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_140: vy_int_1 [2/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 141>: 7.26ns
ST_141: tmp_42 [2/5] 7.26ns
_ifconv:20  %tmp_42 = fadd float %tmp_i, %tmp_3_i

ST_141: tmp_43 [2/5] 7.26ns
_ifconv:26  %tmp_43 = fadd float %tmp_i6, %tmp_3_i6

ST_141: vz_int_1 [1/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_141: vy_int_1 [1/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 142>: 8.01ns
ST_142: tmp_42 [1/5] 7.26ns
_ifconv:20  %tmp_42 = fadd float %tmp_i, %tmp_3_i

ST_142: tmp_43 [1/5] 7.26ns
_ifconv:26  %tmp_43 = fadd float %tmp_i6, %tmp_3_i6

ST_142: vy_int_to_int [1/1] 0.00ns
_ifconv:37  %vy_int_to_int = bitcast float %vy_int_1 to i32

ST_142: vy_int_neg [1/1] 1.37ns
_ifconv:38  %vy_int_neg = xor i32 %vy_int_to_int, -2147483648

ST_142: vy_int [1/1] 0.00ns
_ifconv:39  %vy_int = bitcast i32 %vy_int_neg to float

ST_142: tmp_i7 [4/4] 6.64ns
_ifconv:40  %tmp_i7 = fmul float %tmp_65, %vz_int_1

ST_142: tmp_3_i9 [4/4] 6.64ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_66, %vy_int


 <State 143>: 6.64ns
ST_143: tmp_i7 [3/4] 5.70ns
_ifconv:40  %tmp_i7 = fmul float %tmp_65, %vz_int_1

ST_143: tmp_3_i9 [3/4] 5.70ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_66, %vy_int

ST_143: tmp_i8 [4/4] 6.64ns
_ifconv:43  %tmp_i8 = fmul float %tmp_67, %vz_int_1

ST_143: tmp_3_i1 [4/4] 6.64ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_68, %vy_int


 <State 144>: 6.64ns
ST_144: tmp_i7 [2/4] 5.70ns
_ifconv:40  %tmp_i7 = fmul float %tmp_65, %vz_int_1

ST_144: tmp_3_i9 [2/4] 5.70ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_66, %vy_int

ST_144: tmp_i8 [3/4] 5.70ns
_ifconv:43  %tmp_i8 = fmul float %tmp_67, %vz_int_1

ST_144: tmp_3_i1 [3/4] 5.70ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_68, %vy_int

ST_144: tmp_i1 [4/4] 6.64ns
_ifconv:49  %tmp_i1 = fmul float %tmp_65, %vy_int_1

ST_144: tmp_3_i3 [4/4] 6.64ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_66, %vz_int_1


 <State 145>: 6.64ns
ST_145: tmp_i7 [1/4] 5.70ns
_ifconv:40  %tmp_i7 = fmul float %tmp_65, %vz_int_1

ST_145: tmp_3_i9 [1/4] 5.70ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_66, %vy_int

ST_145: tmp_i8 [2/4] 5.70ns
_ifconv:43  %tmp_i8 = fmul float %tmp_67, %vz_int_1

ST_145: tmp_3_i1 [2/4] 5.70ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_68, %vy_int

ST_145: tmp_i1 [3/4] 5.70ns
_ifconv:49  %tmp_i1 = fmul float %tmp_65, %vy_int_1

ST_145: tmp_3_i3 [3/4] 5.70ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_66, %vz_int_1

ST_145: tmp_i2 [4/4] 6.64ns
_ifconv:52  %tmp_i2 = fmul float %tmp_67, %vy_int_1

ST_145: tmp_3_i4 [4/4] 6.64ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_68, %vz_int_1


 <State 146>: 8.01ns
ST_146: uy_int_to_int [1/1] 0.00ns
_ifconv:34  %uy_int_to_int = bitcast float %tmp_43 to i32

ST_146: uy_int_neg [1/1] 1.37ns
_ifconv:35  %uy_int_neg = xor i32 %uy_int_to_int, -2147483648

ST_146: uy_int [1/1] 0.00ns
_ifconv:36  %uy_int = bitcast i32 %uy_int_neg to float

ST_146: tmp_i8 [1/4] 5.70ns
_ifconv:43  %tmp_i8 = fmul float %tmp_67, %vz_int_1

ST_146: tmp_3_i1 [1/4] 5.70ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_68, %vy_int

ST_146: tmp_i1 [2/4] 5.70ns
_ifconv:49  %tmp_i1 = fmul float %tmp_65, %vy_int_1

ST_146: tmp_3_i3 [2/4] 5.70ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_66, %vz_int_1

ST_146: tmp_i2 [3/4] 5.70ns
_ifconv:52  %tmp_i2 = fmul float %tmp_67, %vy_int_1

ST_146: tmp_3_i4 [3/4] 5.70ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_68, %vz_int_1

ST_146: tmp_i_i [4/4] 6.64ns
_ifconv:107  %tmp_i_i = fmul float %tmp_69, %tmp_42

ST_146: tmp_3_i_i [4/4] 6.64ns
_ifconv:108  %tmp_3_i_i = fmul float %tmp_70, %uy_int


 <State 147>: 6.64ns
ST_147: tmp_i1 [1/4] 5.70ns
_ifconv:49  %tmp_i1 = fmul float %tmp_65, %vy_int_1

ST_147: tmp_3_i3 [1/4] 5.70ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_66, %vz_int_1

ST_147: tmp_i2 [2/4] 5.70ns
_ifconv:52  %tmp_i2 = fmul float %tmp_67, %vy_int_1

ST_147: tmp_3_i4 [2/4] 5.70ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_68, %vz_int_1

ST_147: tmp_i_i [3/4] 5.70ns
_ifconv:107  %tmp_i_i = fmul float %tmp_69, %tmp_42

ST_147: tmp_3_i_i [3/4] 5.70ns
_ifconv:108  %tmp_3_i_i = fmul float %tmp_70, %uy_int

ST_147: tmp_i1_i [4/4] 6.64ns
_ifconv:110  %tmp_i1_i = fmul float %tmp_69, %tmp_43

ST_147: tmp_3_i2_i [4/4] 6.64ns
_ifconv:111  %tmp_3_i2_i = fmul float %tmp_70, %tmp_42


 <State 148>: 8.42ns
ST_148: w_out1 [5/5] 8.20ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_148: w_out2 [5/5] 8.42ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_148: tmp_i2 [1/4] 5.70ns
_ifconv:52  %tmp_i2 = fmul float %tmp_67, %vy_int_1

ST_148: tmp_3_i4 [1/4] 5.70ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_68, %vz_int_1

ST_148: tmp_i_i [2/4] 5.70ns
_ifconv:107  %tmp_i_i = fmul float %tmp_69, %tmp_42

ST_148: tmp_3_i_i [2/4] 5.70ns
_ifconv:108  %tmp_3_i_i = fmul float %tmp_70, %uy_int

ST_148: tmp_i1_i [3/4] 5.70ns
_ifconv:110  %tmp_i1_i = fmul float %tmp_69, %tmp_43

ST_148: tmp_3_i2_i [3/4] 5.70ns
_ifconv:111  %tmp_3_i2_i = fmul float %tmp_70, %tmp_42

ST_148: tmp_i4_i [4/4] 6.64ns
_ifconv:113  %tmp_i4_i = fmul float %tmp_71, %tmp_42

ST_148: tmp_3_i5_i [4/4] 6.64ns
_ifconv:114  %tmp_3_i5_i = fmul float %tmp_72, %uy_int


 <State 149>: 8.42ns
ST_149: w_out1 [4/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_149: w_out2 [4/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_149: z_out1 [5/5] 8.20ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_149: z_out2 [5/5] 8.42ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_149: tmp_i_i [1/4] 5.70ns
_ifconv:107  %tmp_i_i = fmul float %tmp_69, %tmp_42

ST_149: tmp_3_i_i [1/4] 5.70ns
_ifconv:108  %tmp_3_i_i = fmul float %tmp_70, %uy_int

ST_149: tmp_i1_i [2/4] 5.70ns
_ifconv:110  %tmp_i1_i = fmul float %tmp_69, %tmp_43

ST_149: tmp_3_i2_i [2/4] 5.70ns
_ifconv:111  %tmp_3_i2_i = fmul float %tmp_70, %tmp_42

ST_149: tmp_i4_i [3/4] 5.70ns
_ifconv:113  %tmp_i4_i = fmul float %tmp_71, %tmp_42

ST_149: tmp_3_i5_i [3/4] 5.70ns
_ifconv:114  %tmp_3_i5_i = fmul float %tmp_72, %uy_int

ST_149: tmp_i7_i [4/4] 6.64ns
_ifconv:116  %tmp_i7_i = fmul float %tmp_71, %tmp_43

ST_149: tmp_3_i8_i [4/4] 6.64ns
_ifconv:117  %tmp_3_i8_i = fmul float %tmp_72, %tmp_42


 <State 150>: 8.20ns
ST_150: w_out1 [3/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_150: w_out2 [3/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_150: z_out1 [4/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_150: z_out2 [4/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_150: tmp_57 [5/5] 8.20ns
_ifconv:109  %tmp_57 = fadd float %tmp_i_i, %tmp_3_i_i

ST_150: tmp_i1_i [1/4] 5.70ns
_ifconv:110  %tmp_i1_i = fmul float %tmp_69, %tmp_43

ST_150: tmp_3_i2_i [1/4] 5.70ns
_ifconv:111  %tmp_3_i2_i = fmul float %tmp_70, %tmp_42

ST_150: tmp_i4_i [2/4] 5.70ns
_ifconv:113  %tmp_i4_i = fmul float %tmp_71, %tmp_42

ST_150: tmp_3_i5_i [2/4] 5.70ns
_ifconv:114  %tmp_3_i5_i = fmul float %tmp_72, %uy_int

ST_150: tmp_i7_i [3/4] 5.70ns
_ifconv:116  %tmp_i7_i = fmul float %tmp_71, %tmp_43

ST_150: tmp_3_i8_i [3/4] 5.70ns
_ifconv:117  %tmp_3_i8_i = fmul float %tmp_72, %tmp_42


 <State 151>: 8.20ns
ST_151: w_out1 [2/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_151: w_out2 [2/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_151: z_out1 [3/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_151: z_out2 [3/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_151: tmp_57 [4/5] 7.26ns
_ifconv:109  %tmp_57 = fadd float %tmp_i_i, %tmp_3_i_i

ST_151: tmp_58 [5/5] 8.20ns
_ifconv:112  %tmp_58 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_151: tmp_i4_i [1/4] 5.70ns
_ifconv:113  %tmp_i4_i = fmul float %tmp_71, %tmp_42

ST_151: tmp_3_i5_i [1/4] 5.70ns
_ifconv:114  %tmp_3_i5_i = fmul float %tmp_72, %uy_int

ST_151: tmp_i7_i [2/4] 5.70ns
_ifconv:116  %tmp_i7_i = fmul float %tmp_71, %tmp_43

ST_151: tmp_3_i8_i [2/4] 5.70ns
_ifconv:117  %tmp_3_i8_i = fmul float %tmp_72, %tmp_42


 <State 152>: 8.20ns
ST_152: w_out1 [1/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_152: w_out2 [1/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_152: z_out1 [2/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_152: z_out2 [2/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_152: tmp_57 [3/5] 7.26ns
_ifconv:109  %tmp_57 = fadd float %tmp_i_i, %tmp_3_i_i

ST_152: tmp_58 [4/5] 7.26ns
_ifconv:112  %tmp_58 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_152: tmp_59 [5/5] 8.20ns
_ifconv:115  %tmp_59 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_152: tmp_i7_i [1/4] 5.70ns
_ifconv:116  %tmp_i7_i = fmul float %tmp_71, %tmp_43

ST_152: tmp_3_i8_i [1/4] 5.70ns
_ifconv:117  %tmp_3_i8_i = fmul float %tmp_72, %tmp_42


 <State 153>: 8.20ns
ST_153: z_out1 [1/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_153: z_out2 [1/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_153: tmp_57 [2/5] 7.26ns
_ifconv:109  %tmp_57 = fadd float %tmp_i_i, %tmp_3_i_i

ST_153: tmp_58 [3/5] 7.26ns
_ifconv:112  %tmp_58 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_153: tmp_59 [4/5] 7.26ns
_ifconv:115  %tmp_59 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_153: tmp_60 [5/5] 8.20ns
_ifconv:118  %tmp_60 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 154>: 7.26ns
ST_154: tmp_57 [1/5] 7.26ns
_ifconv:109  %tmp_57 = fadd float %tmp_i_i, %tmp_3_i_i

ST_154: tmp_58 [2/5] 7.26ns
_ifconv:112  %tmp_58 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_154: tmp_59 [3/5] 7.26ns
_ifconv:115  %tmp_59 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_154: tmp_60 [4/5] 7.26ns
_ifconv:118  %tmp_60 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 155>: 7.26ns
ST_155: tmp_i9 [4/4] 6.64ns
_ifconv:46  %tmp_i9 = fmul float %tmp_42, %w_out1

ST_155: tmp_3_i2 [4/4] 6.64ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_155: tmp_58 [1/5] 7.26ns
_ifconv:112  %tmp_58 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_155: tmp_59 [2/5] 7.26ns
_ifconv:115  %tmp_59 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_155: tmp_60 [3/5] 7.26ns
_ifconv:118  %tmp_60 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 156>: 7.26ns
ST_156: tmp_i9 [3/4] 5.70ns
_ifconv:46  %tmp_i9 = fmul float %tmp_42, %w_out1

ST_156: tmp_3_i2 [3/4] 5.70ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_156: tmp_i3 [4/4] 6.64ns
_ifconv:55  %tmp_i3 = fmul float %tmp_43, %z_out1

ST_156: tmp_3_i5 [4/4] 6.64ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_42, %z_out2

ST_156: tmp_59 [1/5] 7.26ns
_ifconv:115  %tmp_59 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_156: tmp_60 [2/5] 7.26ns
_ifconv:118  %tmp_60 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 157>: 7.26ns
ST_157: tmp_i9 [2/4] 5.70ns
_ifconv:46  %tmp_i9 = fmul float %tmp_42, %w_out1

ST_157: tmp_3_i2 [2/4] 5.70ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_157: tmp_i3 [3/4] 5.70ns
_ifconv:55  %tmp_i3 = fmul float %tmp_43, %z_out1

ST_157: tmp_3_i5 [3/4] 5.70ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_42, %z_out2

ST_157: tmp_60 [1/5] 7.26ns
_ifconv:118  %tmp_60 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 158>: 5.70ns
ST_158: tmp_i9 [1/4] 5.70ns
_ifconv:46  %tmp_i9 = fmul float %tmp_42, %w_out1

ST_158: tmp_3_i2 [1/4] 5.70ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_158: tmp_i3 [2/4] 5.70ns
_ifconv:55  %tmp_i3 = fmul float %tmp_43, %z_out1

ST_158: tmp_3_i5 [2/4] 5.70ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_42, %z_out2


 <State 159>: 8.20ns
ST_159: w_out_int [5/5] 8.20ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_159: tmp_i3 [1/4] 5.70ns
_ifconv:55  %tmp_i3 = fmul float %tmp_43, %z_out1

ST_159: tmp_3_i5 [1/4] 5.70ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_42, %z_out2


 <State 160>: 8.20ns
ST_160: w_out_int [4/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_160: z_out_int [5/5] 8.20ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 161>: 7.26ns
ST_161: w_out_int [3/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_161: z_out_int [4/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 162>: 7.26ns
ST_162: w_out_int [2/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_162: z_out_int [3/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 163>: 7.26ns
ST_163: w_out_int [1/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_163: z_out_int [2/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 164>: 7.26ns
ST_164: z_out_int [1/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5

ST_164: tmp_4 [1/1] 6.79ns
_ifconv:64  %tmp_4 = fcmp olt float %w_out_int, 0.000000e+00


 <State 165>: 6.79ns
ST_165: tmp_9 [1/1] 6.79ns
_ifconv:80  %tmp_9 = fcmp olt float %z_out_int, 0.000000e+00


 <State 166>: 0.00ns

 <State 167>: 5.13ns
ST_167: c_write_assign_17_to_int [1/1] 0.00ns
_ifconv:58  %c_write_assign_17_to_int = bitcast float %w_out_int to i32

ST_167: tmp_s [1/1] 0.00ns
_ifconv:59  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %c_write_assign_17_to_int, i32 23, i32 30)

ST_167: tmp [1/1] 0.00ns
_ifconv:60  %tmp = trunc i32 %c_write_assign_17_to_int to i23

ST_167: notlhs [1/1] 2.00ns
_ifconv:61  %notlhs = icmp ne i8 %tmp_s, -1

ST_167: notrhs [1/1] 2.39ns
_ifconv:62  %notrhs = icmp eq i23 %tmp, 0

ST_167: tmp_3 [1/1] 0.00ns (grouped into LUT with out node tmp_5)
_ifconv:63  %tmp_3 = or i1 %notrhs, %notlhs

ST_167: tmp_5 [1/1] 1.37ns (out node of the LUT)
_ifconv:65  %tmp_5 = and i1 %tmp_3, %tmp_4

ST_167: w_out_neg [1/1] 0.00ns (grouped into LUT with out node w_out_3)
_ifconv:66  %w_out_neg = xor i32 %c_write_assign_17_to_int, -2147483648

ST_167: w_out [1/1] 0.00ns (grouped into LUT with out node w_out_3)
_ifconv:67  %w_out = bitcast i32 %w_out_neg to float

ST_167: w_out_3 [1/1] 1.37ns (out node of the LUT)
_ifconv:71  %w_out_3 = select i1 %tmp_5, float %w_out, float %w_out_int


 <State 168>: 4.38ns
ST_168: stg_668 [1/1] 4.38ns
_ifconv:87  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %w_out_3)


 <State 169>: 4.38ns
ST_169: stg_669 [1/1] 4.38ns
_ifconv:88  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float 0.000000e+00)


 <State 170>: 9.38ns
ST_170: vw_int_to_int [1/1] 0.00ns
_ifconv:68  %vw_int_to_int = bitcast float %vz_int_1 to i32

ST_170: vw_int_neg [1/1] 1.37ns
_ifconv:69  %vw_int_neg = xor i32 %vw_int_to_int, -2147483648

ST_170: vw_int [1/1] 0.00ns
_ifconv:70  %vw_int = bitcast i32 %vw_int_neg to float

ST_170: vw_int_3 [1/1] 1.37ns
_ifconv:72  %vw_int_3 = select i1 %tmp_5, float %vw_int, float %vz_int_1

ST_170: vx_int [1/1] 1.37ns
_ifconv:73  %vx_int = select i1 %tmp_5, float %vy_int_1, float %vy_int

ST_170: c_write_assign_20_to_int [1/1] 0.00ns
_ifconv:74  %c_write_assign_20_to_int = bitcast float %z_out_int to i32

ST_170: tmp_6 [1/1] 0.00ns
_ifconv:75  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %c_write_assign_20_to_int, i32 23, i32 30)

ST_170: tmp_39 [1/1] 0.00ns
_ifconv:76  %tmp_39 = trunc i32 %c_write_assign_20_to_int to i23

ST_170: notlhs2 [1/1] 2.00ns
_ifconv:77  %notlhs2 = icmp ne i8 %tmp_6, -1

ST_170: notrhs3 [1/1] 2.39ns
_ifconv:78  %notrhs3 = icmp eq i23 %tmp_39, 0

ST_170: tmp_8 [1/1] 0.00ns (grouped into LUT with out node tmp_10)
_ifconv:79  %tmp_8 = or i1 %notrhs3, %notlhs2

ST_170: tmp_10 [1/1] 1.37ns (out node of the LUT)
_ifconv:81  %tmp_10 = and i1 %tmp_8, %tmp_9

ST_170: z_out_neg [1/1] 0.00ns (grouped into LUT with out node z_out_3)
_ifconv:82  %z_out_neg = xor i32 %c_write_assign_20_to_int, -2147483648

ST_170: z_out [1/1] 0.00ns (grouped into LUT with out node z_out_3)
_ifconv:83  %z_out = bitcast i32 %z_out_neg to float

ST_170: z_out_3 [1/1] 1.37ns (out node of the LUT)
_ifconv:84  %z_out_3 = select i1 %tmp_10, float %z_out, float %z_out_int

ST_170: vy_int_2 [1/1] 1.37ns
_ifconv:85  %vy_int_2 = select i1 %tmp_10, float %vy_int, float %vy_int_1

ST_170: vz_int [1/1] 1.37ns
_ifconv:86  %vz_int = select i1 %tmp_10, float %vw_int, float %vz_int_1

ST_170: stg_687 [1/1] 4.38ns
_ifconv:89  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float 0.000000e+00)

ST_170: tmp_i_i1 [4/4] 6.64ns
_ifconv:119  %tmp_i_i1 = fmul float %tmp_73, %vw_int_3

ST_170: tmp_3_i_i1 [4/4] 6.64ns
_ifconv:120  %tmp_3_i_i1 = fmul float %tmp_74, %vx_int


 <State 171>: 6.64ns
ST_171: stg_690 [1/1] 4.38ns
_ifconv:90  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %z_out_3)

ST_171: tmp_i_i1 [3/4] 5.70ns
_ifconv:119  %tmp_i_i1 = fmul float %tmp_73, %vw_int_3

ST_171: tmp_3_i_i1 [3/4] 5.70ns
_ifconv:120  %tmp_3_i_i1 = fmul float %tmp_74, %vx_int

ST_171: tmp_i1_i1 [4/4] 6.64ns
_ifconv:122  %tmp_i1_i1 = fmul float %tmp_73, %vy_int_2

ST_171: tmp_3_i2_i1 [4/4] 6.64ns
_ifconv:123  %tmp_3_i2_i1 = fmul float %tmp_74, %vz_int


 <State 172>: 5.70ns
ST_172: stg_695 [1/1] 4.38ns
_ifconv:91  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_42)

ST_172: tmp_i_i1 [2/4] 5.70ns
_ifconv:119  %tmp_i_i1 = fmul float %tmp_73, %vw_int_3

ST_172: tmp_3_i_i1 [2/4] 5.70ns
_ifconv:120  %tmp_3_i_i1 = fmul float %tmp_74, %vx_int

ST_172: tmp_i1_i1 [3/4] 5.70ns
_ifconv:122  %tmp_i1_i1 = fmul float %tmp_73, %vy_int_2

ST_172: tmp_3_i2_i1 [3/4] 5.70ns
_ifconv:123  %tmp_3_i2_i1 = fmul float %tmp_74, %vz_int


 <State 173>: 5.70ns
ST_173: stg_700 [1/1] 4.38ns
_ifconv:92  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_43)

ST_173: tmp_i_i1 [1/4] 5.70ns
_ifconv:119  %tmp_i_i1 = fmul float %tmp_73, %vw_int_3

ST_173: tmp_3_i_i1 [1/4] 5.70ns
_ifconv:120  %tmp_3_i_i1 = fmul float %tmp_74, %vx_int

ST_173: tmp_i1_i1 [2/4] 5.70ns
_ifconv:122  %tmp_i1_i1 = fmul float %tmp_73, %vy_int_2

ST_173: tmp_3_i2_i1 [2/4] 5.70ns
_ifconv:123  %tmp_3_i2_i1 = fmul float %tmp_74, %vz_int


 <State 174>: 8.20ns
ST_174: stg_705 [1/1] 4.38ns
_ifconv:93  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %uy_int)

ST_174: tmp_61 [5/5] 8.20ns
_ifconv:121  %tmp_61 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_174: tmp_i1_i1 [1/4] 5.70ns
_ifconv:122  %tmp_i1_i1 = fmul float %tmp_73, %vy_int_2

ST_174: tmp_3_i2_i1 [1/4] 5.70ns
_ifconv:123  %tmp_3_i2_i1 = fmul float %tmp_74, %vz_int


 <State 175>: 8.20ns
ST_175: stg_709 [1/1] 4.38ns
_ifconv:94  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_42)

ST_175: tmp_61 [4/5] 7.26ns
_ifconv:121  %tmp_61 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_175: tmp_62 [5/5] 8.20ns
_ifconv:124  %tmp_62 = fadd float %tmp_i1_i1, %tmp_3_i2_i1


 <State 176>: 7.26ns
ST_176: stg_712 [1/1] 4.38ns
_ifconv:95  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vw_int_3)

ST_176: tmp_61 [3/5] 7.26ns
_ifconv:121  %tmp_61 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_176: tmp_62 [4/5] 7.26ns
_ifconv:124  %tmp_62 = fadd float %tmp_i1_i1, %tmp_3_i2_i1


 <State 177>: 7.26ns
ST_177: stg_715 [1/1] 4.38ns
_ifconv:96  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vy_int_2)

ST_177: tmp_61 [2/5] 7.26ns
_ifconv:121  %tmp_61 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_177: tmp_62 [3/5] 7.26ns
_ifconv:124  %tmp_62 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_177: tmp_i4_i1 [4/4] 6.64ns
_ifconv:125  %tmp_i4_i1 = fmul float %tmp_75, %vw_int_3

ST_177: tmp_3_i5_i1 [4/4] 6.64ns
_ifconv:126  %tmp_3_i5_i1 = fmul float %tmp_76, %vx_int


 <State 178>: 7.26ns
ST_178: stg_720 [1/1] 4.38ns
_ifconv:97  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vx_int)

ST_178: tmp_61 [1/5] 7.26ns
_ifconv:121  %tmp_61 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_178: tmp_62 [2/5] 7.26ns
_ifconv:124  %tmp_62 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_178: tmp_i4_i1 [3/4] 5.70ns
_ifconv:125  %tmp_i4_i1 = fmul float %tmp_75, %vw_int_3

ST_178: tmp_3_i5_i1 [3/4] 5.70ns
_ifconv:126  %tmp_3_i5_i1 = fmul float %tmp_76, %vx_int

ST_178: tmp_i7_i1 [4/4] 6.64ns
_ifconv:128  %tmp_i7_i1 = fmul float %tmp_75, %vy_int_2

ST_178: tmp_3_i8_i1 [4/4] 6.64ns
_ifconv:129  %tmp_3_i8_i1 = fmul float %tmp_76, %vz_int


 <State 179>: 7.26ns
ST_179: stg_727 [1/1] 4.38ns
_ifconv:98  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vz_int)

ST_179: tmp_62 [1/5] 7.26ns
_ifconv:124  %tmp_62 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_179: tmp_i4_i1 [2/4] 5.70ns
_ifconv:125  %tmp_i4_i1 = fmul float %tmp_75, %vw_int_3

ST_179: tmp_3_i5_i1 [2/4] 5.70ns
_ifconv:126  %tmp_3_i5_i1 = fmul float %tmp_76, %vx_int

ST_179: tmp_i7_i1 [3/4] 5.70ns
_ifconv:128  %tmp_i7_i1 = fmul float %tmp_75, %vy_int_2

ST_179: tmp_3_i8_i1 [3/4] 5.70ns
_ifconv:129  %tmp_3_i8_i1 = fmul float %tmp_76, %vz_int


 <State 180>: 5.70ns
ST_180: tmp_i4_i1 [1/4] 5.70ns
_ifconv:125  %tmp_i4_i1 = fmul float %tmp_75, %vw_int_3

ST_180: tmp_3_i5_i1 [1/4] 5.70ns
_ifconv:126  %tmp_3_i5_i1 = fmul float %tmp_76, %vx_int

ST_180: tmp_i7_i1 [2/4] 5.70ns
_ifconv:128  %tmp_i7_i1 = fmul float %tmp_75, %vy_int_2

ST_180: tmp_3_i8_i1 [2/4] 5.70ns
_ifconv:129  %tmp_3_i8_i1 = fmul float %tmp_76, %vz_int

ST_180: stg_737 [1/1] 4.38ns
_ifconv:131  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_57)


 <State 181>: 8.20ns
ST_181: tmp_63 [5/5] 8.20ns
_ifconv:127  %tmp_63 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_181: tmp_i7_i1 [1/4] 5.70ns
_ifconv:128  %tmp_i7_i1 = fmul float %tmp_75, %vy_int_2

ST_181: tmp_3_i8_i1 [1/4] 5.70ns
_ifconv:129  %tmp_3_i8_i1 = fmul float %tmp_76, %vz_int

ST_181: stg_741 [1/1] 4.38ns
_ifconv:132  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_58)


 <State 182>: 8.20ns
ST_182: tmp_63 [4/5] 7.26ns
_ifconv:127  %tmp_63 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_182: tmp_64 [5/5] 8.20ns
_ifconv:130  %tmp_64 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_182: stg_744 [1/1] 4.38ns
_ifconv:133  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_59)


 <State 183>: 7.26ns
ST_183: tmp_63 [3/5] 7.26ns
_ifconv:127  %tmp_63 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_183: tmp_64 [4/5] 7.26ns
_ifconv:130  %tmp_64 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_183: stg_747 [1/1] 4.38ns
_ifconv:134  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_60)


 <State 184>: 7.26ns
ST_184: tmp_63 [2/5] 7.26ns
_ifconv:127  %tmp_63 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_184: tmp_64 [3/5] 7.26ns
_ifconv:130  %tmp_64 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_184: stg_750 [1/1] 4.38ns
_ifconv:135  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_61)


 <State 185>: 7.26ns
ST_185: tmp_63 [1/5] 7.26ns
_ifconv:127  %tmp_63 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_185: tmp_64 [2/5] 7.26ns
_ifconv:130  %tmp_64 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_185: stg_753 [1/1] 4.38ns
_ifconv:136  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_62)


 <State 186>: 7.26ns
ST_186: tmp_64 [1/5] 7.26ns
_ifconv:130  %tmp_64 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_186: stg_755 [1/1] 4.38ns
_ifconv:137  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_63)


 <State 187>: 4.38ns
ST_187: empty_19 [1/1] 0.00ns
_ifconv:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_187: stg_757 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind

ST_187: tmp_1 [1/1] 0.00ns
_ifconv:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7)

ST_187: stg_759 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_187: stg_760 [1/1] 4.38ns
_ifconv:138  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_64)

ST_187: empty_20 [1/1] 0.00ns
_ifconv:139  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_1)

ST_187: stg_762 [1/1] 0.00ns
_ifconv:140  br label %1


 <State 188>: 0.00ns
ST_188: stg_763 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_18                 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_191                  (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
proc                     (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
proc_1                   (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_195                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
tmp_66                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
tmp_67                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000]
tmp_68                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000]
u2                       (fadd             ) [ 000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
u2_1                     (fsub             ) [ 000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
u1                       (fsub             ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
u1_1                     (fadd             ) [ 000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
tmp_70                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
tmp_71                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
tmp_72                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
tmp_73                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000]
tmp_74                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000]
tmp_75                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
tmp_76                   (read             ) [ 001111111111111111111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
call_ret                 (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cosA_half                (extractvalue     ) [ 000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000]
sinA_half                (extractvalue     ) [ 000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000]
call_ret1                (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cosB_half                (extractvalue     ) [ 000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000]
sinB_half                (extractvalue     ) [ 000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000]
tmp_4_to_int             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_neg                (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a2_assign_3              (bitcast          ) [ 000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
tmp_to_int               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_neg                  (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a2_assign                (bitcast          ) [ 000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000]
tmp_i                    (fmul             ) [ 001000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000]
tmp_i6                   (fmul             ) [ 001000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000]
tmp_3_i7                 (fmul             ) [ 000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
tmp_3_i8                 (fmul             ) [ 000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
tmp_3_i                  (fmul             ) [ 001000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
tmp_3_i6                 (fmul             ) [ 001000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
vz_int_1                 (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111000000000000000000]
vy_int_1                 (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111000000000000000000]
tmp_42                   (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110000000000000]
tmp_43                   (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000]
vy_int_to_int            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vy_int_neg               (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vy_int                   (bitcast          ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111000000000000000000]
tmp_i7                   (fmul             ) [ 000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000]
tmp_3_i9                 (fmul             ) [ 000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000]
uy_int_to_int            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
uy_int_neg               (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
uy_int                   (bitcast          ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000000000000]
tmp_i8                   (fmul             ) [ 000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000]
tmp_3_i1                 (fmul             ) [ 000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000]
tmp_i1                   (fmul             ) [ 000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000]
tmp_3_i3                 (fmul             ) [ 000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000]
tmp_i2                   (fmul             ) [ 000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
tmp_3_i4                 (fmul             ) [ 000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
tmp_i_i                  (fmul             ) [ 000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
tmp_3_i_i                (fmul             ) [ 000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
tmp_i1_i                 (fmul             ) [ 000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
tmp_3_i2_i               (fmul             ) [ 000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
tmp_i4_i                 (fmul             ) [ 000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
tmp_3_i5_i               (fmul             ) [ 000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
w_out1                   (fadd             ) [ 000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000]
w_out2                   (fadd             ) [ 000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000]
tmp_i7_i                 (fmul             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
tmp_3_i8_i               (fmul             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
z_out1                   (fadd             ) [ 000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000]
z_out2                   (fadd             ) [ 000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000]
tmp_57                   (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111100000000]
tmp_58                   (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111110000000]
tmp_59                   (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111000000]
tmp_60                   (fadd             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111100000]
tmp_i9                   (fmul             ) [ 001100000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
tmp_3_i2                 (fmul             ) [ 001100000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
tmp_i3                   (fmul             ) [ 001110000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
tmp_3_i5                 (fmul             ) [ 001110000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
w_out_int                (fadd             ) [ 000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000]
z_out_int                (fadd             ) [ 000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000]
tmp_4                    (fcmp             ) [ 000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000]
tmp_9                    (fcmp             ) [ 000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000]
c_write_assign_17_to_int (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                      (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs                   (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs                   (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                    (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                    (and              ) [ 000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000]
w_out_neg                (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_out                    (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_out_3                  (select           ) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
stg_668                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_669                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int_to_int            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int_neg               (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int                   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int_3                 (select           ) [ 000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000]
vx_int                   (select           ) [ 000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000]
c_write_assign_20_to_int (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39                   (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs2                  (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs3                  (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                    (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                   (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z_out_neg                (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z_out                    (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z_out_3                  (select           ) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
vy_int_2                 (select           ) [ 000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000]
vz_int                   (select           ) [ 000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000]
stg_687                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_690                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_695                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_700                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1                 (fmul             ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
tmp_3_i_i1               (fmul             ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
stg_705                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1_i1                (fmul             ) [ 000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000]
tmp_3_i2_i1              (fmul             ) [ 000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000]
stg_709                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_712                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_715                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_720                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61                   (fadd             ) [ 001110000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000]
stg_727                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62                   (fadd             ) [ 001111000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000]
tmp_i4_i1                (fmul             ) [ 001111000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000]
tmp_3_i5_i1              (fmul             ) [ 001111000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000]
stg_737                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i7_i1                (fmul             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100]
tmp_3_i8_i1              (fmul             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100]
stg_741                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_744                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_747                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_750                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63                   (fadd             ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
stg_753                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64                   (fadd             ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
stg_755                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_757                  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_759                  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_760                  (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_20                 (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_762                  (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_763                  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_calc_angle<float, float>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_65/3 tmp_66/4 tmp_67/5 tmp_68/6 tmp_69/15 tmp_70/16 tmp_71/17 tmp_72/18 tmp_73/19 tmp_74/20 tmp_75/21 tmp_76/22 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_668/168 stg_669/169 stg_687/170 stg_690/171 stg_695/172 stg_700/173 stg_705/174 stg_709/175 stg_712/176 stg_715/177 stg_720/178 stg_727/179 stg_737/180 stg_741/181 stg_744/182 stg_747/183 stg_750/184 stg_753/185 stg_755/186 stg_760/187 "/>
</bind>
</comp>

<comp id="90" class="1005" name="proc_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="proc (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="proc_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="proc/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_dut_calc_angle_float_float_s_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="32" slack="2"/>
<pin id="105" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/12 call_ret1/13 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="u2/6 u1/7 vz_int_1/137 tmp_42/138 w_out1/148 z_out1/149 tmp_57/150 tmp_58/151 tmp_59/152 tmp_60/153 w_out_int/159 z_out_int/160 tmp_61/174 tmp_62/175 tmp_63/181 tmp_64/182 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="u2_1/6 u1_1/7 vy_int_1/137 tmp_43/138 w_out2/148 z_out2/149 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/132 tmp_3_i7/133 tmp_3_i/134 tmp_i7/142 tmp_i8/143 tmp_i1/144 tmp_i2/145 tmp_i_i/146 tmp_i1_i/147 tmp_i4_i/148 tmp_i7_i/149 tmp_i9/155 tmp_i3/156 tmp_i_i1/170 tmp_i1_i1/171 tmp_i4_i1/177 tmp_i7_i1/178 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i6/132 tmp_3_i8/133 tmp_3_i6/134 tmp_3_i9/142 tmp_3_i1/143 tmp_3_i3/144 tmp_3_i4/145 tmp_3_i_i/146 tmp_3_i2_i/147 tmp_3_i5_i/148 tmp_3_i8_i/149 tmp_3_i2/155 tmp_3_i5/156 tmp_3_i_i1/170 tmp_3_i2_i1/171 tmp_3_i5_i1/177 tmp_3_i8_i1/178 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/164 tmp_9/165 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cosA_half/130 cosB_half/131 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sinA_half/130 sinB_half/131 "/>
</bind>
</comp>

<comp id="136" class="1005" name="reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u2 w_out1 w_out_int "/>
</bind>
</comp>

<comp id="143" class="1005" name="reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="3"/>
<pin id="145" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="u2_1 z_out2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1 z_out1 z_out_int "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2"/>
<pin id="158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i7 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2"/>
<pin id="163" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i6 tmp_3_i9 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i7 tmp_i8 tmp_i7_i1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i8 tmp_3_i1 tmp_3_i8_i1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i tmp_i1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i6 tmp_3_i3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 tmp_i9 tmp_i_i1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i4 tmp_3_i2 tmp_3_i_i1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i tmp_i3 tmp_i1_i1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i tmp_3_i5 tmp_3_i2_i1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_i tmp_i4_i1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i2_i tmp_3_i5_i1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 tmp_63 tmp_64 "/>
</bind>
</comp>

<comp id="229" class="1004" name="exitcond_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="proc_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="proc_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_4_to_int_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="3"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_4_to_int/133 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_4_neg_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4_neg/133 "/>
</bind>
</comp>

<comp id="250" class="1004" name="a2_assign_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a2_assign_3/133 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_to_int_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="4"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_to_int/134 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_neg_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_neg/134 "/>
</bind>
</comp>

<comp id="264" class="1004" name="a2_assign_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a2_assign/134 "/>
</bind>
</comp>

<comp id="269" class="1004" name="vy_int_to_int_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vy_int_to_int/142 "/>
</bind>
</comp>

<comp id="272" class="1004" name="vy_int_neg_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="vy_int_neg/142 "/>
</bind>
</comp>

<comp id="278" class="1004" name="vy_int_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vy_int/142 "/>
</bind>
</comp>

<comp id="283" class="1004" name="uy_int_to_int_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="4"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="uy_int_to_int/146 "/>
</bind>
</comp>

<comp id="286" class="1004" name="uy_int_neg_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="uy_int_neg/146 "/>
</bind>
</comp>

<comp id="292" class="1004" name="uy_int_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="uy_int/146 "/>
</bind>
</comp>

<comp id="297" class="1004" name="c_write_assign_17_to_int_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="4"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_write_assign_17_to_int/167 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/167 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/167 "/>
</bind>
</comp>

<comp id="315" class="1004" name="notlhs_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/167 "/>
</bind>
</comp>

<comp id="321" class="1004" name="notrhs_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="23" slack="0"/>
<pin id="323" dir="0" index="1" bw="23" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/167 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/167 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="3"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/167 "/>
</bind>
</comp>

<comp id="338" class="1004" name="w_out_neg_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="w_out_neg/167 "/>
</bind>
</comp>

<comp id="344" class="1004" name="w_out_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="w_out/167 "/>
</bind>
</comp>

<comp id="348" class="1004" name="w_out_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="4"/>
<pin id="352" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_out_3/167 "/>
</bind>
</comp>

<comp id="356" class="1004" name="vw_int_to_int_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="29"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vw_int_to_int/170 "/>
</bind>
</comp>

<comp id="359" class="1004" name="vw_int_neg_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="vw_int_neg/170 "/>
</bind>
</comp>

<comp id="365" class="1004" name="vw_int_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vw_int/170 "/>
</bind>
</comp>

<comp id="369" class="1004" name="vw_int_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="3"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="32" slack="29"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vw_int_3/170 "/>
</bind>
</comp>

<comp id="376" class="1004" name="vx_int_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="3"/>
<pin id="378" dir="0" index="1" bw="32" slack="29"/>
<pin id="379" dir="0" index="2" bw="32" slack="28"/>
<pin id="380" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vx_int/170 "/>
</bind>
</comp>

<comp id="382" class="1004" name="c_write_assign_20_to_int_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="6"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_write_assign_20_to_int/170 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="0" index="3" bw="6" slack="0"/>
<pin id="391" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/170 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_39_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/170 "/>
</bind>
</comp>

<comp id="400" class="1004" name="notlhs2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/170 "/>
</bind>
</comp>

<comp id="406" class="1004" name="notrhs3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="23" slack="0"/>
<pin id="408" dir="0" index="1" bw="23" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/170 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/170 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_10_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="5"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/170 "/>
</bind>
</comp>

<comp id="423" class="1004" name="z_out_neg_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_out_neg/170 "/>
</bind>
</comp>

<comp id="429" class="1004" name="z_out_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="z_out/170 "/>
</bind>
</comp>

<comp id="433" class="1004" name="z_out_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="32" slack="6"/>
<pin id="437" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_out_3/170 "/>
</bind>
</comp>

<comp id="441" class="1004" name="vy_int_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="28"/>
<pin id="444" dir="0" index="2" bw="32" slack="29"/>
<pin id="445" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vy_int_2/170 "/>
</bind>
</comp>

<comp id="447" class="1004" name="vz_int_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="29"/>
<pin id="451" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vz_int/170 "/>
</bind>
</comp>

<comp id="454" class="1005" name="exitcond_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="458" class="1005" name="proc_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="proc_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_65_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="4"/>
<pin id="465" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_66_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_67_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_68_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="491" class="1005" name="u1_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="u1_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_69_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="131"/>
<pin id="498" dir="1" index="1" bw="32" slack="131"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_70_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="130"/>
<pin id="503" dir="1" index="1" bw="32" slack="130"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_71_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="131"/>
<pin id="508" dir="1" index="1" bw="32" slack="131"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_72_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="130"/>
<pin id="513" dir="1" index="1" bw="32" slack="130"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_73_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="151"/>
<pin id="518" dir="1" index="1" bw="32" slack="151"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_74_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="150"/>
<pin id="523" dir="1" index="1" bw="32" slack="150"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_75_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="156"/>
<pin id="528" dir="1" index="1" bw="32" slack="156"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_76_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="155"/>
<pin id="533" dir="1" index="1" bw="32" slack="155"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="536" class="1005" name="cosA_half_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2"/>
<pin id="538" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cosA_half "/>
</bind>
</comp>

<comp id="543" class="1005" name="sinA_half_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sinA_half "/>
</bind>
</comp>

<comp id="550" class="1005" name="cosB_half_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cosB_half "/>
</bind>
</comp>

<comp id="556" class="1005" name="sinB_half_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2"/>
<pin id="558" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sinB_half "/>
</bind>
</comp>

<comp id="562" class="1005" name="a2_assign_3_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_assign_3 "/>
</bind>
</comp>

<comp id="567" class="1005" name="a2_assign_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_assign "/>
</bind>
</comp>

<comp id="572" class="1005" name="vz_int_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vz_int_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="vy_int_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vy_int_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_42_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="4"/>
<pin id="591" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_43_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="4"/>
<pin id="600" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="606" class="1005" name="vy_int_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vy_int "/>
</bind>
</comp>

<comp id="613" class="1005" name="uy_int_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="uy_int "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_i4_i_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i4_i "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_3_i5_i_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i5_i "/>
</bind>
</comp>

<comp id="630" class="1005" name="w_out2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="3"/>
<pin id="632" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_out2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_i7_i_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i7_i "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_3_i8_i_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i8_i "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_57_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="26"/>
<pin id="647" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_58_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="26"/>
<pin id="652" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_59_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="26"/>
<pin id="657" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_60_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="26"/>
<pin id="662" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_4_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="3"/>
<pin id="667" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_9_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="5"/>
<pin id="672" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_5_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="3"/>
<pin id="677" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="681" class="1005" name="w_out_3_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_out_3 "/>
</bind>
</comp>

<comp id="686" class="1005" name="vw_int_3_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vw_int_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="vx_int_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vx_int "/>
</bind>
</comp>

<comp id="698" class="1005" name="z_out_3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_out_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="vy_int_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vy_int_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="vz_int_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vz_int "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_62_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="6"/>
<pin id="717" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="101" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="101" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="107" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="146"><net_src comp="111" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="152"><net_src comp="107" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="159"><net_src comp="115" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="164"><net_src comp="119" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="170"><net_src comp="115" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="177"><net_src comp="119" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="183"><net_src comp="115" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="189"><net_src comp="119" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="195"><net_src comp="115" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="201"><net_src comp="119" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="207"><net_src comp="115" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="212"><net_src comp="119" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="217"><net_src comp="115" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="222"><net_src comp="119" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="227"><net_src comp="107" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="233"><net_src comp="94" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="94" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="300"><net_src comp="136" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="314"><net_src comp="297" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="301" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="50" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="311" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="315" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="297" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="333" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="136" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="381"><net_src comp="376" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="385"><net_src comp="149" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="382" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="386" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="396" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="400" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="382" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="418" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="149" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="418" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="418" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="365" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="229" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="235" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="466"><net_src comp="76" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="473"><net_src comp="76" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="480"><net_src comp="76" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="487"><net_src comp="76" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="494"><net_src comp="111" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="499"><net_src comp="76" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="504"><net_src comp="76" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="509"><net_src comp="76" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="514"><net_src comp="76" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="519"><net_src comp="76" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="524"><net_src comp="76" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="529"><net_src comp="76" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="534"><net_src comp="76" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="539"><net_src comp="128" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="546"><net_src comp="132" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="553"><net_src comp="128" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="559"><net_src comp="132" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="565"><net_src comp="250" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="570"><net_src comp="264" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="575"><net_src comp="107" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="584"><net_src comp="111" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="592"><net_src comp="107" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="601"><net_src comp="111" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="609"><net_src comp="278" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="616"><net_src comp="292" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="623"><net_src comp="115" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="628"><net_src comp="119" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="633"><net_src comp="111" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="638"><net_src comp="115" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="643"><net_src comp="119" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="648"><net_src comp="107" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="653"><net_src comp="107" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="658"><net_src comp="107" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="663"><net_src comp="107" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="668"><net_src comp="123" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="673"><net_src comp="123" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="678"><net_src comp="333" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="684"><net_src comp="348" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="689"><net_src comp="369" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="695"><net_src comp="376" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="701"><net_src comp="433" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="706"><net_src comp="441" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="712"><net_src comp="447" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="718"><net_src comp="107" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_in_V | {}
	Port: strm_out_V | {168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 }
 - Input state : 
	Port: dut_calc_svd : strm_in_V | {3 4 5 6 15 16 17 18 19 20 21 22 }
	Port: dut_calc_svd : strm_out_V | {}
  - Chain level:
	State 1
	State 2
		exitcond : 1
		proc_1 : 1
		stg_195 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
		cosA_half : 1
		sinA_half : 1
	State 131
		cosB_half : 1
		sinB_half : 1
	State 132
	State 133
		tmp_4_neg : 1
		a2_assign_3 : 1
		tmp_3_i7 : 2
	State 134
		tmp_neg : 1
		a2_assign : 1
		tmp_3_i6 : 2
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
		vy_int_neg : 1
		vy_int : 1
		tmp_3_i9 : 2
	State 143
	State 144
	State 145
	State 146
		uy_int_neg : 1
		uy_int : 1
		tmp_3_i_i : 2
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
		tmp_s : 1
		tmp : 1
		notlhs : 2
		notrhs : 2
		tmp_3 : 3
		tmp_5 : 3
		w_out_neg : 1
		w_out : 1
		w_out_3 : 3
	State 168
	State 169
	State 170
		vw_int_neg : 1
		vw_int : 1
		vw_int_3 : 2
		tmp_6 : 1
		tmp_39 : 1
		notlhs2 : 2
		notrhs3 : 2
		tmp_8 : 3
		tmp_10 : 3
		z_out_neg : 1
		z_out : 1
		z_out_3 : 3
		vy_int_2 : 3
		vz_int : 3
		tmp_i_i1 : 3
		tmp_3_i_i1 : 1
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
		empty_20 : 1
	State 188


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   | grp_dut_calc_angle_float_float_s_fu_101 |    21   |  12.568 |   6033  |   8922  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   fadd   |                grp_fu_107               |    2    |    0    |   205   |   390   |
|          |                grp_fu_111               |    2    |    0    |   205   |   390   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   fmul   |                grp_fu_115               |    3    |    0    |   143   |   321   |
|          |                grp_fu_119               |    3    |    0    |   143   |   321   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             tmp_4_neg_fu_244            |    0    |    0    |    0    |    44   |
|          |              tmp_neg_fu_258             |    0    |    0    |    0    |    44   |
|          |            vy_int_neg_fu_272            |    0    |    0    |    0    |    44   |
|    xor   |            uy_int_neg_fu_286            |    0    |    0    |    0    |    44   |
|          |             w_out_neg_fu_338            |    0    |    0    |    0    |    44   |
|          |            vw_int_neg_fu_359            |    0    |    0    |    0    |    44   |
|          |             z_out_neg_fu_423            |    0    |    0    |    0    |    44   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   fcmp   |                grp_fu_123               |    0    |    0    |    66   |   239   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |              w_out_3_fu_348             |    0    |    0    |    0    |    32   |
|          |             vw_int_3_fu_369             |    0    |    0    |    0    |    32   |
|  select  |              vx_int_fu_376              |    0    |    0    |    0    |    32   |
|          |              z_out_3_fu_433             |    0    |    0    |    0    |    32   |
|          |             vy_int_2_fu_441             |    0    |    0    |    0    |    32   |
|          |              vz_int_fu_447              |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             exitcond_fu_229             |    0    |    0    |    0    |    2    |
|          |              notlhs_fu_315              |    0    |    0    |    0    |    3    |
|   icmp   |              notrhs_fu_321              |    0    |    0    |    0    |    8    |
|          |              notlhs2_fu_400             |    0    |    0    |    0    |    3    |
|          |              notrhs3_fu_406             |    0    |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    add   |              proc_1_fu_235              |    0    |    0    |    0    |    4    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    or    |               tmp_3_fu_327              |    0    |    0    |    0    |    1    |
|          |               tmp_8_fu_412              |    0    |    0    |    0    |    1    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    and   |               tmp_5_fu_333              |    0    |    0    |    0    |    1    |
|          |              tmp_10_fu_418              |    0    |    0    |    0    |    1    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |              grp_read_fu_76             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   write  |             grp_write_fu_82             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|extractvalue|                grp_fu_128               |    0    |    0    |    0    |    0    |
|          |                grp_fu_132               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|partselect|               tmp_s_fu_301              |    0    |    0    |    0    |    0    |
|          |               tmp_6_fu_386              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   trunc  |                tmp_fu_311               |    0    |    0    |    0    |    0    |
|          |              tmp_39_fu_396              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    31   |  12.568 |   6795  |  11115  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|a2_assign_3_reg_562|   32   |
| a2_assign_reg_567 |   32   |
| cosA_half_reg_536 |   32   |
| cosB_half_reg_550 |   32   |
|  exitcond_reg_454 |    1   |
|   proc_1_reg_458  |    4   |
|    proc_reg_90    |    4   |
|      reg_136      |   32   |
|      reg_143      |   32   |
|      reg_149      |   32   |
|      reg_156      |   32   |
|      reg_161      |   32   |
|      reg_167      |   32   |
|      reg_174      |   32   |
|      reg_180      |   32   |
|      reg_186      |   32   |
|      reg_192      |   32   |
|      reg_198      |   32   |
|      reg_204      |   32   |
|      reg_209      |   32   |
|      reg_214      |   32   |
|      reg_219      |   32   |
|      reg_224      |   32   |
| sinA_half_reg_543 |   32   |
| sinB_half_reg_556 |   32   |
| tmp_3_i5_i_reg_625|   32   |
| tmp_3_i8_i_reg_640|   32   |
|   tmp_42_reg_589  |   32   |
|   tmp_43_reg_598  |   32   |
|   tmp_4_reg_665   |    1   |
|   tmp_57_reg_645  |   32   |
|   tmp_58_reg_650  |   32   |
|   tmp_59_reg_655  |   32   |
|   tmp_5_reg_675   |    1   |
|   tmp_60_reg_660  |   32   |
|   tmp_62_reg_715  |   32   |
|   tmp_65_reg_463  |   32   |
|   tmp_66_reg_470  |   32   |
|   tmp_67_reg_477  |   32   |
|   tmp_68_reg_484  |   32   |
|   tmp_69_reg_496  |   32   |
|   tmp_70_reg_501  |   32   |
|   tmp_71_reg_506  |   32   |
|   tmp_72_reg_511  |   32   |
|   tmp_73_reg_516  |   32   |
|   tmp_74_reg_521  |   32   |
|   tmp_75_reg_526  |   32   |
|   tmp_76_reg_531  |   32   |
|   tmp_9_reg_670   |    1   |
|  tmp_i4_i_reg_620 |   32   |
|  tmp_i7_i_reg_635 |   32   |
|    u1_1_reg_491   |   32   |
|   uy_int_reg_613  |   32   |
|  vw_int_3_reg_686 |   32   |
|   vx_int_reg_692  |   32   |
|  vy_int_1_reg_581 |   32   |
|  vy_int_2_reg_703 |   32   |
|   vy_int_reg_606  |   32   |
|  vz_int_1_reg_572 |   32   |
|   vz_int_reg_709  |   32   |
|   w_out2_reg_630  |   32   |
|  w_out_3_reg_681  |   32   |
|  z_out_3_reg_698  |   32   |
+-------------------+--------+
|       Total       |  1836  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|             grp_write_fu_82             |  p2  |  16  |  32  |   512  ||   160   |
| grp_dut_calc_angle_float_float_s_fu_101 |  p1  |   2  |  32  |   64   ||    32   |
| grp_dut_calc_angle_float_float_s_fu_101 |  p2  |   2  |  32  |   64   ||    32   |
|                grp_fu_107               |  p0  |  10  |  32  |   320  ||    64   |
|                grp_fu_107               |  p1  |  12  |  32  |   384  ||    96   |
|                grp_fu_111               |  p0  |   5  |  32  |   160  ||    32   |
|                grp_fu_111               |  p1  |   5  |  32  |   160  ||    32   |
|                grp_fu_115               |  p0  |  12  |  32  |   384  ||    96   |
|                grp_fu_115               |  p1  |  11  |  32  |   352  ||    64   |
|                grp_fu_119               |  p0  |  12  |  32  |   384  ||    96   |
|                grp_fu_119               |  p1  |  13  |  32  |   416  ||    96   |
|                grp_fu_123               |  p0  |   2  |  32  |   64   ||    32   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |  3264  ||  24.236 ||   832   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   31   |   12   |  6795  |  11115 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   832  |
|  Register |    -   |    -   |  1836  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   31   |   36   |  8631  |  11947 |
+-----------+--------+--------+--------+--------+
