#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x151604f00 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x6000025a4a20_0 .var "OpALU", 0 1;
v0x6000025a4ab0_0 .var "a", 0 31;
v0x6000025a4b40_0 .var "b", 0 31;
v0x6000025a4bd0_0 .var "clk", 0 0;
v0x6000025a4c60_0 .var "funct", 0 5;
v0x6000025a4cf0_0 .net "outputULA", 0 31, v0x6000025a45a0_0;  1 drivers
S_0x1516048e0 .scope module, "MIPS_tb" "MIPS" 2 73, 3 3 0, S_0x151604f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "OpALU";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 32 "outputULA";
v0x6000025a4630_0 .net "OpALU", 0 1, v0x6000025a4a20_0;  1 drivers
v0x6000025a46c0_0 .net "a", 0 31, v0x6000025a4ab0_0;  1 drivers
v0x6000025a4750_0 .net "b", 0 31, v0x6000025a4b40_0;  1 drivers
v0x6000025a47e0_0 .net "clk", 0 0, v0x6000025a4bd0_0;  1 drivers
v0x6000025a4870_0 .net "funct", 0 5, v0x6000025a4c60_0;  1 drivers
v0x6000025a4900_0 .net "inputALU", 0 3, v0x6000025a42d0_0;  1 drivers
v0x6000025a4990_0 .net "outputULA", 0 31, v0x6000025a45a0_0;  alias, 1 drivers
S_0x151604a50 .scope module, "ULAControl_Module" "ULAControl" 3 12, 4 1 0, S_0x1516048e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "OpALU";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 4 "inputALU";
v0x6000025a4120_0 .net "OpALU", 0 1, v0x6000025a4a20_0;  alias, 1 drivers
v0x6000025a41b0_0 .net "clk", 0 0, v0x6000025a4bd0_0;  alias, 1 drivers
v0x6000025a4240_0 .net "funct", 0 5, v0x6000025a4c60_0;  alias, 1 drivers
v0x6000025a42d0_0 .var "inputALU", 0 3;
E_0x6000019a0120 .event edge, v0x6000025a4120_0, v0x6000025a4240_0;
S_0x1516052a0 .scope module, "ULA_Module" "ULA" 3 19, 5 1 0, S_0x1516048e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "inputULA";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "outputULA";
v0x6000025a4360_0 .net "a", 0 31, v0x6000025a4ab0_0;  alias, 1 drivers
v0x6000025a43f0_0 .net "b", 0 31, v0x6000025a4b40_0;  alias, 1 drivers
v0x6000025a4480_0 .net "clk", 0 0, v0x6000025a4bd0_0;  alias, 1 drivers
v0x6000025a4510_0 .net "inputULA", 0 3, v0x6000025a42d0_0;  alias, 1 drivers
v0x6000025a45a0_0 .var "outputULA", 0 31;
E_0x6000019a0180 .event posedge, v0x6000025a41b0_0;
    .scope S_0x151604a50;
T_0 ;
    %wait E_0x6000019a0120;
    %load/vec4 v0x6000025a4120_0;
    %load/vec4 v0x6000025a4240_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 164, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000025a42d0_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000025a42d0_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000025a42d0_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000025a42d0_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025a42d0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025a42d0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000025a42d0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1516052a0;
T_1 ;
    %wait E_0x6000019a0180;
    %load/vec4 v0x6000025a4510_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x6000025a4360_0;
    %load/vec4 v0x6000025a43f0_0;
    %add;
    %assign/vec4 v0x6000025a45a0_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x6000025a4360_0;
    %load/vec4 v0x6000025a43f0_0;
    %sub;
    %assign/vec4 v0x6000025a45a0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x6000025a4360_0;
    %load/vec4 v0x6000025a43f0_0;
    %and;
    %assign/vec4 v0x6000025a45a0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x6000025a4360_0;
    %load/vec4 v0x6000025a43f0_0;
    %or;
    %assign/vec4 v0x6000025a45a0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x6000025a4360_0;
    %load/vec4 v0x6000025a43f0_0;
    %cmp/u;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x6000025a45a0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025a45a0_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x151604f00;
T_2 ;
    %vpi_call 2 12 "$monitor", "clk=%b, OpALU=%b, funct=%b, a=%b, b=%b, outputULA=%b", v0x6000025a4bd0_0, v0x6000025a4a20_0, v0x6000025a4c60_0, v0x6000025a4ab0_0, v0x6000025a4b40_0, v0x6000025a4cf0_0 {0 0 0};
    %vpi_call 2 13 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x151604f00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025a4bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025a4a20_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000025a4c60_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025a4ab0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025a4b40_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000025a4a20_0, 0, 2;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x6000025a4c60_0, 0, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025a4ab0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025a4b40_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000025a4a20_0, 0, 2;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x6000025a4c60_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025a4ab0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025a4b40_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000025a4a20_0, 0, 2;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x6000025a4c60_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025a4ab0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025a4b40_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000025a4a20_0, 0, 2;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x6000025a4c60_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025a4ab0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025a4b40_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000025a4a20_0, 0, 2;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x6000025a4c60_0, 0, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025a4ab0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025a4b40_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x151604f00;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x6000025a4bd0_0;
    %nor/r;
    %store/vec4 v0x6000025a4bd0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MIPS_tb.v";
    "MIPS.v";
    "./ULAControl.v";
    "./ULA.v";
