FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Generate .byte code for some instructions not supported by old
 * binutils.
 */
#ifndef X86_ASM_INST_H
#define X86_ASM_INST_H

#ifdef __ASSEMBLY__

#define REG_NUM_INVALID		100

#define REG_TYPE_R32		0
#define REG_TYPE_R64		1
#define REG_TYPE_INVALID	100

	.macro R32_NUM opd r32
	\opd = REG_NUM_INVALID
	.ifc \r32,%eax
	\opd = 0
	.endif
	.ifc \r32,%ecx
	\opd = 1
	.endif
	.ifc \r32,%edx
	\opd = 2
	.endif
	.ifc \r32,%ebx
	\opd = 3
	.endif
	.ifc \r32,%esp
	\opd = 4
	.endif
	.ifc \r32,%ebp
/* bench 12927.1.0 a00a2aa001ca */
	\opd = 5
	.endif
	.ifc \r32,%esi
	\opd = 6
	.endif
	.ifc \r32,%edi
	\opd = 7
	.endif
#ifdef CONFIG_X86_64
	.ifc \r32,%r8d
	\opd = 8
	.endif
	.ifc \r32,%r9d
	\opd = 9
	.endif
	.ifc \r32,%r10d
	\opd = 10
	.endif
	.ifc \r32,%r11d
	\opd = 11
	.endif
	.ifc \r32,%r12d
	\opd = 12
	.endif
	.ifc \r32,%r13d
	\opd = 13
	.endif
	.ifc \r32,%r14d
	\opd = 14
	.endif
	.ifc \r32,%r15d
	\opd = 15
	.endif
#endif
	.endm

	.macro R64_NUM opd r64
/* bench 8645.4.0 c48ea7fa2907 */
/* bench 8645.4.1 55042e7553ad */
/* bench 8645.4.2 e24689764488 */
/* bench 8645.4.3 2f469845235e */
/* bench 8645.4.4 c65a1e448adb */
/* bench 8645.4.5 bd0844c86eb1 */
/* bench 8645.4.6 e4419adf1fce */
/* bench 8645.4.7 5d7b66b30bb8 */
/* bench 8645.4.8 65d7b9e678c3 */
/* bench 8645.4.9 c120a024e67c */
/* bench 8645.4.10 78f4f156f755 */
/* bench 8645.4.11 4721fb8154e8 */
#ifdef CONFIG_X86_64
	.ifc \r64,%rax
	\opd = 0
	.endif
	.ifc \r64,%rcx
	\opd = 1
	.endif
	.ifc \r64,%rdx
	\opd = 2
	.endif
	.ifc \r64,%rbx
	\opd = 3
	.endif
	.ifc \r64,%rsp
	\opd = 4
	.endif
	.ifc \r64,%rbp
	\opd = 5
	.endif
	.ifc \r64,%rsi
	\opd = 6
	.endif
	.ifc \r64,%rdi
	\opd = 7
	.endif
	.ifc \r64,%r8
	\opd = 8
	.endif
	.ifc \r64,%r9
/* bench 6816.1.0 e003984f531c */
/* bench 6816.1.1 f69133e3f280 */
/* bench 6816.1.2 29b352f0d921 */
/* bench 6816.1.3 b46db7638172 */
	\opd = 9
	.endif
	.ifc \r64,%r10
	\opd = 10
	.endif
	.ifc \r64,%r11
	\opd = 11
	.endif
	.ifc \r64,%r12
	\opd = 12
	.endif
	.ifc \r64,%r13
	\opd = 13
	.endif
	.ifc \r64,%r14
	\opd = 14
	.endif
	.ifc \r64,%r15
	\opd = 15
	.endif
/* bench 2459.0.0 292cc0953836 */
/* bench 2459.0.1 d3dfe8420738 */
/* bench 2459.0.2 b5c93f15c2f9 */
/* bench 2459.0.3 97414c7e72d0 */
/* bench 2459.0.4 ca6edbc743dc */
/* bench 2459.0.5 2e1c69aee7f7 */
/* bench 2459.0.6 5b1d606d6266 */
/* bench 2459.0.7 ec105b3765d4 */
/* bench 2459.0.8 01d34b091ade */
/* bench 2459.0.9 66e065f2db05 */
/* bench 2459.0.10 ac7135a7558a */
/* bench 2459.0.11 5d2e0731528a */
/* bench 2459.0.12 0909dbce446f */
/* bench 2459.0.13 52002a514f90 */
#endif
	.endm

	.macro REG_TYPE type reg
	R32_NUM reg_type_r32 \reg
	R64_NUM reg_type_r64 \reg
	.if reg_type_r64 <> REG_NUM_INVALID
	\type = REG_TYPE_R64
	.elseif reg_type_r32 <> REG_NUM_INVALID
	\type = REG_TYPE_R32
	.else
	\type = REG_TYPE_INVALID
	.endif
	.endm

	.macro PFX_REX opd1 opd2 W=0
	.if ((\opd1 | \opd2) & 8) || \W
/* bench 8336.1.0 c4dfce407d3f */
/* bench 8336.1.1 ef43b449adb4 */
/* bench 8336.1.2 d2531dece03d */
/* bench 8336.1.3 515a3aa7b0cc */
/* bench 8336.1.4 ca84e4c2828f */
/* bench 8336.1.5 4bccf7ebc56d */
	.endm

	.macro MODRM mod opd1 opd2
	.byte \mod | (\opd1 & 7) | ((\opd2 & 7) << 3)
	.endm
#endif

#endif
