INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab3A/Lab3A.srcs/sources_1/new/CounterMod7Enable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod7Enable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab3A/Lab3A.srcs/sim_2/new/CounterMod7Enable_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod7Enable_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs-in-Vivado/COMP541/Lab3A/Lab3A.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
