 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Wed Mar 18 20:49:31 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.41%

  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1633   0.0000   0.3550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0308   0.2006   0.5557 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.8599   0.0000   0.5557 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5557 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.8599      0.0000     0.5557 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5557 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.8599   0.0000   0.5557 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0308   0.0000 &   0.5557 f
  data arrival time                                                                    0.5557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  clock reconvergence pessimism                                            -0.0029     0.3753
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3753 r
  library hold time                                                         0.0190     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.5557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1614


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1448   0.0000    0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0322    0.2002     0.5471 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.4232      0.0000     0.5471 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5471 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.4232    0.0000     0.5471 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5471 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.4232           0.0000     0.5471 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0322   0.0000 &   0.5471 f
  data arrival time                                                                    0.5471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                         0.0174     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1670


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1448   0.0000   0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0320   0.2000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.3373     0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5474 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.3373    0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.3373           0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0320   0.0000 &   0.5475 f
  data arrival time                                                                    0.5475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                         0.0175     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1673


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0323    0.2003     0.5477 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   3.4808      0.0000     0.5477 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5477 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   3.4808   0.0000     0.5477 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5477 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   3.4808           0.0000     0.5477 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0323   0.0000 &   0.5477 f
  data arrival time                                                                    0.5477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                         0.0174     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1676


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0325    0.2004     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   3.5376      0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5478 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   3.5376   0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   3.5376           0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0325   0.0000 &   0.5478 f
  data arrival time                                                                    0.5478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                         0.0174     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1677


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1786   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0491   0.2158     0.5752 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  10.8518     0.0000     0.5752 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.5752 f
  core/be/be_calculator/commit_pkt_o[100] (net)        10.8518              0.0000     0.5752 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.5752 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  10.8518           0.0000     0.5752 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0491   0.0001 &   0.5753 f
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  clock reconvergence pessimism                                            -0.0048     0.3886
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.3886 r
  library hold time                                                         0.0180     0.4066
  data required time                                                                   0.4066
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4066
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1687


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1448   0.0000    0.3470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0338    0.2014     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   4.1030      0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5484 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   4.1030   0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   4.1030           0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0338   0.0001 &   0.5485 f
  data arrival time                                                                    0.5485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                            -0.0048     0.3626
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3626 r
  library hold time                                                         0.0171     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1688


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.1448   0.0000   0.3462 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0811   0.2334   0.5796 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2  25.0564   0.0000   0.5796 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5796 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)  25.0564            0.0000     0.5796 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_02_0)    0.0000     0.5796 f
  core/be/be_checker/dispatch_pkt_o[63] (net)          25.0564              0.0000     0.5796 f
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_02_0)            0.0000     0.5796 f
  core/be/dispatch_pkt[63] (net)                       25.0564              0.0000     0.5796 f
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_02_0)      0.0000     0.5796 f
  core/be/be_calculator/dispatch_pkt_i[63] (net)       25.0564              0.0000     0.5796 f
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.5796 f
  core/be/be_calculator/reservation_reg/data_i[63] (net)  25.0564           0.0000     0.5796 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0811  -0.0091 &   0.5705 f
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                            -0.0013     0.3951
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.3951 r
  library hold time                                                         0.0063     0.4014
  data required time                                                                   0.4014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4014
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1691


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1448   0.0000   0.3475 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0346   0.2021     0.5496 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   4.4484     0.0000     0.5496 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5496 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   4.4484   0.0000     0.5496 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5496 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   4.4484           0.0000     0.5496 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0346  -0.0004 &   0.5491 f
  data arrival time                                                                    0.5491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                         0.0169     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.5491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1696


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1676   0.0000    0.3578 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0369    0.2059     0.5637 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   5.4675      0.0000     0.5637 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5637 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    5.4675              0.0000     0.5637 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5637 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   5.4675           0.0000     0.5637 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0369   0.0001 &   0.5638 f
  data arrival time                                                                    0.5638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  clock reconvergence pessimism                                            -0.0019     0.3762
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3762 r
  library hold time                                                         0.0176     0.3938
  data required time                                                                   0.3938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3938
  data arrival time                                                                   -0.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1700


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1617   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0312   0.2008     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.0092     0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5514 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.0092    0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.0092           0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0312   0.0000 &   0.5515 f
  data arrival time                                                                    0.5515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0177     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.5515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1724


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1617   0.0000    0.3505 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0324    0.2018     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   3.5445      0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5523 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   3.5445   0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   3.5445           0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0324  -0.0009 &   0.5513 f
  data arrival time                                                                    0.5513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  clock reconvergence pessimism                                            -0.0048     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3613 r
  library hold time                                                         0.0174     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.5513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1727


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1617   0.0000    0.3505 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0327    0.2020     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.6760      0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5525 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.6760             0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.6760           0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0327   0.0000 &   0.5526 f
  data arrival time                                                                    0.5526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0173     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.5526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1738


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)   0.1780   0.0000   0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/Q (DFFX1)   0.0595   0.2227     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (net)     3  15.4467     0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (bsg_dff_width_p415_0)   0.0000     0.5822 f
  core/be/be_calculator/commit_pkt_o[62] (net)         15.4467              0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (bsg_dff_width_p415_0)   0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (net)  15.4467           0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/D (DFFX1)   0.0595  -0.0021 &   0.5801 f
  data arrival time                                                                    0.5801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                            -0.0048     0.3899
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)          0.0000     0.3899 r
  library hold time                                                         0.0158     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1744


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1617   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0346   0.2036     0.5542 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   4.4979     0.0000     0.5542 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5542 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   4.4979    0.0000     0.5542 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5542 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   4.4979           0.0000     0.5542 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0346   0.0001 &   0.5543 f
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0169     0.3783
  data required time                                                                   0.3783
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3783
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1760


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)   0.1785   0.0000   0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)   0.0656   0.2266     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)     3  18.1701     0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (bsg_dff_width_p415_0)   0.0000     0.5858 f
  core/be/be_calculator/commit_pkt_o[65] (net)         18.1701              0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (bsg_dff_width_p415_0)   0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (net)  18.1701           0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)   0.0656  -0.0055 &   0.5803 f
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3944     0.3944
  clock reconvergence pessimism                                            -0.0048     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)          0.0000     0.3896 r
  library hold time                                                         0.0145     0.4041
  data required time                                                                   0.4041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4041
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1762


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)   0.1786   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/Q (DFFX1)   0.0589   0.2224     0.5819 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (net)     3  15.2035     0.0000     0.5819 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (bsg_dff_width_p415_0)   0.0000     0.5819 f
  core/be/be_calculator/commit_pkt_o[64] (net)         15.2035              0.0000     0.5819 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (bsg_dff_width_p415_0)   0.0000     0.5819 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (net)  15.2035           0.0000     0.5819 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/D (DFFX1)   0.0589   0.0002 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3929     0.3929
  clock reconvergence pessimism                                            -0.0048     0.3881
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)          0.0000     0.3881 r
  library hold time                                                         0.0159     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1781


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)   0.1785   0.0000   0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/Q (DFFX1)   0.0733   0.2313     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (net)     3  21.5715     0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (bsg_dff_width_p415_0)   0.0000     0.5905 f
  core/be/be_calculator/commit_pkt_o[68] (net)         21.5715              0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (bsg_dff_width_p415_0)   0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (net)  21.5715           0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/D (DFFX1)   0.0733  -0.0083 &   0.5822 f
  data arrival time                                                                    0.5822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                            -0.0048     0.3908
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)          0.0000     0.3908 r
  library hold time                                                         0.0130     0.4038
  data required time                                                                   0.4038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4038
  data arrival time                                                                   -0.5822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1784


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3528     0.3528
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1620    0.0000     0.3528 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0296    0.1995     0.5523 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.3176        0.0000     0.5523 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5523 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.3176              0.0000     0.5523 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5523 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.3176              0.0000     0.5523 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0296    0.0000 &   0.5523 f
  data arrival time                                                                    0.5523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3569
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3569 r
  library hold time                                                         0.0169     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.0891   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0294   0.1905     0.5354 f
  core/be/be_calculator/comp_stage_reg/data_o[120] (net)     1   2.2048     0.0000     0.5354 f
  core/be/be_calculator/comp_stage_reg/data_o[120] (bsg_dff_width_p320_0)   0.0000     0.5354 f
  core/be/be_calculator/comp_stage_r_1__56_ (net)       2.2048              0.0000     0.5354 f
  core/be/be_calculator/comp_stage_mux/data0_i[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5354 f
  core/be/be_calculator/comp_stage_mux/data0_i[184] (net)   2.2048          0.0000     0.5354 f
  core/be/be_calculator/comp_stage_mux/U57/INP (NBUFFX2)          0.0294    0.0000 &   0.5354 f
  core/be/be_calculator/comp_stage_mux/U57/Z (NBUFFX2)            0.0277    0.0501     0.5856 f
  core/be/be_calculator/comp_stage_mux/data_o[184] (net)     3   8.1810     0.0000     0.5856 f
  core/be/be_calculator/comp_stage_mux/data_o[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5856 f
  core/be/be_calculator/comp_stage_n[120] (net)         8.1810              0.0000     0.5856 f
  core/be/be_calculator/comp_stage_reg/data_i[184] (bsg_dff_width_p320_0)   0.0000     0.5856 f
  core/be/be_calculator/comp_stage_reg/data_i[184] (net)   8.1810           0.0000     0.5856 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/D (DFFX1)   0.0277   0.0001 &   0.5857 f
  data arrival time                                                                    0.5857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3935     0.3935
  clock reconvergence pessimism                                            -0.0039     0.3896
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3896 r
  library hold time                                                         0.0172     0.4068
  data required time                                                                   0.4068
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4068
  data arrival time                                                                   -0.5857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1953   0.0000   0.3689 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0300   0.2027   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.5329   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.5329      0.0000     0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.5329   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0300   0.0000 &   0.5716 f
  data arrival time                                                                    0.5716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0029     0.3731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3731 r
  library hold time                                                         0.0192     0.3922
  data required time                                                                   0.3922
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3922
  data arrival time                                                                   -0.5716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.0891   0.0000   0.3451 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0302   0.1911     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[124] (net)     1   2.5261     0.0000     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[124] (bsg_dff_width_p320_0)   0.0000     0.5362 f
  core/be/be_calculator/comp_stage_r_1__60_ (net)       2.5261              0.0000     0.5362 f
  core/be/be_calculator/comp_stage_mux/data0_i[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5362 f
  core/be/be_calculator/comp_stage_mux/data0_i[188] (net)   2.5261          0.0000     0.5362 f
  core/be/be_calculator/comp_stage_mux/U61/INP (NBUFFX2)          0.0302    0.0000 &   0.5362 f
  core/be/be_calculator/comp_stage_mux/U61/Z (NBUFFX2)            0.0271    0.0498     0.5860 f
  core/be/be_calculator/comp_stage_mux/data_o[188] (net)     3   7.6830     0.0000     0.5860 f
  core/be/be_calculator/comp_stage_mux/data_o[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5860 f
  core/be/be_calculator/comp_stage_n[124] (net)         7.6830              0.0000     0.5860 f
  core/be/be_calculator/comp_stage_reg/data_i[188] (bsg_dff_width_p320_0)   0.0000     0.5860 f
  core/be/be_calculator/comp_stage_reg/data_i[188] (net)   7.6830           0.0000     0.5860 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/D (DFFX1)   0.0271   0.0001 &   0.5861 f
  data arrival time                                                                    0.5861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3931     0.3931
  clock reconvergence pessimism                                            -0.0039     0.3892
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/CLK (DFFX1)          0.0000     0.3892 r
  library hold time                                                         0.0173     0.4066
  data required time                                                                   0.4066
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4066
  data arrival time                                                                   -0.5861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1955   0.0000   0.3707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0294   0.2022   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.2680   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.2680      0.0000     0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.2680   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0294   0.0000 &   0.5729 f
  data arrival time                                                                    0.5729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0029     0.3739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3739 r
  library hold time                                                         0.0193     0.3932
  data required time                                                                   0.3932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3932
  data arrival time                                                                   -0.5729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1780   0.0000    0.3586 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0294    0.2007     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.2550      0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5593 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.2550              0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.2550           0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0294   0.0000 &   0.5593 f
  data arrival time                                                                    0.5593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0181     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.5593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1955   0.0000   0.3721 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0289   0.2018   0.5739 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.0617   0.0000   0.5739 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5739 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.0617      0.0000     0.5739 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5739 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.0617   0.0000   0.5739 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0289   0.0000 &   0.5739 f
  data arrival time                                                                    0.5739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                            -0.0029     0.3747
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3747 r
  library hold time                                                         0.0194     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1780   0.0000    0.3586 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0295    0.2008     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.3192      0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5594 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.3192              0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.3192           0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0295   0.0000 &   0.5594 f
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0181     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1954   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0298   0.2025   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.4437   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.4437      0.0000     0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.4437   0.0000   0.5729 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0298   0.0000 &   0.5729 f
  data arrival time                                                                    0.5729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0029     0.3738
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3738 r
  library hold time                                                         0.0192     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.5729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1621   0.0000   0.3530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0289   0.1989     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.0119     0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5519 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.0119              0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.0119           0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0289   0.0000 &   0.5519 f
  data arrival time                                                                    0.5519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3549 r
  library hold time                                                         0.0171     0.3719
  data required time                                                                   0.3719
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3719
  data arrival time                                                                   -0.5519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1622    0.0000     0.3551 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0289    0.1990     0.5540 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.0145        0.0000     0.5540 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5540 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.0145              0.0000     0.5540 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5540 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.0145             0.0000     0.5540 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0289    0.0000 &   0.5540 f
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3569
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3569 r
  library hold time                                                         0.0171     0.3739
  data required time                                                                   0.3739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3739
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0289   0.2003     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.0456     0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5591 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.0456   0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.0456           0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0289   0.0000 &   0.5591 f
  data arrival time                                                                    0.5591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  clock reconvergence pessimism                                            -0.0048     0.3608
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3608 r
  library hold time                                                         0.0182     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.5591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1647   0.0000   0.3495 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0289   0.1992   0.5487 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   2.0216   0.0000   0.5487 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5487 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   2.0216       0.0000     0.5487 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5487 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   2.0216   0.0000   0.5487 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0289   0.0000 &   0.5487 f
  data arrival time                                                                    0.5487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0048     0.3513
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3513 r
  library hold time                                                         0.0172     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1780   0.0000    0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0289    0.2004     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.0686      0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5593 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.0686              0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.0686           0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0289   0.0000 &   0.5594 f
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                         0.0182     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1954   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0302   0.2029   0.5732 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.6414   0.0000   0.5732 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5732 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.6414       0.0000     0.5732 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5732 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.6414   0.0000   0.5732 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0302   0.0000 &   0.5732 f
  data arrival time                                                                    0.5732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0029     0.3739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3739 r
  library hold time                                                         0.0191     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.5732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1963   0.0000   0.3720 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0292   0.2021   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.1874   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.1874      0.0000     0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.1874   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0292   0.0000 &   0.5742 f
  data arrival time                                                                    0.5742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0029     0.3746
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3746 r
  library hold time                                                         0.0193     0.3940
  data required time                                                                   0.3940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3940
  data arrival time                                                                   -0.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1621   0.0000     0.3531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0289    0.1990     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.0309       0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5520 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.0309              0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.0309            0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0289    0.0000 &   0.5520 f
  data arrival time                                                                    0.5520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  clock reconvergence pessimism                                            -0.0048     0.3547
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3547 r
  library hold time                                                         0.0171     0.3718
  data required time                                                                   0.3718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3718
  data arrival time                                                                   -0.5520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1963   0.0000   0.3724 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0292   0.2022   0.5746 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.2179   0.0000   0.5746 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5746 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.2179      0.0000     0.5746 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5746 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.2179   0.0000   0.5746 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0292   0.0000 &   0.5746 f
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0029     0.3750
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3750 r
  library hold time                                                         0.0194     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1447   0.0000   0.3471 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0294   0.1979     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.2177     0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5450 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.2177          0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.2177           0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0294   0.0000 &   0.5450 f
  data arrival time                                                                    0.5450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0048     0.3489
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3489 r
  library hold time                                                         0.0157     0.3646
  data required time                                                                   0.3646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3646
  data arrival time                                                                   -0.5450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1622    0.0000     0.3550 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0292    0.1992     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.1625        0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5542 f
  core/be/be_calculator/exc_stage_r[9] (net)            2.1625              0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.1625             0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0292    0.0000 &   0.5542 f
  data arrival time                                                                    0.5542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  clock reconvergence pessimism                                            -0.0048     0.3568
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3568 r
  library hold time                                                         0.0170     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.5542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1954   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0294   0.2022   0.5725 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.2877   0.0000   0.5725 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5725 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.2877       0.0000     0.5725 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5725 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.2877   0.0000   0.5725 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0294   0.0000 &   0.5725 f
  data arrival time                                                                    0.5725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0029     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                         0.0193     0.3921
  data required time                                                                   0.3921
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3921
  data arrival time                                                                   -0.5725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0289   0.2003     0.5590 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.0497     0.0000     0.5590 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5590 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.0497   0.0000     0.5590 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5590 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.0497           0.0000     0.5590 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0289   0.0000 &   0.5590 f
  data arrival time                                                                    0.5590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  clock reconvergence pessimism                                            -0.0048     0.3604
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3604 r
  library hold time                                                         0.0182     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.5590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1780   0.0000    0.3581 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0295    0.2008     0.5589 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.2975      0.0000     0.5589 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5589 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.2975              0.0000     0.5589 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5589 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.2975           0.0000     0.5589 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0295   0.0000 &   0.5589 f
  data arrival time                                                                    0.5589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  clock reconvergence pessimism                                            -0.0048     0.3603
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3603 r
  library hold time                                                         0.0180     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)   0.1786   0.0000   0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/Q (DFFX1)   0.0721   0.2306     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (net)     3  21.0417     0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (bsg_dff_width_p415_0)   0.0000     0.5895 f
  core/be/be_calculator/commit_pkt_o[67] (net)         21.0417              0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (bsg_dff_width_p415_0)   0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (net)  21.0417           0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/D (DFFX1)   0.0721  -0.0029 &   0.5866 f
  data arrival time                                                                    0.5866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0048     0.3929
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)          0.0000     0.3929 r
  library hold time                                                         0.0132     0.4061
  data required time                                                                   0.4061
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4061
  data arrival time                                                                   -0.5866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1955   0.0000   0.3708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0300   0.2027   0.5735 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.5407   0.0000   0.5735 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5735 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.5407      0.0000     0.5735 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5735 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.5407   0.0000   0.5735 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0300   0.0000 &   0.5735 f
  data arrival time                                                                    0.5735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0029     0.3739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3739 r
  library hold time                                                         0.0192     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.5735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1780   0.0000   0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0290   0.2004     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.0842     0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5594 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.0842   0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.0842           0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0290   0.0000 &   0.5594 f
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0182     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1963   0.0000   0.3718 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0300   0.2028   0.5747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.5602   0.0000   0.5747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5747 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.5602      0.0000     0.5747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.5602   0.0000   0.5747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0300   0.0000 &   0.5747 f
  data arrival time                                                                    0.5747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  clock reconvergence pessimism                                            -0.0029     0.3749
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3749 r
  library hold time                                                         0.0192     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.5747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3727     0.3727
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1956   0.0000   0.3727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0296   0.2024   0.5752 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.3765   0.0000   0.5752 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5752 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.3765      0.0000     0.5752 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5752 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.3765   0.0000   0.5752 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0296   0.0000 &   0.5752 f
  data arrival time                                                                    0.5752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  clock reconvergence pessimism                                            -0.0029     0.3753
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3753 r
  library hold time                                                         0.0192     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.5752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1622   0.0000     0.3546 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0293    0.1993     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.1950       0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5539 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.1950              0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.1950             0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0293    0.0000 &   0.5539 f
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3563 r
  library hold time                                                         0.0170     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1647   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0292   0.1994   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   2.1486   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   2.1486      0.0000     0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   2.1486   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0292   0.0000 &   0.5490 f
  data arrival time                                                                    0.5490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  clock reconvergence pessimism                                            -0.0048     0.3512
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3512 r
  library hold time                                                         0.0172     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.5490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4024     0.4024
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.2709   0.0000   0.4024 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0289   0.2076   0.6100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.1392   0.0000   0.6100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.6100 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.1392      0.0000     0.6100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.6100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.1392   0.0000   0.6100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0289   0.0000 &   0.6100 f
  data arrival time                                                                    0.6100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                            -0.0048     0.4054
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.4054 r
  library hold time                                                         0.0240     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.6100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1622   0.0000     0.3549 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0292    0.1992     0.5541 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.1405       0.0000     0.5541 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5541 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.1405              0.0000     0.5541 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5541 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.1405             0.0000     0.5541 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0292    0.0000 &   0.5541 f
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3565 r
  library hold time                                                         0.0170     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1786   0.0000    0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0295    0.2008     0.5601 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.2857      0.0000     0.5601 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5601 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.2857              0.0000     0.5601 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5601 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.2857           0.0000     0.5601 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0295   0.0000 &   0.5601 f
  data arrival time                                                                    0.5601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  clock reconvergence pessimism                                            -0.0048     0.3612
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0181     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.5601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1621   0.0000    0.3529 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0297    0.1996     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.3835      0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5525 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.3835              0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.3835           0.0000     0.5525 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0297   0.0000 &   0.5525 f
  data arrival time                                                                    0.5525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3549 r
  library hold time                                                         0.0169     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1622    0.0000     0.3550 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0299    0.1998     0.5547 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.4424        0.0000     0.5547 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5547 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.4424              0.0000     0.5547 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5547 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.4424              0.0000     0.5547 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0299    0.0000 &   0.5548 f
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  clock reconvergence pessimism                                            -0.0048     0.3570
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3570 r
  library hold time                                                         0.0168     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3727     0.3727
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1956   0.0000   0.3727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0299   0.2026   0.5753 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.4941   0.0000   0.5753 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5753 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.4941      0.0000     0.5753 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5753 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.4941   0.0000   0.5753 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0299   0.0000 &   0.5753 f
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                            -0.0029     0.3751
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3751 r
  library hold time                                                         0.0192     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0300    0.1984     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.4814      0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5458 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.4814   0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.4814           0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0300   0.0000 &   0.5458 f
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3493 r
  library hold time                                                         0.0156     0.3648
  data required time                                                                   0.3648
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3648
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3725     0.3725
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1963   0.0000   0.3725 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0298   0.2026   0.5751 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.4552   0.0000   0.5751 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5751 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.4552      0.0000     0.5751 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5751 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.4552   0.0000   0.5751 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0298   0.0000 &   0.5752 f
  data arrival time                                                                    0.5752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  clock reconvergence pessimism                                            -0.0029     0.3749
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3749 r
  library hold time                                                         0.0192     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.5752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1648   0.0000   0.3521 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0299   0.2000   0.5521 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.4420   0.0000   0.5521 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5521 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.4420       0.0000     0.5521 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5521 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.4420   0.0000   0.5521 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0299   0.0000 &   0.5521 f
  data arrival time                                                                    0.5521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                            -0.0048     0.3540
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3540 r
  library hold time                                                         0.0170     0.3710
  data required time                                                                   0.3710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3710
  data arrival time                                                                   -0.5521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1955   0.0000   0.3708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0298   0.2026   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.4763   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.4763      0.0000     0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.4763   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0298   0.0000 &   0.5734 f
  data arrival time                                                                    0.5734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3761     0.3761
  clock reconvergence pessimism                                            -0.0029     0.3731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3731 r
  library hold time                                                         0.0192     0.3923
  data required time                                                                   0.3923
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3923
  data arrival time                                                                   -0.5734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1675   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0302    0.2005     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.5991      0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5578 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.5991              0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.5991           0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0302   0.0000 &   0.5578 f
  data arrival time                                                                    0.5578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  clock reconvergence pessimism                                            -0.0048     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3595 r
  library hold time                                                         0.0171     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.5578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1647   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0300    0.2001     0.5494 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.4964      0.0000     0.5494 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5494 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.4964              0.0000     0.5494 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5494 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.4964           0.0000     0.5494 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0300   0.0000 &   0.5494 f
  data arrival time                                                                    0.5494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0048     0.3513
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3513 r
  library hold time                                                         0.0170     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1648   0.0000   0.3519 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0297   0.1998   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.3684   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.3684      0.0000     0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.3684   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0297   0.0000 &   0.5517 f
  data arrival time                                                                    0.5517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                            -0.0048     0.3534
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                         0.0171     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1618   0.0000    0.3504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0296    0.1995     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.3481      0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5499 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.3481              0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.3481           0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0296   0.0000 &   0.5499 f
  data arrival time                                                                    0.5499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0048     0.3518
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3518 r
  library hold time                                                         0.0169     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.5499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  core/be/be_calculator/comp_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.0891   0.0000   0.3451 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0298   0.1908     0.5359 f
  core/be/be_calculator/comp_stage_reg/data_o[118] (net)     1   2.3682     0.0000     0.5359 f
  core/be/be_calculator/comp_stage_reg/data_o[118] (bsg_dff_width_p320_0)   0.0000     0.5359 f
  core/be/be_calculator/comp_stage_r_1__54_ (net)       2.3682              0.0000     0.5359 f
  core/be/be_calculator/comp_stage_mux/data0_i[182] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5359 f
  core/be/be_calculator/comp_stage_mux/data0_i[182] (net)   2.3682          0.0000     0.5359 f
  core/be/be_calculator/comp_stage_mux/U55/INP (NBUFFX2)          0.0298    0.0000 &   0.5359 f
  core/be/be_calculator/comp_stage_mux/U55/Z (NBUFFX2)            0.0294    0.0515     0.5874 f
  core/be/be_calculator/comp_stage_mux/data_o[182] (net)     3   9.3716     0.0000     0.5874 f
  core/be/be_calculator/comp_stage_mux/data_o[182] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5874 f
  core/be/be_calculator/comp_stage_n[118] (net)         9.3716              0.0000     0.5874 f
  core/be/be_calculator/comp_stage_reg/data_i[182] (bsg_dff_width_p320_0)   0.0000     0.5874 f
  core/be/be_calculator/comp_stage_reg/data_i[182] (net)   9.3716           0.0000     0.5874 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_182_/D (DFFX1)   0.0294   0.0002 &   0.5876 f
  data arrival time                                                                    0.5876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  clock reconvergence pessimism                                            -0.0039     0.3895
  core/be/be_calculator/comp_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3895 r
  library hold time                                                         0.0168     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.5876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1648   0.0000    0.3509 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0302    0.2002     0.5512 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.5774      0.0000     0.5512 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5512 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.5774              0.0000     0.5512 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5512 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.5774           0.0000     0.5512 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0302   0.0000 &   0.5512 f
  data arrival time                                                                    0.5512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0048     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                         0.0170     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1955   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0302   0.2029   0.5731 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.6263   0.0000   0.5731 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5731 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.6263       0.0000     0.5731 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5731 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.6263   0.0000   0.5731 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0302   0.0000 &   0.5732 f
  data arrival time                                                                    0.5732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0029     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                         0.0191     0.3919
  data required time                                                                   0.3919
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3919
  data arrival time                                                                   -0.5732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1647   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0300    0.2001     0.5495 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.5129      0.0000     0.5495 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5495 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.5129              0.0000     0.5495 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5495 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.5129           0.0000     0.5495 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0300   0.0000 &   0.5495 f
  data arrival time                                                                    0.5495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  clock reconvergence pessimism                                            -0.0048     0.3512
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3512 r
  library hold time                                                         0.0170     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1621    0.0000     0.3530 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0317    0.2012     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   3.2300        0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5542 f
  core/be/be_calculator/exc_stage_r[8] (net)            3.2300              0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   3.2300             0.0000     0.5542 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0317    0.0000 &   0.5543 f
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3565 r
  library hold time                                                         0.0164     0.3729
  data required time                                                                   0.3729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3729
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1954   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0315   0.2039   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   3.1837   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   3.1837       0.0000     0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   3.1837   0.0000   0.5742 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0315   0.0000 &   0.5742 f
  data arrival time                                                                    0.5742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0029     0.3740
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3740 r
  library hold time                                                         0.0188     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1648   0.0000   0.3520 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0302   0.2003   0.5523 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   2.6094   0.0000   0.5523 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5523 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   2.6094       0.0000     0.5523 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5523 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   2.6094   0.0000   0.5523 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0302   0.0000 &   0.5523 f
  data arrival time                                                                    0.5523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                            -0.0048     0.3540
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3540 r
  library hold time                                                         0.0169     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1954   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0304   0.2030   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.7005   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.7005      0.0000     0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.7005   0.0000   0.5734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0304   0.0000 &   0.5734 f
  data arrival time                                                                    0.5734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0029     0.3729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3729 r
  library hold time                                                         0.0191     0.3920
  data required time                                                                   0.3920
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3920
  data arrival time                                                                   -0.5734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1955   0.0000   0.3714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0311   0.2036   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.0065   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.0065      0.0000     0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.0065   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0311   0.0000 &   0.5750 f
  data arrival time                                                                    0.5750

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0029     0.3746
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3746 r
  library hold time                                                         0.0190     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.5750
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3726     0.3726
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1955   0.0000   0.3726 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0306   0.2032   0.5758 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   2.7862   0.0000   0.5758 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5758 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   2.7862       0.0000     0.5758 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5758 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   2.7862   0.0000   0.5758 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0306   0.0000 &   0.5758 f
  data arrival time                                                                    0.5758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  clock reconvergence pessimism                                            -0.0029     0.3752
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3752 r
  library hold time                                                         0.0190     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.5758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1675   0.0000    0.3575 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0306    0.2008     0.5583 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.7569      0.0000     0.5583 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5583 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.7569              0.0000     0.5583 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5583 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.7569           0.0000     0.5583 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0306   0.0000 &   0.5583 f
  data arrival time                                                                    0.5583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  clock reconvergence pessimism                                            -0.0048     0.3597
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3597 r
  library hold time                                                         0.0171     0.3768
  data required time                                                                   0.3768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3768
  data arrival time                                                                   -0.5583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1954   0.0000   0.3701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0310   0.2035   0.5736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.9522   0.0000   0.5736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5736 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.9522      0.0000     0.5736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.9522   0.0000   0.5736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0310   0.0000 &   0.5737 f
  data arrival time                                                                    0.5737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3761     0.3761
  clock reconvergence pessimism                                            -0.0029     0.3732
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3732 r
  library hold time                                                         0.0189     0.3921
  data required time                                                                   0.3921
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3921
  data arrival time                                                                   -0.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1622   0.0000    0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0299    0.1998     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.4630      0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5541 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.4630    0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.4630            0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0299    0.0000 &   0.5542 f
  data arrival time                                                                    0.5542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  clock reconvergence pessimism                                            -0.0048     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3557 r
  library hold time                                                         0.0168     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.5542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1955   0.0000   0.3722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0306   0.2032   0.5754 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.7924   0.0000   0.5754 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5754 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.7924      0.0000     0.5754 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5754 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.7924   0.0000   0.5754 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0306   0.0000 &   0.5754 f
  data arrival time                                                                    0.5754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                            -0.0029     0.3748
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3748 r
  library hold time                                                         0.0190     0.3938
  data required time                                                                   0.3938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3938
  data arrival time                                                                   -0.5754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1955   0.0000   0.3708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0303   0.2030   0.5738 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.6890   0.0000   0.5738 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5738 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.6890      0.0000     0.5738 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5738 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.6890   0.0000   0.5738 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0303   0.0000 &   0.5738 f
  data arrival time                                                                    0.5738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0029     0.3731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3731 r
  library hold time                                                         0.0191     0.3922
  data required time                                                                   0.3922
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3922
  data arrival time                                                                   -0.5738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1647   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0304    0.2004     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.6925      0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5499 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.6925              0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.6925           0.0000     0.5499 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0304   0.0000 &   0.5499 f
  data arrival time                                                                    0.5499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0048     0.3514
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3514 r
  library hold time                                                         0.0169     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1617   0.0000    0.3504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0305    0.2002     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   2.7042      0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5506 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   2.7042    0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   2.7042           0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0305   0.0000 &   0.5506 f
  data arrival time                                                                    0.5506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0048     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3523 r
  library hold time                                                         0.0167     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.5506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1651   0.0000   0.3858 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0308   0.2007     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.8386     0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5865 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.8386          0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.8386           0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0308   0.0000 &   0.5865 f
  data arrival time                                                                    0.5865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                            -0.0039     0.3880
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3880 r
  library hold time                                                         0.0168     0.4048
  data required time                                                                   0.4048
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4048
  data arrival time                                                                   -0.5865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1787   0.0000    0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0307    0.2019     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.8237      0.0000     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5609 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.8237              0.0000     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.8237           0.0000     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0307   0.0000 &   0.5609 f
  data arrival time                                                                    0.5609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0178     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1955   0.0000   0.3722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0307   0.2033   0.5755 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.8333   0.0000   0.5755 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5755 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.8333      0.0000     0.5755 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5755 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.8333   0.0000   0.5755 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0307   0.0000 &   0.5755 f
  data arrival time                                                                    0.5755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0029     0.3746
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3746 r
  library hold time                                                         0.0191     0.3937
  data required time                                                                   0.3937
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3937
  data arrival time                                                                   -0.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1963   0.0000   0.3720 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0300   0.2028   0.5748 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.5550   0.0000   0.5748 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5748 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.5550      0.0000     0.5748 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5748 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.5550   0.0000   0.5748 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0300   0.0000 &   0.5748 f
  data arrival time                                                                    0.5748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0029     0.3738
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3738 r
  library hold time                                                         0.0191     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.5748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1786   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0305    0.2017     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.7414      0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5611 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.7414              0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.7414           0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0305   0.0000 &   0.5611 f
  data arrival time                                                                    0.5611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0178     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1648   0.0000   0.3513 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0304   0.2004   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.6895   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.6895       0.0000     0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.6895   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0304   0.0000 &   0.5518 f
  data arrival time                                                                    0.5518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                            -0.0048     0.3530
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                         0.0169     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1785   0.0000    0.3591 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0305    0.2016     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.7159      0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5607 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.7159              0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.7159           0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0305   0.0000 &   0.5607 f
  data arrival time                                                                    0.5607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                         0.0179     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1785   0.0000    0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0306    0.2018     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.7911      0.0000     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5608 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.7911              0.0000     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.7911           0.0000     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0306   0.0000 &   0.5608 f
  data arrival time                                                                    0.5608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                         0.0178     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.5608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1670   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0323    0.2021     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.4858      0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5594 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.4858              0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.4858           0.0000     0.5594 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0323  -0.0014 &   0.5580 f
  data arrival time                                                                    0.5580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  clock reconvergence pessimism                                            -0.0048     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3594 r
  library hold time                                                         0.0166     0.3760
  data required time                                                                   0.3760
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3760
  data arrival time                                                                   -0.5580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1669   0.0000    0.3574 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0308    0.2010     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.8681      0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5584 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.8681              0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.8681           0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0308   0.0000 &   0.5584 f
  data arrival time                                                                    0.5584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  clock reconvergence pessimism                                            -0.0048     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3594 r
  library hold time                                                         0.0170     0.3763
  data required time                                                                   0.3763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3763
  data arrival time                                                                   -0.5584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1954   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0309   0.2034   0.5737 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.9097   0.0000   0.5737 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5737 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.9097      0.0000     0.5737 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5737 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.9097   0.0000   0.5737 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0309   0.0000 &   0.5737 f
  data arrival time                                                                    0.5737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0029     0.3727
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3727 r
  library hold time                                                         0.0189     0.3916
  data required time                                                                   0.3916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3916
  data arrival time                                                                   -0.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1780   0.0000    0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0307    0.2018     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.8179      0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5605 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.8179              0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.8179           0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0307   0.0000 &   0.5605 f
  data arrival time                                                                    0.5605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0178     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1787   0.0000    0.3588 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0307    0.2019     0.5606 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.8244      0.0000     0.5606 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5606 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.8244              0.0000     0.5606 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5606 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.8244           0.0000     0.5606 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0307   0.0000 &   0.5606 f
  data arrival time                                                                    0.5606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  clock reconvergence pessimism                                            -0.0048     0.3608
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3608 r
  library hold time                                                         0.0178     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0309   0.2020     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.9289     0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5607 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.9289   0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.9289           0.0000     0.5607 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0309   0.0000 &   0.5608 f
  data arrival time                                                                    0.5608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  clock reconvergence pessimism                                            -0.0048     0.3609
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3609 r
  library hold time                                                         0.0177     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.5608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1648   0.0000    0.3511 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0310    0.2009     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.9564      0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5520 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.9564              0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.9564           0.0000     0.5520 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0310   0.0000 &   0.5520 f
  data arrival time                                                                    0.5520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                            -0.0048     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0168     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1955   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0306   0.2032   0.5745 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.7978   0.0000   0.5745 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5745 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.7978      0.0000     0.5745 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5745 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.7978   0.0000   0.5745 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0306   0.0000 &   0.5745 f
  data arrival time                                                                    0.5745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  clock reconvergence pessimism                                            -0.0029     0.3734
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3734 r
  library hold time                                                         0.0190     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.5745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1673   0.0000    0.3575 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0309    0.2011     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.9078      0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5586 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.9078              0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.9078           0.0000     0.5586 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0309   0.0000 &   0.5586 f
  data arrival time                                                                    0.5586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  clock reconvergence pessimism                                            -0.0048     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3595 r
  library hold time                                                         0.0170     0.3765
  data required time                                                                   0.3765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3765
  data arrival time                                                                   -0.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1780   0.0000    0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0308    0.2019     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.8840      0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5614 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.8840              0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.8840           0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0308   0.0000 &   0.5614 f
  data arrival time                                                                    0.5614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0177     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1961   0.0000   0.3718 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0297   0.2025   0.5744 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.3954   0.0000   0.5744 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5744 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.3954      0.0000     0.5744 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5744 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.3954   0.0000   0.5744 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0297   0.0000 &   0.5744 f
  data arrival time                                                                    0.5744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0029     0.3729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3729 r
  library hold time                                                         0.0192     0.3922
  data required time                                                                   0.3922
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3922
  data arrival time                                                                   -0.5744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1954   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0312   0.2037   0.5740 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.0412   0.0000   0.5740 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5740 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.0412      0.0000     0.5740 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5740 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.0412   0.0000   0.5740 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0312   0.0000 &   0.5740 f
  data arrival time                                                                    0.5740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0029     0.3729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3729 r
  library hold time                                                         0.0189     0.3918
  data required time                                                                   0.3918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3918
  data arrival time                                                                   -0.5740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1618   0.0000    0.3501 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0313    0.2009     0.5510 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   3.0476      0.0000     0.5510 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5510 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        3.0476              0.0000     0.5510 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5510 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   3.0476            0.0000     0.5510 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0313    0.0000 &   0.5510 f
  data arrival time                                                                    0.5510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0048     0.3522
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3522 r
  library hold time                                                         0.0165     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.5510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0313    0.1994     0.5468 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.0452      0.0000     0.5468 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5468 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.0452    0.0000     0.5468 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5468 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.0452           0.0000     0.5468 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0313   0.0000 &   0.5469 f
  data arrival time                                                                    0.5469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3492
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                         0.0153     0.3645
  data required time                                                                   0.3645
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3645
  data arrival time                                                                   -0.5469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1780   0.0000    0.3596 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0310    0.2021     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.9573      0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5617 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.9573              0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.9573           0.0000     0.5617 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0310   0.0000 &   0.5617 f
  data arrival time                                                                    0.5617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3664     0.3664
  clock reconvergence pessimism                                            -0.0048     0.3616
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3616 r
  library hold time                                                         0.0177     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.5617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1787   0.0000   0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0307   0.2019     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.8332     0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5611 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.8332   0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.8332           0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0307   0.0000 &   0.5612 f
  data arrival time                                                                    0.5612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                         0.0178     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.5612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3589     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1787   0.0000    0.3589 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0311    0.2022     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.0058      0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5611 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.0058              0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.0058           0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0311   0.0000 &   0.5611 f
  data arrival time                                                                    0.5611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                         0.0177     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1954   0.0000   0.3699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0320   0.2044   0.5743 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   3.4087   0.0000   0.5743 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5743 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   3.4087      0.0000     0.5743 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5743 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   3.4087   0.0000   0.5743 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0320  -0.0006 &   0.5736 f
  data arrival time                                                                    0.5736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  clock reconvergence pessimism                                            -0.0029     0.3725
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3725 r
  library hold time                                                         0.0187     0.3912
  data required time                                                                   0.3912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3912
  data arrival time                                                                   -0.5736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1787   0.0000    0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0305    0.2017     0.5610 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.7538      0.0000     0.5610 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5610 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.7538   0.0000     0.5610 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5610 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.7538           0.0000     0.5610 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0305   0.0000 &   0.5610 f
  data arrival time                                                                    0.5610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0178     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.5610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1786   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0309    0.2020     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.9273      0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5614 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.9273              0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.9273           0.0000     0.5614 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0309   0.0000 &   0.5614 f
  data arrival time                                                                    0.5614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  clock reconvergence pessimism                                            -0.0048     0.3612
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0177     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1622   0.0000    0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0308    0.2005     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.8586      0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5545 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.8586    0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.8586            0.0000     0.5545 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0308    0.0000 &   0.5545 f
  data arrival time                                                                    0.5545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0048     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3554 r
  library hold time                                                         0.0166     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0308   0.2018     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   2.8511     0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5605 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   2.8511   0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   2.8511           0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0308   0.0000 &   0.5605 f
  data arrival time                                                                    0.5605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  clock reconvergence pessimism                                            -0.0048     0.3603
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3603 r
  library hold time                                                         0.0177     0.3780
  data required time                                                                   0.3780
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3780
  data arrival time                                                                   -0.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1621    0.0000     0.3530 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0313    0.2009     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   3.0559        0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5539 f
  core/be/be_calculator/exc_stage_r[3] (net)            3.0559              0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   3.0559              0.0000     0.5539 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0313    0.0000 &   0.5539 f
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3549 r
  library hold time                                                         0.0165     0.3714
  data required time                                                                   0.3714
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3714
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.0891   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0301   0.1910     0.5360 f
  core/be/be_calculator/comp_stage_reg/data_o[112] (net)     1   2.4998     0.0000     0.5360 f
  core/be/be_calculator/comp_stage_reg/data_o[112] (bsg_dff_width_p320_0)   0.0000     0.5360 f
  core/be/be_calculator/comp_stage_r_1__48_ (net)       2.4998              0.0000     0.5360 f
  core/be/be_calculator/comp_stage_mux/data0_i[176] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5360 f
  core/be/be_calculator/comp_stage_mux/data0_i[176] (net)   2.4998          0.0000     0.5360 f
  core/be/be_calculator/comp_stage_mux/U49/INP (NBUFFX2)          0.0301    0.0000 &   0.5360 f
  core/be/be_calculator/comp_stage_mux/U49/Z (NBUFFX2)            0.0305    0.0524     0.5884 f
  core/be/be_calculator/comp_stage_mux/data_o[176] (net)     3  10.2493     0.0000     0.5884 f
  core/be/be_calculator/comp_stage_mux/data_o[176] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5884 f
  core/be/be_calculator/comp_stage_n[112] (net)        10.2493              0.0000     0.5884 f
  core/be/be_calculator/comp_stage_reg/data_i[176] (bsg_dff_width_p320_0)   0.0000     0.5884 f
  core/be/be_calculator/comp_stage_reg/data_i[176] (net)  10.2493           0.0000     0.5884 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_176_/D (DFFX1)   0.0305   0.0002 &   0.5886 f
  data arrival time                                                                    0.5886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  clock reconvergence pessimism                                            -0.0039     0.3895
  core/be/be_calculator/comp_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3895 r
  library hold time                                                         0.0165     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.5886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3497     0.3497
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1647   0.0000    0.3497 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0314    0.2012     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.0877      0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5509 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.0877              0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.0877           0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0314   0.0000 &   0.5509 f
  data arrival time                                                                    0.5509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3564     0.3564
  clock reconvergence pessimism                                            -0.0048     0.3516
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3516 r
  library hold time                                                         0.0167     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1787   0.0000    0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0306    0.2018     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.8003      0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5611 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.8003   0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.8003           0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0306   0.0000 &   0.5611 f
  data arrival time                                                                    0.5611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0178     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1786   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0314    0.2024     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   3.1084      0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5618 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   3.1084              0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   3.1084           0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0314   0.0000 &   0.5618 f
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0177     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1622   0.0000    0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0308    0.2005     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   2.8421      0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5548 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   2.8421    0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   2.8421            0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0308    0.0000 &   0.5548 f
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0048     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3554 r
  library hold time                                                         0.0166     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.2391   0.0000    0.3880 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0311    0.2074     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   3.0812      0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5954 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   3.0812              0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   3.0812           0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0311   0.0000 &   0.5954 f
  data arrival time                                                                    0.5954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3954     0.3954
  clock reconvergence pessimism                                            -0.0048     0.3906
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3906 r
  library hold time                                                         0.0219     0.4125
  data required time                                                                   0.4125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4125
  data arrival time                                                                   -0.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1786   0.0000    0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0317    0.2026     0.5619 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   3.2382      0.0000     0.5619 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5619 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   3.2382              0.0000     0.5619 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5619 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   3.2382           0.0000     0.5619 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0317   0.0000 &   0.5620 f
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0176     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1673   0.0000    0.3575 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0318    0.2017     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.2678      0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5593 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.2678              0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.2678           0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0318   0.0000 &   0.5593 f
  data arrival time                                                                    0.5593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  clock reconvergence pessimism                                            -0.0048     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3595 r
  library hold time                                                         0.0168     0.3763
  data required time                                                                   0.3763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3763
  data arrival time                                                                   -0.5593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.1786   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0699   0.2293     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (net)     4  20.0890     0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/commit_pkt_o[99] (net)         20.0890              0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (net)  20.0890           0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/D (DFFX1)   0.0699  -0.0017 &   0.5870 f
  data arrival time                                                                    0.5870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                            -0.0048     0.3902
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)          0.0000     0.3902 r
  library hold time                                                         0.0137     0.4038
  data required time                                                                   0.4038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4038
  data arrival time                                                                   -0.5870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)   0.1781   0.0000   0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/Q (DFFX1)   0.0743   0.2319     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (net)     3  22.0112     0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (bsg_dff_width_p415_0)   0.0000     0.5912 f
  core/be/be_calculator/commit_pkt_o[69] (net)         22.0112              0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (bsg_dff_width_p415_0)   0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (net)  22.0112           0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/D (DFFX1)   0.0743  -0.0052 &   0.5860 f
  data arrival time                                                                    0.5860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                            -0.0048     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)          0.0000     0.3900 r
  library hold time                                                         0.0128     0.4028
  data required time                                                                   0.4028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4028
  data arrival time                                                                   -0.5860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1670   0.0000    0.3579 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0320    0.2019     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   3.3685      0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5598 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    3.3685              0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   3.3685           0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0320   0.0000 &   0.5598 f
  data arrival time                                                                    0.5598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                            -0.0048     0.3599
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3599 r
  library hold time                                                         0.0167     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.5598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1787   0.0000   0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0312   0.2022     0.5615 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.0306     0.0000     0.5615 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5615 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.0306   0.0000     0.5615 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5615 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.0306           0.0000     0.5615 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0312   0.0000 &   0.5615 f
  data arrival time                                                                    0.5615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  clock reconvergence pessimism                                            -0.0048     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3606 r
  library hold time                                                         0.0177     0.3783
  data required time                                                                   0.3783
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3783
  data arrival time                                                                   -0.5615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1781   0.0000    0.3606 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0317    0.2026     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.2386      0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5632 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.2386   0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.2386           0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0317   0.0000 &   0.5633 f
  data arrival time                                                                    0.5633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  clock reconvergence pessimism                                            -0.0048     0.3625
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3625 r
  library hold time                                                         0.0175     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.5633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1955   0.0000   0.3714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0310   0.2035   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   2.9650   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   2.9650       0.0000     0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   2.9650   0.0000   0.5750 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0310   0.0000 &   0.5750 f
  data arrival time                                                                    0.5750

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0029     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                         0.0189     0.3918
  data required time                                                                   0.3918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3918
  data arrival time                                                                   -0.5750
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1621   0.0000    0.3530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0318    0.2013     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.2811      0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5543 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.2811    0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.2811           0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0318   0.0000 &   0.5543 f
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                            -0.0048     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3546 r
  library hold time                                                         0.0164     0.3710
  data required time                                                                   0.3710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3710
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1676   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0321    0.2020     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.4032      0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5593 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.4032              0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.4032           0.0000     0.5593 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0321   0.0000 &   0.5594 f
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  clock reconvergence pessimism                                            -0.0048     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3593 r
  library hold time                                                         0.0167     0.3760
  data required time                                                                   0.3760
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3760
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1449   0.0000   0.3484 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0309   0.1992     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.8905     0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5475 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.8905          0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.8905           0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0309   0.0000 &   0.5476 f
  data arrival time                                                                    0.5476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0048     0.3489
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3489 r
  library hold time                                                         0.0154     0.3642
  data required time                                                                   0.3642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3642
  data arrival time                                                                   -0.5476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1670   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0327    0.2025     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.6846      0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5598 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.6846              0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.6846           0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0327  -0.0006 &   0.5592 f
  data arrival time                                                                    0.5592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  clock reconvergence pessimism                                            -0.0048     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3593 r
  library hold time                                                         0.0165     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.5592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1781   0.0000    0.3605 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0320    0.2028     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.3708      0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5634 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.3708   0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.3708           0.0000     0.5634 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0320   0.0000 &   0.5634 f
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                            -0.0048     0.3624
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3624 r
  library hold time                                                         0.0175     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0294    0.1994     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.2617      0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5530 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.2617    0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.2617            0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0294    0.0000 &   0.5530 f
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0048     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3525 r
  library hold time                                                         0.0169     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1780   0.0000    0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0321    0.2029     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.4180      0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5624 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.4180   0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.4180           0.0000     0.5624 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0321   0.0000 &   0.5625 f
  data arrival time                                                                    0.5625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  clock reconvergence pessimism                                            -0.0048     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3613 r
  library hold time                                                         0.0175     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.5625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0295    0.1995     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.2864      0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5530 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.2864    0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.2864           0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0295   0.0000 &   0.5531 f
  data arrival time                                                                    0.5531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0048     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                         0.0169     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.2709   0.0000   0.4025 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0323   0.2104   0.6129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   3.6145   0.0000   0.6129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.6129 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   3.6145      0.0000     0.6129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.6129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   3.6145   0.0000   0.6129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0323  -0.0005 &   0.6124 f
  data arrival time                                                                    0.6124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                            -0.0048     0.4054
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.4054 r
  library hold time                                                         0.0233     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.6124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1780   0.0000    0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0320    0.2029     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   3.3864      0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5622 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   3.3864   0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   3.3864           0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0320   0.0000 &   0.5622 f
  data arrival time                                                                    0.5622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                         0.0175     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.5622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1780   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0323    0.2031     0.5625 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.5249      0.0000     0.5625 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5625 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.5249   0.0000     0.5625 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5625 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.5249           0.0000     0.5625 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0323   0.0000 &   0.5625 f
  data arrival time                                                                    0.5625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  clock reconvergence pessimism                                            -0.0048     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3613 r
  library hold time                                                         0.0174     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.5625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1617   0.0000    0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0321    0.2016     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.4184      0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5522 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.4184    0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.4184           0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0321   0.0000 &   0.5522 f
  data arrival time                                                                    0.5522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  clock reconvergence pessimism                                            -0.0048     0.3521
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3521 r
  library hold time                                                         0.0163     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1648   0.0000    0.3510 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0325    0.2022     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.5990      0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5532 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.5990              0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.5990           0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0325   0.0000 &   0.5532 f
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0048     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                         0.0164     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3607     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1781   0.0000   0.3607 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0337   0.2042     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   4.1032     0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5649 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   4.1032   0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   4.1032           0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0337  -0.0012 &   0.5637 f
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                            -0.0048     0.3626
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3626 r
  library hold time                                                         0.0171     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/Q (DFFX1)   0.0758   0.2328     0.5915 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (net)     3  22.6720     0.0000     0.5915 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (bsg_dff_width_p415_0)   0.0000     0.5915 f
  core/be/be_calculator/commit_pkt_o[66] (net)         22.6720              0.0000     0.5915 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (bsg_dff_width_p415_0)   0.0000     0.5915 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (net)  22.6720           0.0000     0.5915 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/D (DFFX1)   0.0758  -0.0041 &   0.5874 f
  data arrival time                                                                    0.5874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                            -0.0048     0.3908
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)          0.0000     0.3908 r
  library hold time                                                         0.0125     0.4033
  data required time                                                                   0.4033
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4033
  data arrival time                                                                   -0.5874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1622   0.0000     0.3549 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0309    0.2006     0.5556 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.9052       0.0000     0.5556 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5556 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.9052              0.0000     0.5556 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5556 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.9052             0.0000     0.5556 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0309    0.0000 &   0.5556 f
  data arrival time                                                                    0.5556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3549 r
  library hold time                                                         0.0166     0.3715
  data required time                                                                   0.3715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3715
  data arrival time                                                                   -0.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1781   0.0000   0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0322   0.2030     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.4500     0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5623 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.4500   0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.4500           0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0322   0.0000 &   0.5623 f
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0174     0.3781
  data required time                                                                   0.3781
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3781
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1673   0.0000    0.3575 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0330    0.2027     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.7895      0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5603 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.7895              0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.7895           0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0330   0.0000 &   0.5603 f
  data arrival time                                                                    0.5603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  clock reconvergence pessimism                                            -0.0048     0.3596
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3596 r
  library hold time                                                         0.0165     0.3761
  data required time                                                                   0.3761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3761
  data arrival time                                                                   -0.5603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1675   0.0000    0.3577 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0331    0.2028     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.8241      0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5605 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.8241              0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.8241           0.0000     0.5605 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0331   0.0000 &   0.5606 f
  data arrival time                                                                    0.5606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                            -0.0048     0.3598
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3598 r
  library hold time                                                         0.0165     0.3763
  data required time                                                                   0.3763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3763
  data arrival time                                                                   -0.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1781   0.0000    0.3605 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0328    0.2035     0.5640 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   3.7379      0.0000     0.5640 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5640 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   3.7379   0.0000     0.5640 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5640 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   3.7379           0.0000     0.5640 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0328   0.0000 &   0.5641 f
  data arrival time                                                                    0.5641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  clock reconvergence pessimism                                            -0.0048     0.3623
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3623 r
  library hold time                                                         0.0173     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1781   0.0000   0.3606 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0342   0.2046     0.5652 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   4.3105     0.0000     0.5652 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5652 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   4.3105    0.0000     0.5652 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5652 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   4.3105           0.0000     0.5652 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0342  -0.0014 &   0.5639 f
  data arrival time                                                                    0.5639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                            -0.0048     0.3624
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3624 r
  library hold time                                                         0.0170     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0325    0.2019     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   3.5715      0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5554 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   3.5715    0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   3.5715           0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0325   0.0000 &   0.5555 f
  data arrival time                                                                    0.5555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  clock reconvergence pessimism                                            -0.0048     0.3547
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3547 r
  library hold time                                                         0.0162     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1781   0.0000   0.3603 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0321   0.2029     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.4113     0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5632 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.4113   0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.4113           0.0000     0.5632 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0321   0.0000 &   0.5633 f
  data arrival time                                                                    0.5633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  clock reconvergence pessimism                                            -0.0048     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3611 r
  library hold time                                                         0.0175     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.5633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3528     0.3528
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1621   0.0000   0.3528 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0310   0.2007     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.9435     0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5535 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.9435    0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.9435           0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0310   0.0000 &   0.5535 f
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0048     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3523 r
  library hold time                                                         0.0165     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1622   0.0000    0.3541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0324    0.2018     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   3.5336      0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5559 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   3.5336    0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   3.5336           0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0324   0.0000 &   0.5560 f
  data arrival time                                                                    0.5560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0048     0.3550
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3550 r
  library hold time                                                         0.0163     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.5560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1602   0.0000   0.3834 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0348   0.2036   0.5871 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   4.5773   0.0000   0.5871 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   4.5773            0.0000     0.5871 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5871 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           4.5773              0.0000     0.5871 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5871 f
  core/be/dispatch_pkt[44] (net)                        4.5773              0.0000     0.5871 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5871 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        4.5773              0.0000     0.5871 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5871 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   4.5773           0.0000     0.5871 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0348   0.0000 &   0.5871 f
  data arrival time                                                                    0.5871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                            -0.0039     0.3867
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3867 r
  library hold time                                                         0.0155     0.4022
  data required time                                                                   0.4022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4022
  data arrival time                                                                   -0.5871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1787   0.0000    0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0328    0.2035     0.5629 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.7156      0.0000     0.5629 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5629 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.7156   0.0000     0.5629 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5629 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.7156           0.0000     0.5629 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0328   0.0000 &   0.5629 f
  data arrival time                                                                    0.5629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0173     0.3780
  data required time                                                                   0.3780
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3780
  data arrival time                                                                   -0.5629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1781   0.0000   0.3606 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0360   0.2061     0.5667 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   5.0989     0.0000     0.5667 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5667 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   5.0989   0.0000     0.5667 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5667 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   5.0989           0.0000     0.5667 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0360  -0.0029 &   0.5637 f
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0048     0.3622
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3622 r
  library hold time                                                         0.0165     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1781   0.0000   0.3605 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0331   0.2037     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.8377     0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.8377   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.8377           0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0331  -0.0006 &   0.5636 f
  data arrival time                                                                    0.5636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  clock reconvergence pessimism                                            -0.0048     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3611 r
  library hold time                                                         0.0173     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1622   0.0000    0.3535 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0323    0.2017     0.5553 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.4975      0.0000     0.5553 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5553 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.4975    0.0000     0.5553 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5553 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.4975           0.0000     0.5553 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0323  -0.0015 &   0.5538 f
  data arrival time                                                                    0.5538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0048     0.3522
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3522 r
  library hold time                                                         0.0163     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.5538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1781   0.0000   0.3604 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0332   0.2038     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   3.8902     0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   3.8902   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   3.8902           0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0332   0.0000 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3665     0.3665
  clock reconvergence pessimism                                            -0.0048     0.3617
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3617 r
  library hold time                                                         0.0172     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3528     0.3528
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1621   0.0000   0.3528 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0324   0.2018     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   3.5285     0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5546 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   3.5285    0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   3.5285           0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0324   0.0000 &   0.5546 f
  data arrival time                                                                    0.5546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0048     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                         0.0162     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.5546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1621   0.0000   0.3531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0314   0.2010     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.1053     0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5541 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.1053    0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.1053           0.0000     0.5541 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0314   0.0000 &   0.5541 f
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0048     0.3522
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3522 r
  library hold time                                                         0.0165     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0326    0.2019     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   3.6048      0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5555 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   3.6048    0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   3.6048            0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0326   -0.0015 &   0.5540 f
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0048     0.3522
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3522 r
  library hold time                                                         0.0162     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)   0.1786   0.0000   0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/Q (DFFX1)   0.0790   0.2349     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (net)     3  24.1086     0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (bsg_dff_width_p415_0)   0.0000     0.5938 f
  core/be/be_calculator/commit_pkt_o[70] (net)         24.1086              0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (bsg_dff_width_p415_0)   0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (net)  24.1086           0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/D (DFFX1)   0.0790  -0.0058 &   0.5880 f
  data arrival time                                                                    0.5880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3953     0.3953
  clock reconvergence pessimism                                            -0.0048     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)          0.0000     0.3905 r
  library hold time                                                         0.0119     0.4024
  data required time                                                                   0.4024
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4024
  data arrival time                                                                   -0.5880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1622   0.0000    0.3535 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0335    0.2027     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.0047      0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5562 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.0047    0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.0047           0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0335  -0.0011 &   0.5551 f
  data arrival time                                                                    0.5551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                            -0.0048     0.3534
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3534 r
  library hold time                                                         0.0160     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3607     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1781   0.0000   0.3607 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0372   0.2071     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   5.6268     0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   5.6268   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   5.6268           0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0372  -0.0032 &   0.5646 f
  data arrival time                                                                    0.5646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                            -0.0048     0.3624
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3624 r
  library hold time                                                         0.0163     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0316    0.2011     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   3.1804      0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5547 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   3.1804    0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   3.1804           0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0316   0.0000 &   0.5548 f
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0048     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                         0.0164     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1780   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0351    0.2054     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   4.7157      0.0000     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.5648 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   4.7157            0.0000     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   4.7157           0.0000     0.5648 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0351   0.0000 &   0.5648 f
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0167     0.3782
  data required time                                                                   0.3782
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3782
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1622   0.0000    0.3538 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0335    0.2027     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.0299      0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5566 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.0299    0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.0299           0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0335   0.0001 &   0.5566 f
  data arrival time                                                                    0.5566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                            -0.0048     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3540 r
  library hold time                                                         0.0160     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1867


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1780   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0345    0.2049     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   4.4514      0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5642 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   4.4514   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   4.4514           0.0000     0.5642 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0345   0.0001 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0169     0.3775
  data required time                                                                   0.3775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3775
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1602   0.0000   0.3866 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0356   0.2042   0.5908 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   4.9016   0.0000   0.5908 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5908 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   4.9016            0.0000     0.5908 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5908 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           4.9016              0.0000     0.5908 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5908 f
  core/be/dispatch_pkt[54] (net)                        4.9016              0.0000     0.5908 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5908 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        4.9016              0.0000     0.5908 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5908 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   4.9016           0.0000     0.5908 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0356   0.0000 &   0.5909 f
  data arrival time                                                                    0.5909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                            -0.0039     0.3885
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3885 r
  library hold time                                                         0.0154     0.4038
  data required time                                                                   0.4038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4038
  data arrival time                                                                   -0.5909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1787   0.0000   0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0707   0.2297     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)     4  20.4335     0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (bsg_dff_width_p415_0)   0.0000     0.5892 f
  core/be/be_calculator/commit_pkt_o[102] (net)        20.4335              0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (bsg_dff_width_p415_0)   0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (net)  20.4335           0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/D (DFFX1)   0.0707   0.0003 &   0.5895 f
  data arrival time                                                                    0.5895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3935     0.3935
  clock reconvergence pessimism                                            -0.0048     0.3887
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)          0.0000     0.3887 r
  library hold time                                                         0.0135     0.4022
  data required time                                                                   0.4022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4022
  data arrival time                                                                   -0.5895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1447   0.0000   0.3459 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0393   0.2059   0.5518 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   6.4793   0.0000   0.5518 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5518 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   6.4793            0.0000     0.5518 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.5518 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           6.4793              0.0000     0.5518 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.5518 f
  core/be/dispatch_pkt[28] (net)                        6.4793              0.0000     0.5518 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.5518 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        6.4793              0.0000     0.5518 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.5518 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   6.4793           0.0000     0.5518 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0393  -0.0017 &   0.5500 f
  data arrival time                                                                    0.5500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  clock reconvergence pessimism                                            -0.0048     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                         0.0134     0.3620
  data required time                                                                   0.3620
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3620
  data arrival time                                                                   -0.5500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1880


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1670   0.0000    0.3579 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0308    0.2009     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.8592      0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5588 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.8592              0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.8592           0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0308   0.0000 &   0.5589 f
  data arrival time                                                                    0.5589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                            -0.0048     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3540 r
  library hold time                                                         0.0168     0.3708
  data required time                                                                   0.3708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3708
  data arrival time                                                                   -0.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1881


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1447   0.0000   0.3459 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0376   0.2046   0.5504 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   5.7709   0.0000   0.5504 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5504 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   5.7709            0.0000     0.5504 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.5504 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           5.7709              0.0000     0.5504 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.5504 f
  core/be/dispatch_pkt[26] (net)                        5.7709              0.0000     0.5504 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.5504 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        5.7709              0.0000     0.5504 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.5504 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   5.7709           0.0000     0.5504 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0376   0.0001 &   0.5505 f
  data arrival time                                                                    0.5505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                            -0.0048     0.3485
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.3485 r
  library hold time                                                         0.0138     0.3623
  data required time                                                                   0.3623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3623
  data arrival time                                                                   -0.5505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1882


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0363   0.1769     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.7952     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.7952              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[49] (net)                              3.7952              0.0000     0.5222 r
  core/be/icc_place30/INP (NBUFFX8)                               0.0363   -0.0006 &   0.5216 r
  core/be/icc_place30/Z (NBUFFX8)                                 0.0440    0.0763 @   0.5979 r
  core/be/n96 (net)                             5      28.3633              0.0000     0.5979 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5979 r
  core/be/be_checker/wb_pkt_i[49] (net)                28.3633              0.0000     0.5979 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5979 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.3633              0.0000     0.5979 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5979 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.3633     0.0000     0.5979 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5979 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.3633   0.0000     0.5979 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0318  -0.0025 @   0.5954 r d 
  data arrival time                                                                    0.5954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1602   0.0000   0.3839 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0390   0.2070   0.5909 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   6.3711   0.0000   0.5909 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5909 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   6.3711            0.0000     0.5909 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5909 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           6.3711              0.0000     0.5909 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5909 f
  core/be/dispatch_pkt[47] (net)                        6.3711              0.0000     0.5909 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5909 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        6.3711              0.0000     0.5909 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5909 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   6.3711           0.0000     0.5909 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0390  -0.0008 &   0.5902 f
  data arrival time                                                                    0.5902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                            -0.0039     0.3867
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3867 r
  library hold time                                                         0.0146     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0366   0.1771     0.5224 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.8859     0.0000     0.5224 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5224 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.8859              0.0000     0.5224 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5224 r
  core/be/wb_pkt[51] (net)                              3.8859              0.0000     0.5224 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0366    0.0000 &   0.5224 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0442    0.0763 @   0.5987 r
  core/be/n104 (net)                            5      28.2623              0.0000     0.5987 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5987 r
  core/be/be_checker/wb_pkt_i[51] (net)                28.2623              0.0000     0.5987 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5987 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      28.2623              0.0000     0.5987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  28.2623     0.0000     0.5987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  28.2623   0.0000     0.5987 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0319  -0.0027 @   0.5960 r d 
  data arrival time                                                                    0.5960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0756   0.1995     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.5757     0.0000     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[45] (net)             18.5757              0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5447 r
  core/be/wb_pkt[45] (net)                             18.5757              0.0000     0.5447 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5447 r
  core/be/be_checker/wb_pkt_i[45] (net)                18.5757              0.0000     0.5447 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5447 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.5757              0.0000     0.5447 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5447 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.5757     0.0000     0.5447 r
  core/be/be_checker/scheduler/int_regfile/U238/INP (NBUFFX2)     0.0756   -0.0110 &   0.5337 r
  core/be/be_checker/scheduler/int_regfile/U238/Z (NBUFFX2)       0.0454    0.0714     0.6051 r
  core/be/be_checker/scheduler/int_regfile/n120 (net)     2  17.2122        0.0000     0.6051 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6051 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.2122   0.0000     0.6051 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0454  -0.0091 &   0.5960 r d 
  data arrival time                                                                    0.5960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0363   0.1769     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.7952     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.7952              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[49] (net)                              3.7952              0.0000     0.5222 r
  core/be/icc_place30/INP (NBUFFX8)                               0.0363   -0.0006 &   0.5216 r
  core/be/icc_place30/Z (NBUFFX8)                                 0.0440    0.0763 @   0.5979 r
  core/be/n96 (net)                             5      28.3633              0.0000     0.5979 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5979 r
  core/be/be_checker/wb_pkt_i[49] (net)                28.3633              0.0000     0.5979 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5979 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.3633              0.0000     0.5979 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5979 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.3633     0.0000     0.5979 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5979 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.3633   0.0000     0.5979 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0318  -0.0031 @   0.5948 r d 
  data arrival time                                                                    0.5948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.5948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1661   0.0000   0.3910 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0376   0.2064   0.5974 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   5.7892   0.0000   0.5974 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5974 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   5.7892            0.0000     0.5974 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.5974 f
  core/be/be_checker/dispatch_pkt_o[37] (net)           5.7892              0.0000     0.5974 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.5974 f
  core/be/dispatch_pkt[37] (net)                        5.7892              0.0000     0.5974 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.5974 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)        5.7892              0.0000     0.5974 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.5974 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)   5.7892           0.0000     0.5974 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0376   0.0000 &   0.5974 f
  data arrival time                                                                    0.5974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                            -0.0039     0.3930
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3930 r
  library hold time                                                         0.0153     0.4083
  data required time                                                                   0.4083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4083
  data arrival time                                                                   -0.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)   0.1670   0.0000   0.3579 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)   0.0571   0.2202     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)     3  14.3791     0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (bsg_dff_width_p415_0)   0.0000     0.5782 f
  core/be/be_calculator/commit_pkt_o[34] (net)         14.3791              0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (bsg_dff_width_p415_0)   0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (net)  14.3791           0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)   0.0571   0.0003 &   0.5785 f
  data arrival time                                                                    0.5785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                            -0.0019     0.3761
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)          0.0000     0.3761 r
  library hold time                                                         0.0130     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1894


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3458     0.3458
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1447   0.0000   0.3458 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0405   0.2069   0.5527 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2   6.9842   0.0000   0.5527 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5527 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)   6.9842             0.0000     0.5527 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.5527 f
  core/be/be_checker/dispatch_pkt_o[7] (net)            6.9842              0.0000     0.5527 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.5527 f
  core/be/dispatch_pkt[7] (net)                         6.9842              0.0000     0.5527 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.5527 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)         6.9842              0.0000     0.5527 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.5527 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)   6.9842            0.0000     0.5527 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0405   -0.0011 &   0.5516 f
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0048     0.3489
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.3489 r
  library hold time                                                         0.0131     0.3620
  data required time                                                                   0.3620
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3620
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1896


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1633   0.0000   0.3550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0341   0.1840   0.5391 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.0323   0.0000   0.5391 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5391 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.0323      0.0000     0.5391 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5391 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.0323   0.0000   0.5391 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0341   0.0000 &   0.5391 r
  data arrival time                                                                    0.5391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  clock reconvergence pessimism                                            -0.0029     0.3753
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3753 r
  library hold time                                                        -0.0259     0.3494
  data required time                                                                   0.3494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3494
  data arrival time                                                                   -0.5391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1897


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0366   0.1771     0.5224 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.8859     0.0000     0.5224 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5224 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.8859              0.0000     0.5224 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5224 r
  core/be/wb_pkt[51] (net)                              3.8859              0.0000     0.5224 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0366    0.0000 &   0.5224 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0442    0.0763 @   0.5987 r
  core/be/n104 (net)                            5      28.2623              0.0000     0.5987 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5987 r
  core/be/be_checker/wb_pkt_i[51] (net)                28.2623              0.0000     0.5987 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5987 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      28.2623              0.0000     0.5987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  28.2623     0.0000     0.5987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  28.2623   0.0000     0.5987 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0320  -0.0032 @   0.5955 r d 
  data arrival time                                                                    0.5955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.5955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1897


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0756   0.1995     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.5757     0.0000     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[45] (net)             18.5757              0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5447 r
  core/be/wb_pkt[45] (net)                             18.5757              0.0000     0.5447 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5447 r
  core/be/be_checker/wb_pkt_i[45] (net)                18.5757              0.0000     0.5447 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5447 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.5757              0.0000     0.5447 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5447 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.5757     0.0000     0.5447 r
  core/be/be_checker/scheduler/int_regfile/U238/INP (NBUFFX2)     0.0756   -0.0110 &   0.5337 r
  core/be/be_checker/scheduler/int_regfile/U238/Z (NBUFFX2)       0.0454    0.0714     0.6051 r
  core/be/be_checker/scheduler/int_regfile/n120 (net)     2  17.2122        0.0000     0.6051 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6051 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.2122   0.0000     0.6051 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0454  -0.0094 &   0.5957 r d 
  data arrival time                                                                    0.5957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.5957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1447   0.0000   0.3462 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0425   0.2084   0.5546 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   7.8730   0.0000   0.5546 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5546 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   7.8730            0.0000     0.5546 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.5546 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           7.8730              0.0000     0.5546 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.5546 f
  core/be/dispatch_pkt[30] (net)                        7.8730              0.0000     0.5546 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.5546 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        7.8730              0.0000     0.5546 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.5546 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   7.8730           0.0000     0.5546 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0425  -0.0034 &   0.5512 f
  data arrival time                                                                    0.5512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  clock reconvergence pessimism                                            -0.0048     0.3487
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.3487 r
  library hold time                                                         0.0126     0.3613
  data required time                                                                   0.3613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3613
  data arrival time                                                                   -0.5512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.1602   0.0000   0.3808 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0437   0.2105   0.5914 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   8.4179   0.0000   0.5914 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5914 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   8.4179            0.0000     0.5914 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.5914 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           8.4179              0.0000     0.5914 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.5914 f
  core/be/dispatch_pkt[61] (net)                        8.4179              0.0000     0.5914 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.5914 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        8.4179              0.0000     0.5914 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5914 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   8.4179           0.0000     0.5914 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0437   0.0001 &   0.5915 f
  data arrival time                                                                    0.5915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  clock reconvergence pessimism                                            -0.0039     0.3878
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.3878 r
  library hold time                                                         0.0134     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1661   0.0000   0.3915 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0391   0.2076   0.5990 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   6.4053   0.0000   0.5990 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5990 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   6.4053            0.0000     0.5990 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5990 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           6.4053              0.0000     0.5990 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5990 f
  core/be/dispatch_pkt[35] (net)                        6.4053              0.0000     0.5990 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5990 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        6.4053              0.0000     0.5990 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5990 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   6.4053           0.0000     0.5990 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0391   0.0001 &   0.5991 f
  data arrival time                                                                    0.5991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3972     0.3972
  clock reconvergence pessimism                                            -0.0039     0.3934
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3934 r
  library hold time                                                         0.0150     0.4083
  data required time                                                                   0.4083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4083
  data arrival time                                                                   -0.5991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1907


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3473     0.3473
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1454   0.0000   0.3473 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0408   0.2071   0.5545 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   7.1066   0.0000   0.5545 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5545 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   7.1066            0.0000     0.5545 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.5545 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           7.1066              0.0000     0.5545 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.5545 f
  core/be/dispatch_pkt[27] (net)                        7.1066              0.0000     0.5545 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.5545 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        7.1066              0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   7.1066           0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0408  -0.0031 &   0.5514 f
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3524     0.3524
  clock reconvergence pessimism                                            -0.0048     0.3476
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.3476 r
  library hold time                                                         0.0130     0.3606
  data required time                                                                   0.3606
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3606
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.1669   0.0000   0.3574 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0595   0.2218     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (net)     3  15.4709     0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (bsg_dff_width_p415_0)   0.0000     0.5792 f
  core/be/be_calculator/commit_pkt_o[32] (net)         15.4709              0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (bsg_dff_width_p415_0)   0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (net)  15.4709           0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/D (DFFX1)   0.0595   0.0003 &   0.5795 f
  data arrival time                                                                    0.5795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                            -0.0019     0.3761
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)          0.0000     0.3761 r
  library hold time                                                         0.0124     0.3885
  data required time                                                                   0.3885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3885
  data arrival time                                                                   -0.5795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1910


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3864     0.3864
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.1602   0.0000   0.3864 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0393   0.2072   0.5936 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   6.4846   0.0000   0.5936 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5936 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   6.4846            0.0000     0.5936 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5936 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           6.4846              0.0000     0.5936 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5936 f
  core/be/dispatch_pkt[62] (net)                        6.4846              0.0000     0.5936 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5936 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        6.4846              0.0000     0.5936 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5936 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   6.4846           0.0000     0.5936 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0393   0.0000 &   0.5936 f
  data arrival time                                                                    0.5936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  clock reconvergence pessimism                                            -0.0039     0.3878
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3878 r
  library hold time                                                         0.0145     0.4023
  data required time                                                                   0.4023
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4023
  data arrival time                                                                   -0.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3458     0.3458
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1447   0.0000   0.3458 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0413   0.2075   0.5533 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   7.3325   0.0000   0.5533 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5533 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   7.3325            0.0000     0.5533 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.5533 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           7.3325              0.0000     0.5533 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.5533 f
  core/be/dispatch_pkt[23] (net)                        7.3325              0.0000     0.5533 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.5533 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        7.3325              0.0000     0.5533 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.5533 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   7.3325           0.0000     0.5533 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0413   0.0001 &   0.5534 f
  data arrival time                                                                    0.5534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0048     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0129     0.3620
  data required time                                                                   0.3620
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3620
  data arrival time                                                                   -0.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1447   0.0000   0.3459 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0401   0.2065   0.5524 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   6.8168   0.0000   0.5524 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5524 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   6.8168            0.0000     0.5524 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.5524 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           6.8168              0.0000     0.5524 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.5524 f
  core/be/dispatch_pkt[29] (net)                        6.8168              0.0000     0.5524 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.5524 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        6.8168              0.0000     0.5524 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.5524 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   6.8168           0.0000     0.5524 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0401   0.0001 &   0.5525 f
  data arrival time                                                                    0.5525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  clock reconvergence pessimism                                            -0.0048     0.3477
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.3477 r
  library hold time                                                         0.0132     0.3609
  data required time                                                                   0.3609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3609
  data arrival time                                                                   -0.5525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1916


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3468     0.3468
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1448   0.0000     0.3468 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0402    0.2067     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   6.8709       0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5535 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   6.8709          0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   6.8709            0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0402    0.0001 &   0.5536 f
  data arrival time                                                                    0.5536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  clock reconvergence pessimism                                            -0.0048     0.3487
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.3487 r
  library hold time                                                         0.0132     0.3619
  data required time                                                                   0.3619
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3619
  data arrival time                                                                   -0.5536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1452   0.0000    0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0425    0.2085     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2   7.8790      0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.5554 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)   7.8790          0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)   7.8790           0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0425  -0.0009 &   0.5545 f
  data arrival time                                                                    0.5545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  clock reconvergence pessimism                                            -0.0048     0.3501
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.3501 r
  library hold time                                                         0.0126     0.3627
  data required time                                                                   0.3627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3627
  data arrival time                                                                   -0.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1661   0.0000   0.3907 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0400   0.2084   0.5991 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2   6.8313   0.0000   0.5991 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5991 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)   6.8313            0.0000     0.5991 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.5991 f
  core/be/be_checker/dispatch_pkt_o[33] (net)           6.8313              0.0000     0.5991 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.5991 f
  core/be/dispatch_pkt[33] (net)                        6.8313              0.0000     0.5991 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.5991 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)        6.8313              0.0000     0.5991 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.5991 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)   6.8313           0.0000     0.5991 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0400   0.0000 &   0.5991 f
  data arrival time                                                                    0.5991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                            -0.0039     0.3926
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                         0.0147     0.4073
  data required time                                                                   0.4073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4073
  data arrival time                                                                   -0.5991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1785   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0295    0.2009     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.3245      0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5603 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.3245              0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.3245           0.0000     0.5603 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0295   0.0000 &   0.5603 f
  data arrival time                                                                    0.5603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  clock reconvergence pessimism                                            -0.0048     0.3512
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3512 r
  library hold time                                                         0.0171     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1780   0.0000     0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0403    0.2096     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2   6.9666       0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.5690 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)   6.9666            0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)   6.9666            0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0403    0.0001 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.3614 r
  library hold time                                                         0.0155     0.3769
  data required time                                                                   0.3769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3769
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0891   0.0000   0.3525 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0388   0.1786     0.5311 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.7040     0.0000     0.5311 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5311 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.7040              0.0000     0.5311 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5311 r
  core/be/wb_pkt[62] (net)                              4.7040              0.0000     0.5311 r
  core/be/icc_place34/INP (NBUFFX8)                               0.0388    0.0000 &   0.5312 r
  core/be/icc_place34/Z (NBUFFX8)                                 0.0444    0.0768 @   0.6079 r
  core/be/n100 (net)                            5      28.0607              0.0000     0.6079 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6079 r
  core/be/be_checker/wb_pkt_i[62] (net)                28.0607              0.0000     0.6079 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6079 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.0607              0.0000     0.6079 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6079 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.0607     0.0000     0.6079 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6079 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.0607   0.0000     0.6079 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0321  -0.0083 @   0.5996 r d 
  data arrival time                                                                    0.5996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.5996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3458     0.3458
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1447   0.0000   0.3458 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0436   0.2092   0.5550 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2   8.3668   0.0000   0.5550 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5550 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)   8.3668             0.0000     0.5550 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.5550 f
  core/be/be_checker/dispatch_pkt_o[5] (net)            8.3668              0.0000     0.5550 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.5550 f
  core/be/dispatch_pkt[5] (net)                         8.3668              0.0000     0.5550 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.5550 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)         8.3668              0.0000     0.5550 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.5550 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)   8.3668            0.0000     0.5550 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0436   -0.0015 &   0.5535 f
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                            -0.0048     0.3484
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.3484 r
  library hold time                                                         0.0124     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1602   0.0000   0.3866 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0451   0.2115   0.5981 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   9.0683   0.0000   0.5981 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5981 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   9.0683            0.0000     0.5981 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5981 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           9.0683              0.0000     0.5981 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5981 f
  core/be/dispatch_pkt[50] (net)                        9.0683              0.0000     0.5981 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5981 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        9.0683              0.0000     0.5981 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5981 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   9.0683           0.0000     0.5981 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0451  -0.0038 &   0.5943 f
  data arrival time                                                                    0.5943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                            -0.0039     0.3885
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3885 r
  library hold time                                                         0.0131     0.4016
  data required time                                                                   0.4016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4016
  data arrival time                                                                   -0.5943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1661   0.0000   0.3907 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0439   0.2112   0.6018 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   8.5049   0.0000   0.6018 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6018 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   8.5049            0.0000     0.6018 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.6018 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           8.5049              0.0000     0.6018 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.6018 f
  core/be/dispatch_pkt[34] (net)                        8.5049              0.0000     0.6018 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.6018 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        8.5049              0.0000     0.6018 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.6018 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   8.5049           0.0000     0.6018 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0439  -0.0028 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3962     0.3962
  clock reconvergence pessimism                                            -0.0039     0.3924
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                         0.0138     0.4062
  data required time                                                                   0.4062
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4062
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1928


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1602   0.0000   0.3842 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0445   0.2111   0.5953 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   8.7770   0.0000   0.5953 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5953 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   8.7770            0.0000     0.5953 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5953 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           8.7770              0.0000     0.5953 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5953 f
  core/be/dispatch_pkt[48] (net)                        8.7770              0.0000     0.5953 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5953 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        8.7770              0.0000     0.5953 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5953 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   8.7770           0.0000     0.5953 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0445  -0.0008 &   0.5945 f
  data arrival time                                                                    0.5945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                            -0.0039     0.3885
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3885 r
  library hold time                                                         0.0133     0.4017
  data required time                                                                   0.4017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4017
  data arrival time                                                                   -0.5945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1928


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3465     0.3465
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1448   0.0000   0.3465 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0448   0.2100   0.5565 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   8.8782   0.0000   0.5565 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5565 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   8.8782            0.0000     0.5565 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.5565 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           8.8782              0.0000     0.5565 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.5565 f
  core/be/dispatch_pkt[24] (net)                        8.8782              0.0000     0.5565 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.5565 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        8.8782              0.0000     0.5565 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.5565 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   8.8782           0.0000     0.5565 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0448  -0.0024 &   0.5541 f
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0048     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                         0.0121     0.3612
  data required time                                                                   0.3612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3612
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1661   0.0000   0.3906 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0412   0.2093   0.5999 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   7.3454   0.0000   0.5999 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5999 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   7.3454            0.0000     0.5999 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5999 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           7.3454              0.0000     0.5999 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5999 f
  core/be/dispatch_pkt[32] (net)                        7.3454              0.0000     0.5999 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5999 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        7.3454              0.0000     0.5999 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5999 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   7.3454           0.0000     0.5999 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0412   0.0000 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  clock reconvergence pessimism                                            -0.0039     0.3925
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3925 r
  library hold time                                                         0.0145     0.4069
  data required time                                                                   0.4069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4069
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1602   0.0000   0.3843 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0438   0.2106   0.5949 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   8.4718   0.0000   0.5949 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5949 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   8.4718            0.0000     0.5949 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5949 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           8.4718              0.0000     0.5949 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5949 f
  core/be/dispatch_pkt[49] (net)                        8.4718              0.0000     0.5949 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5949 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        8.4718              0.0000     0.5949 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5949 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   8.4718           0.0000     0.5949 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0438   0.0001 &   0.5950 f
  data arrival time                                                                    0.5950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                            -0.0039     0.3884
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3884 r
  library hold time                                                         0.0134     0.4019
  data required time                                                                   0.4019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4019
  data arrival time                                                                   -0.5950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.1661   0.0000   0.3908 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0418   0.2097   0.6005 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   7.5743   0.0000   0.6005 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6005 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   7.5743            0.0000     0.6005 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.6005 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           7.5743              0.0000     0.6005 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.6005 f
  core/be/dispatch_pkt[38] (net)                        7.5743              0.0000     0.6005 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.6005 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        7.5743              0.0000     0.6005 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.6005 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   7.5743           0.0000     0.6005 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0418   0.0001 &   0.6006 f
  data arrival time                                                                    0.6006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                            -0.0039     0.3930
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3930 r
  library hold time                                                         0.0143     0.4073
  data required time                                                                   0.4073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4073
  data arrival time                                                                   -0.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3806     0.3806
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1602   0.0000   0.3806 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0462   0.2123   0.5929 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   9.5547   0.0000   0.5929 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5929 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   9.5547            0.0000     0.5929 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.5929 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           9.5547              0.0000     0.5929 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.5929 f
  core/be/dispatch_pkt[42] (net)                        9.5547              0.0000     0.5929 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.5929 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        9.5547              0.0000     0.5929 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.5929 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   9.5547           0.0000     0.5929 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0462  -0.0036 &   0.5893 f
  data arrival time                                                                    0.5893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0039     0.3832
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.3832 r
  library hold time                                                         0.0128     0.3960
  data required time                                                                   0.3960
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3960
  data arrival time                                                                   -0.5893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1602   0.0000   0.3813 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0478   0.2133   0.5946 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2  10.2513   0.0000   0.5946 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5946 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)  10.2513            0.0000     0.5946 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.5946 f
  core/be/be_checker/dispatch_pkt_o[41] (net)          10.2513              0.0000     0.5946 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.5946 f
  core/be/dispatch_pkt[41] (net)                       10.2513              0.0000     0.5946 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.5946 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)       10.2513              0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)  10.2513           0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0478  -0.0057 &   0.5889 f
  data arrival time                                                                    0.5889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0039     0.3831
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.3831 r
  library hold time                                                         0.0125     0.3956
  data required time                                                                   0.3956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3956
  data arrival time                                                                   -0.5889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1676   0.0000   0.3578 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0644   0.2249     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3  17.6492     0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.5827 f
  core/be/be_calculator/commit_pkt_o[41] (net)         17.6492              0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)  17.6492           0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0644  -0.0021 &   0.5806 f
  data arrival time                                                                    0.5806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                            -0.0019     0.3758
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.3758 r
  library hold time                                                         0.0113     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1447   0.0000   0.3457 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0446   0.2098   0.5555 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   8.7913   0.0000   0.5555 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5555 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   8.7913             0.0000     0.5555 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.5555 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            8.7913              0.0000     0.5555 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.5555 f
  core/be/dispatch_pkt[6] (net)                         8.7913              0.0000     0.5555 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.5555 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         8.7913              0.0000     0.5555 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.5555 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   8.7913            0.0000     0.5555 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0446   -0.0007 &   0.5548 f
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0048     0.3490
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.3490 r
  library hold time                                                         0.0121     0.3612
  data required time                                                                   0.3612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3612
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1780   0.0000     0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0321    0.2029     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   3.4219       0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5623 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   3.4219             0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   3.4219            0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0321    0.0000 &   0.5623 f
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0048     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3523 r
  library hold time                                                         0.0163     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1602   0.0000   0.3865 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0438   0.2106   0.5971 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   8.4635   0.0000   0.5971 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5971 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   8.4635            0.0000     0.5971 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5971 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           8.4635              0.0000     0.5971 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5971 f
  core/be/dispatch_pkt[56] (net)                        8.4635              0.0000     0.5971 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5971 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        8.4635              0.0000     0.5971 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5971 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   8.4635           0.0000     0.5971 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0438  -0.0013 &   0.5958 f
  data arrival time                                                                    0.5958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                            -0.0039     0.3885
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3885 r
  library hold time                                                         0.0134     0.4019
  data required time                                                                   0.4019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4019
  data arrival time                                                                   -0.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1448   0.0000    0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0357    0.1836     0.5305 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.5956      0.0000     0.5305 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5305 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.5956    0.0000     0.5305 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5305 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.5956           0.0000     0.5305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0357   0.0000 &   0.5306 r
  data arrival time                                                                    0.5306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                        -0.0261     0.3366
  data required time                                                                   0.3366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3366
  data arrival time                                                                   -0.5306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1602   0.0000   0.3808 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0455   0.2118   0.5926 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   9.2411   0.0000   0.5926 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5926 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   9.2411            0.0000     0.5926 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.5926 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           9.2411              0.0000     0.5926 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.5926 f
  core/be/dispatch_pkt[40] (net)                        9.2411              0.0000     0.5926 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.5926 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        9.2411              0.0000     0.5926 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5926 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   9.2411           0.0000     0.5926 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0455  -0.0029 &   0.5897 f
  data arrival time                                                                    0.5897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                            -0.0039     0.3827
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.3827 r
  library hold time                                                         0.0130     0.3957
  data required time                                                                   0.3957
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3957
  data arrival time                                                                   -0.5897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1448   0.0000   0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0354   0.1834     0.5309 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.5097     0.0000     0.5309 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5309 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.5097    0.0000     0.5309 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5309 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.5097           0.0000     0.5309 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0354   0.0000 &   0.5309 r
  data arrival time                                                                    0.5309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                        -0.0260     0.3366
  data required time                                                                   0.3366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3366
  data arrival time                                                                   -0.5309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1447   0.0000   0.3455 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0463   0.2110   0.5565 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   9.5804   0.0000   0.5565 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5565 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   9.5804            0.0000     0.5565 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.5565 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           9.5804              0.0000     0.5565 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.5565 f
  core/be/dispatch_pkt[20] (net)                        9.5804              0.0000     0.5565 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.5565 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        9.5804              0.0000     0.5565 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.5565 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   9.5804           0.0000     0.5565 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0463  -0.0014 &   0.5551 f
  data arrival time                                                                    0.5551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0048     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0117     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.5551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1602   0.0000   0.3813 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0469   0.2128   0.5941 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   9.8673   0.0000   0.5941 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5941 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   9.8673            0.0000     0.5941 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.5941 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           9.8673              0.0000     0.5941 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.5941 f
  core/be/dispatch_pkt[43] (net)                        9.8673              0.0000     0.5941 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.5941 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        9.8673              0.0000     0.5941 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.5941 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   9.8673           0.0000     0.5941 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0469   0.0001 &   0.5941 f
  data arrival time                                                                    0.5941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  clock reconvergence pessimism                                            -0.0039     0.3871
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.3871 r
  library hold time                                                         0.0127     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.5941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3841     0.3841
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1602   0.0000   0.3841 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0437   0.2105   0.5946 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   8.4168   0.0000   0.5946 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5946 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   8.4168            0.0000     0.5946 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5946 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           8.4168              0.0000     0.5946 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5946 f
  core/be/dispatch_pkt[58] (net)                        8.4168              0.0000     0.5946 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5946 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        8.4168              0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   8.4168           0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0437   0.0000 &   0.5947 f
  data arrival time                                                                    0.5947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  clock reconvergence pessimism                                            -0.0039     0.3867
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3867 r
  library hold time                                                         0.0134     0.4002
  data required time                                                                   0.4002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4002
  data arrival time                                                                   -0.5947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0358    0.1837     0.5311 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   3.6532      0.0000     0.5311 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5311 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   3.6532   0.0000     0.5311 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5311 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   3.6532           0.0000     0.5311 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0358   0.0000 &   0.5311 r
  data arrival time                                                                    0.5311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                        -0.0262     0.3366
  data required time                                                                   0.3366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3366
  data arrival time                                                                   -0.5311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1448   0.0000   0.3461 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0452   0.2103   0.5563 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   9.0803   0.0000   0.5563 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5563 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   9.0803             0.0000     0.5563 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.5563 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            9.0803              0.0000     0.5563 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.5563 f
  core/be/dispatch_pkt[8] (net)                         9.0803              0.0000     0.5563 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.5563 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         9.0803              0.0000     0.5563 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.5563 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   9.0803            0.0000     0.5563 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0452    0.0002 &   0.5565 f
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  clock reconvergence pessimism                                            -0.0048     0.3499
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.3499 r
  library hold time                                                         0.0120     0.3619
  data required time                                                                   0.3619
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3619
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1447   0.0000   0.3459 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0438   0.2093   0.5552 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   8.4535   0.0000   0.5552 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5552 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   8.4535            0.0000     0.5552 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5552 f
  core/be/be_checker/dispatch_pkt_o[10] (net)           8.4535              0.0000     0.5552 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5552 f
  core/be/dispatch_pkt[10] (net)                        8.4535              0.0000     0.5552 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5552 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)        8.4535              0.0000     0.5552 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5552 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)   8.4535           0.0000     0.5552 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0438   0.0001 &   0.5553 f
  data arrival time                                                                    0.5553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                            -0.0048     0.3483
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.3483 r
  library hold time                                                         0.0123     0.3606
  data required time                                                                   0.3606
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3606
  data arrival time                                                                   -0.5553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0360    0.1838     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   3.7100      0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5312 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   3.7100   0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   3.7100           0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0360   0.0000 &   0.5313 r
  data arrival time                                                                    0.5313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                        -0.0262     0.3365
  data required time                                                                   0.3365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3365
  data arrival time                                                                   -0.5313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1780   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0438   0.2121     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2   8.4759     0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.5715 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)   8.4759             0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)   8.4759           0.0000     0.5715 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0438  -0.0008 &   0.5707 f
  data arrival time                                                                    0.5707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  clock reconvergence pessimism                                            -0.0048     0.3612
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0147     0.3759
  data required time                                                                   0.3759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3759
  data arrival time                                                                   -0.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3454     0.3454
  core/be/be_calculator/comp_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.0891   0.0000   0.3454 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0401   0.1991     0.5445 f
  core/be/be_calculator/comp_stage_reg/data_o[108] (net)     1   6.7947     0.0000     0.5445 f
  core/be/be_calculator/comp_stage_reg/data_o[108] (bsg_dff_width_p320_0)   0.0000     0.5445 f
  core/be/be_calculator/comp_stage_r_1__44_ (net)       6.7947              0.0000     0.5445 f
  core/be/be_calculator/comp_stage_mux/data0_i[172] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5445 f
  core/be/be_calculator/comp_stage_mux/data0_i[172] (net)   6.7947          0.0000     0.5445 f
  core/be/be_calculator/comp_stage_mux/U45/INP (NBUFFX2)          0.0401   -0.0012 &   0.5433 f
  core/be/be_calculator/comp_stage_mux/U45/Z (NBUFFX2)            0.0340    0.0571     0.6004 f
  core/be/be_calculator/comp_stage_mux/data_o[172] (net)     3  12.5242     0.0000     0.6004 f
  core/be/be_calculator/comp_stage_mux/data_o[172] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6004 f
  core/be/be_calculator/comp_stage_n[108] (net)        12.5242              0.0000     0.6004 f
  core/be/be_calculator/comp_stage_reg/data_i[172] (bsg_dff_width_p320_0)   0.0000     0.6004 f
  core/be/be_calculator/comp_stage_reg/data_i[172] (net)  12.5242           0.0000     0.6004 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_172_/D (DFFX1)   0.0340  -0.0006 &   0.5998 f
  data arrival time                                                                    0.5998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  clock reconvergence pessimism                                            -0.0039     0.3892
  core/be/be_calculator/comp_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.3892 r
  library hold time                                                         0.0158     0.4049
  data required time                                                                   0.4049
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4049
  data arrival time                                                                   -0.5998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1602   0.0000   0.3866 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0467   0.2126   0.5991 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   9.7389   0.0000   0.5991 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5991 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   9.7389            0.0000     0.5991 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5991 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           9.7389              0.0000     0.5991 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5991 f
  core/be/dispatch_pkt[52] (net)                        9.7389              0.0000     0.5991 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5991 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        9.7389              0.0000     0.5991 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5991 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   9.7389           0.0000     0.5991 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0467  -0.0031 &   0.5960 f
  data arrival time                                                                    0.5960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                            -0.0039     0.3885
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3885 r
  library hold time                                                         0.0127     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0891   0.0000   0.3525 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0388   0.1786     0.5311 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.7040     0.0000     0.5311 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5311 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.7040              0.0000     0.5311 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5311 r
  core/be/wb_pkt[62] (net)                              4.7040              0.0000     0.5311 r
  core/be/icc_place34/INP (NBUFFX8)                               0.0388    0.0000 &   0.5312 r
  core/be/icc_place34/Z (NBUFFX8)                                 0.0444    0.0768 @   0.6079 r
  core/be/n100 (net)                            5      28.0607              0.0000     0.6079 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6079 r
  core/be/be_checker/wb_pkt_i[62] (net)                28.0607              0.0000     0.6079 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6079 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.0607              0.0000     0.6079 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6079 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.0607     0.0000     0.6079 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6079 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.0607   0.0000     0.6079 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0321  -0.0073 @   0.6007 r d 
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0656   0.2163     0.5616 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.1634     0.0000     0.5616 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5616 f
  core/be/be_calculator/wb_pkt_o[45] (net)             18.1634              0.0000     0.5616 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5616 f
  core/be/wb_pkt[45] (net)                             18.1634              0.0000     0.5616 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5616 f
  core/be/be_checker/wb_pkt_i[45] (net)                18.1634              0.0000     0.5616 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5616 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.1634              0.0000     0.5616 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5616 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.1634     0.0000     0.5616 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (bsg_dff_width_p68_0)   0.0000   0.5616 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (net)  18.1634   0.0000   0.5616 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/D (DFFX1)   0.0656  -0.0100 &   0.5516 f
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  clock reconvergence pessimism                                            -0.0039     0.3545
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/CLK (DFFX1)   0.0000   0.3545 r
  library hold time                                                         0.0021     0.3566
  data required time                                                                   0.3566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3566
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3914     0.3914
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1661   0.0000   0.3914 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0433   0.2108   0.6022 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   8.2416   0.0000   0.6022 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   8.2416            0.0000     0.6022 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.6022 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           8.2416              0.0000     0.6022 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.6022 f
  core/be/dispatch_pkt[31] (net)                        8.2416              0.0000     0.6022 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.6022 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        8.2416              0.0000     0.6022 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.6022 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   8.2416           0.0000     0.6022 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0433   0.0001 &   0.6022 f
  data arrival time                                                                    0.6022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0039     0.3932
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.3932 r
  library hold time                                                         0.0140     0.4072
  data required time                                                                   0.4072
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4072
  data arrival time                                                                   -0.6022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1602   0.0000   0.3840 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0458   0.2120   0.5960 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   9.3462   0.0000   0.5960 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5960 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   9.3462            0.0000     0.5960 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5960 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           9.3462              0.0000     0.5960 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5960 f
  core/be/dispatch_pkt[51] (net)                        9.3462              0.0000     0.5960 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5960 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        9.3462              0.0000     0.5960 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5960 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   9.3462           0.0000     0.5960 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0458  -0.0012 &   0.5948 f
  data arrival time                                                                    0.5948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  clock reconvergence pessimism                                            -0.0039     0.3867
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3867 r
  library hold time                                                         0.0129     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1602   0.0000   0.3836 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0506   0.2152   0.5988 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2  11.4805   0.0000   0.5988 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5988 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)  11.4805            0.0000     0.5988 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5988 f
  core/be/be_checker/dispatch_pkt_o[53] (net)          11.4805              0.0000     0.5988 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5988 f
  core/be/dispatch_pkt[53] (net)                       11.4805              0.0000     0.5988 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5988 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)       11.4805              0.0000     0.5988 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5988 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)  11.4805           0.0000     0.5988 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0506  -0.0052 &   0.5936 f
  data arrival time                                                                    0.5936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                            -0.0039     0.3866
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3866 r
  library hold time                                                         0.0118     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)   0.1670   0.0000   0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/Q (DFFX1)   0.0651   0.2253     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (net)     3  17.9470     0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (bsg_dff_width_p415_0)   0.0000     0.5826 f
  core/be/be_calculator/commit_pkt_o[33] (net)         17.9470              0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (bsg_dff_width_p415_0)   0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (net)  17.9470           0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/D (DFFX1)   0.0651  -0.0005 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                            -0.0019     0.3757
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)          0.0000     0.3757 r
  library hold time                                                         0.0112     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1602   0.0000   0.3858 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0463   0.2123   0.5981 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   9.5610   0.0000   0.5981 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5981 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   9.5610            0.0000     0.5981 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5981 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           9.5610              0.0000     0.5981 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5981 f
  core/be/dispatch_pkt[57] (net)                        9.5610              0.0000     0.5981 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5981 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        9.5610              0.0000     0.5981 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5981 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   9.5610           0.0000     0.5981 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0463  -0.0023 &   0.5958 f
  data arrival time                                                                    0.5958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  clock reconvergence pessimism                                            -0.0039     0.3878
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3878 r
  library hold time                                                         0.0128     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.1661   0.0000   0.3910 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0436   0.2110   0.6020 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   8.4060   0.0000   0.6020 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6020 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   8.4060            0.0000     0.6020 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.6020 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           8.4060              0.0000     0.6020 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.6020 f
  core/be/dispatch_pkt[36] (net)                        8.4060              0.0000     0.6020 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.6020 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        8.4060              0.0000     0.6020 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.6020 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   8.4060           0.0000     0.6020 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0436   0.0000 &   0.6021 f
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0039     0.3930
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3930 r
  library hold time                                                         0.0139     0.4069
  data required time                                                                   0.4069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4069
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.0891   0.0000   0.3501 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0375   0.1777     0.5278 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (net)     1   4.2267     0.0000     0.5278 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (bsg_dff_width_p320_0)   0.0000     0.5278 r
  core/be/be_calculator/n52 (net)                       4.2267              0.0000     0.5278 r
  core/be/be_calculator/U11/INP (NBUFFX8)                         0.0375    0.0000 &   0.5278 r
  core/be/be_calculator/U11/Z (NBUFFX8)                           0.0525    0.0800 @   0.6078 r
  core/be/be_calculator/wb_pkt_o[28] (net)      4      43.5985              0.0000     0.6078 r
  core/be/be_calculator/wb_pkt_o[28] (bp_be_calculator_top_02_0)            0.0000     0.6078 r
  core/be/wb_pkt[28] (net)                             43.5985              0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[28] (bp_be_checker_top_02_0)                  0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[28] (net)                43.5985              0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (bp_be_scheduler_02_0)          0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (net)      43.5985              0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (bp_be_regfile_02_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (net)  43.5985     0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (net)  43.5985   0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[28] (saed90_64x32_2P)   0.0525  -0.0052 @   0.6026 r d 
  data arrival time                                                                    0.6026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3460     0.3460
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1447   0.0000   0.3460 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0458   0.2107   0.5567 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2   9.3626   0.0000   0.5567 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5567 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)   9.3626             0.0000     0.5567 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_02_0)     0.0000     0.5567 f
  core/be/be_checker/dispatch_pkt_o[2] (net)            9.3626              0.0000     0.5567 f
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_02_0)             0.0000     0.5567 f
  core/be/dispatch_pkt[2] (net)                         9.3626              0.0000     0.5567 f
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_02_0)       0.0000     0.5567 f
  core/be/be_calculator/dispatch_pkt_i[2] (net)         9.3626              0.0000     0.5567 f
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.5567 f
  core/be/be_calculator/reservation_reg/data_i[2] (net)   9.3626            0.0000     0.5567 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0458   -0.0005 &   0.5562 f
  data arrival time                                                                    0.5562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  clock reconvergence pessimism                                            -0.0048     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.3486 r
  library hold time                                                         0.0118     0.3604
  data required time                                                                   0.3604
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3604
  data arrival time                                                                   -0.5562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1449   0.0000   0.3477 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0429   0.2087   0.5564 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2   8.0387   0.0000   0.5564 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5564 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)   8.0387             0.0000     0.5564 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.5564 f
  core/be/be_checker/dispatch_pkt_o[4] (net)            8.0387              0.0000     0.5564 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.5564 f
  core/be/dispatch_pkt[4] (net)                         8.0387              0.0000     0.5564 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.5564 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)         8.0387              0.0000     0.5564 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.5564 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)   8.0387            0.0000     0.5564 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0429    0.0001 &   0.5565 f
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  clock reconvergence pessimism                                            -0.0048     0.3482
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.3482 r
  library hold time                                                         0.0125     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1448   0.0000    0.3470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0376    0.1848     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   4.2754      0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5318 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   4.2754   0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   4.2754           0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0376   0.0001 &   0.5319 r
  data arrival time                                                                    0.5319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                            -0.0048     0.3626
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3626 r
  library hold time                                                        -0.0267     0.3359
  data required time                                                                   0.3359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3359
  data arrival time                                                                   -0.5319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.1448   0.0000   0.3462 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0932   0.2154   0.5617 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2  25.2585   0.0000   0.5617 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5617 r
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)  25.2585            0.0000     0.5617 r
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_02_0)    0.0000     0.5617 r
  core/be/be_checker/dispatch_pkt_o[63] (net)          25.2585              0.0000     0.5617 r
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_02_0)            0.0000     0.5617 r
  core/be/dispatch_pkt[63] (net)                       25.2585              0.0000     0.5617 r
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_02_0)      0.0000     0.5617 r
  core/be/be_calculator/dispatch_pkt_i[63] (net)       25.2585              0.0000     0.5617 r
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.5617 r
  core/be/be_calculator/reservation_reg/data_i[63] (net)  25.2585           0.0000     0.5617 r
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0932  -0.0106 &   0.5510 r
  data arrival time                                                                    0.5510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                            -0.0013     0.3951
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.3951 r
  library hold time                                                        -0.0400     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)   0.1787   0.0000   0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/Q (DFFX1)   0.0460   0.2137     0.5732 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (net)     3   9.4490     0.0000     0.5732 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (bsg_dff_width_p415_0)   0.0000     0.5732 f
  core/be/be_calculator/commit_pkt_o[42] (net)          9.4490              0.0000     0.5732 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (bsg_dff_width_p415_0)   0.0000     0.5732 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (net)   9.4490           0.0000     0.5732 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/D (DFFX1)   0.0460  -0.0012 &   0.5720 f
  data arrival time                                                                    0.5720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3664     0.3664
  clock reconvergence pessimism                                            -0.0048     0.3616
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)          0.0000     0.3616 r
  library hold time                                                         0.0142     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.0891   0.0000   0.3501 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0375   0.1777     0.5278 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (net)     1   4.2267     0.0000     0.5278 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (bsg_dff_width_p320_0)   0.0000     0.5278 r
  core/be/be_calculator/n52 (net)                       4.2267              0.0000     0.5278 r
  core/be/be_calculator/U11/INP (NBUFFX8)                         0.0375    0.0000 &   0.5278 r
  core/be/be_calculator/U11/Z (NBUFFX8)                           0.0525    0.0800 @   0.6078 r
  core/be/be_calculator/wb_pkt_o[28] (net)      4      43.5985              0.0000     0.6078 r
  core/be/be_calculator/wb_pkt_o[28] (bp_be_calculator_top_02_0)            0.0000     0.6078 r
  core/be/wb_pkt[28] (net)                             43.5985              0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[28] (bp_be_checker_top_02_0)                  0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[28] (net)                43.5985              0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (bp_be_scheduler_02_0)          0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (net)      43.5985              0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (bp_be_regfile_02_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (net)  43.5985     0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (net)  43.5985   0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[28] (saed90_64x32_2P)   0.0525  -0.0059 @   0.6019 r d 
  data arrival time                                                                    0.6019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1449   0.0000   0.3480 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0441   0.2095   0.5576 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3   8.6016   0.0000   0.5576 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5576 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)   8.6016           0.0000     0.5576 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.5576 f
  core/be/be_checker/dispatch_pkt_o[231] (net)          8.6016              0.0000     0.5576 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.5576 f
  core/be/dispatch_pkt[227] (net)                       8.6016              0.0000     0.5576 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.5576 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)       8.6016              0.0000     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)   8.6016            0.0000     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0441    0.0001 &   0.5577 f
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0048     0.3491
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.3491 r
  library hold time                                                         0.0123     0.3614
  data required time                                                                   0.3614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3614
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1648   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0456   0.2122     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4   9.2570     0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.5628 f
  core/be/be_calculator/commit_pkt_o[92] (net)          9.2570              0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)   9.2570           0.0000     0.5628 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0456   0.0001 &   0.5629 f
  data arrival time                                                                    0.5629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  clock reconvergence pessimism                                            -0.0048     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0133     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.5629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1448   0.0000   0.3475 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0385   0.1855     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   4.6208     0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5329 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   4.6208   0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   4.6208           0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0385  -0.0005 &   0.5324 r
  data arrival time                                                                    0.5324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                            -0.0048     0.3627
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3627 r
  library hold time                                                        -0.0270     0.3357
  data required time                                                                   0.3357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3357
  data arrival time                                                                   -0.5324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1602   0.0000   0.3836 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0484   0.2137   0.5973 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2  10.5079   0.0000   0.5973 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5973 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)  10.5079            0.0000     0.5973 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5973 f
  core/be/be_checker/dispatch_pkt_o[55] (net)          10.5079              0.0000     0.5973 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5973 f
  core/be/dispatch_pkt[55] (net)                       10.5079              0.0000     0.5973 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5973 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)       10.5079              0.0000     0.5973 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5973 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)  10.5079           0.0000     0.5973 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0484  -0.0009 &   0.5964 f
  data arrival time                                                                    0.5964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3911     0.3911
  clock reconvergence pessimism                                            -0.0039     0.3872
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3872 r
  library hold time                                                         0.0123     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0891   0.0000   0.3519 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0602   0.1913     0.5432 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.6938     0.0000     0.5432 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5432 r
  core/be/be_calculator/wb_pkt_o[55] (net)             12.6938              0.0000     0.5432 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5432 r
  core/be/wb_pkt[55] (net)                             12.6938              0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[55] (net)                12.6938              0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      12.6938              0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  12.6938     0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/U214/INP (NBUFFX2)     0.0602   -0.0009 &   0.5423 r
  core/be/be_checker/scheduler/int_regfile/U214/Z (NBUFFX2)       0.0462    0.0690     0.6114 r
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  18.5520         0.0000     0.6114 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6114 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  18.5520   0.0000     0.6114 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0462  -0.0073 &   0.6041 r d 
  data arrival time                                                                    0.6041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[4] (saed90_16x64_1P_bit)   0.0354   0.0025 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[5] (saed90_16x64_1P_bit)   0.0354   0.0025 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[6] (saed90_16x64_1P_bit)   0.0354   0.0025 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[7] (saed90_16x64_1P_bit)   0.0354   0.0025 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[2] (saed90_16x64_1P_bit)   0.0354   0.0026 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[3] (saed90_16x64_1P_bit)   0.0354   0.0026 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[1] (saed90_16x64_1P_bit)   0.0354   0.0026 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0466    0.1823     0.5392 r
  core/be/be_mem/dcache/v_tv_r (net)            2       7.5114              0.0000     0.5392 r
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0466    0.0001 &   0.5393 r
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0487    0.0808 @   0.6201 r
  core/be/be_mem/dcache/n1532 (net)             9      37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6201 r
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       37.3773              0.0000     0.6201 r
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[0] (saed90_16x64_1P_bit)   0.0354   0.0026 @   0.6227 r d 
  data arrival time                                                                    0.6227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0891   0.0000   0.3521 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0396   0.1791     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   4.9760     0.0000     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[40] (net)              4.9760              0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5312 r
  core/be/wb_pkt[40] (net)                              4.9760              0.0000     0.5312 r
  core/be/icc_place50/INP (NBUFFX8)                               0.0396   -0.0008 &   0.5304 r
  core/be/icc_place50/Z (NBUFFX8)                                 0.0472    0.0791 @   0.6095 r
  core/be/n116 (net)                            5      36.5109              0.0000     0.6095 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.6095 r
  core/be/be_checker/wb_pkt_i[40] (net)                36.5109              0.0000     0.6095 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.6095 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      36.5109              0.0000     0.6095 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.6095 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  36.5109     0.0000     0.6095 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6095 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  36.5109   0.0000     0.6095 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0341  -0.0053 @   0.6042 r d 
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3835     0.3835
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1602   0.0000   0.3835 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0441   0.2108   0.5943 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   8.6181   0.0000   0.5943 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5943 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   8.6181            0.0000     0.5943 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.5943 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           8.6181              0.0000     0.5943 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.5943 f
  core/be/dispatch_pkt[46] (net)                        8.6181              0.0000     0.5943 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.5943 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        8.6181              0.0000     0.5943 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5943 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   8.6181           0.0000     0.5943 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0441  -0.0005 &   0.5938 f
  data arrival time                                                                    0.5938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0039     0.3832
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.3832 r
  library hold time                                                         0.0133     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.5938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1448   0.0000   0.3475 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0496   0.2133   0.5607 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2  11.0510   0.0000   0.5607 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5607 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)  11.0510            0.0000     0.5607 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.5607 f
  core/be/be_checker/dispatch_pkt_o[14] (net)          11.0510              0.0000     0.5607 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.5607 f
  core/be/dispatch_pkt[14] (net)                       11.0510              0.0000     0.5607 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.5607 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)       11.0510              0.0000     0.5607 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.5607 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)  11.0510           0.0000     0.5607 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0496  -0.0033 &   0.5574 f
  data arrival time                                                                    0.5574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                         0.0109     0.3601
  data required time                                                                   0.3601
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3601
  data arrival time                                                                   -0.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1448   0.0000   0.3472 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0487   0.2126   0.5598 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2  10.6183   0.0000   0.5598 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5598 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)  10.6183            0.0000     0.5598 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.5598 f
  core/be/be_checker/dispatch_pkt_o[19] (net)          10.6183              0.0000     0.5598 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.5598 f
  core/be/dispatch_pkt[19] (net)                       10.6183              0.0000     0.5598 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.5598 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)       10.6183              0.0000     0.5598 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.5598 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)  10.6183           0.0000     0.5598 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0487  -0.0012 &   0.5586 f
  data arrival time                                                                    0.5586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  clock reconvergence pessimism                                            -0.0048     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0111     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1780   0.0000     0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0572    0.2212     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2  14.4286       0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.5808 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)  14.4286             0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)  14.4286            0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0572   -0.0102 &   0.5706 f
  data arrival time                                                                    0.5706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.3615 r
  library hold time                                                         0.0116     0.3731
  data required time                                                                   0.3731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3731
  data arrival time                                                                   -0.5706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3458     0.3458
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1447   0.0000   0.3458 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0492   0.2130   0.5587 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2  10.8420   0.0000   0.5587 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5587 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)  10.8420             0.0000     0.5587 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.5587 f
  core/be/be_checker/dispatch_pkt_o[9] (net)           10.8420              0.0000     0.5587 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.5587 f
  core/be/dispatch_pkt[9] (net)                        10.8420              0.0000     0.5587 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.5587 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)        10.8420              0.0000     0.5587 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.5587 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)  10.8420            0.0000     0.5587 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0492   -0.0013 &   0.5574 f
  data arrival time                                                                    0.5574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0048     0.3488
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.3488 r
  library hold time                                                         0.0110     0.3598
  data required time                                                                   0.3598
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3598
  data arrival time                                                                   -0.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)   0.1448   0.0000   0.3475 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)   0.0466   0.2112   0.5587 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)     2   9.7187   0.0000   0.5587 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5587 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (net)   9.7187             0.0000     0.5587 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (bp_be_scheduler_02_0)     0.0000     0.5587 f
  core/be/be_checker/dispatch_pkt_o[3] (net)            9.7187              0.0000     0.5587 f
  core/be/be_checker/dispatch_pkt_o[3] (bp_be_checker_top_02_0)             0.0000     0.5587 f
  core/be/dispatch_pkt[3] (net)                         9.7187              0.0000     0.5587 f
  core/be/be_calculator/dispatch_pkt_i[3] (bp_be_calculator_top_02_0)       0.0000     0.5587 f
  core/be/be_calculator/dispatch_pkt_i[3] (net)         9.7187              0.0000     0.5587 f
  core/be/be_calculator/reservation_reg/data_i[3] (bsg_dff_width_p295_0)    0.0000     0.5587 f
  core/be/be_calculator/reservation_reg/data_i[3] (net)   9.7187            0.0000     0.5587 f
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)   0.0466   -0.0011 &   0.5577 f
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                            -0.0048     0.3484
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)           0.0000     0.3484 r
  library hold time                                                         0.0116     0.3601
  data required time                                                                   0.3601
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3601
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0891   0.0000   0.3502 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0377   0.1778     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   4.2971     0.0000     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.5280 r
  core/be/be_calculator/n51 (net)                       4.2971              0.0000     0.5280 r
  core/be/be_calculator/U12/INP (NBUFFX8)                         0.0377    0.0000 &   0.5280 r
  core/be/be_calculator/U12/Z (NBUFFX8)                           0.0521    0.0798 @   0.6078 r
  core/be/be_calculator/wb_pkt_o[30] (net)      4      42.5142              0.0000     0.6078 r
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.6078 r
  core/be/wb_pkt[30] (net)                             42.5142              0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[30] (net)                42.5142              0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      42.5142              0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  42.5142     0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  42.5142   0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[30] (saed90_64x32_2P)   0.0521  -0.0032 @   0.6046 r d 
  data arrival time                                                                    0.6046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1787   0.0000   0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0463   0.2139     0.5734 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4   9.6126     0.0000     0.5734 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.5734 f
  core/be/be_calculator/commit_pkt_o[94] (net)          9.6126              0.0000     0.5734 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.5734 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)   9.6126           0.0000     0.5734 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0463   0.0000 &   0.5735 f
  data arrival time                                                                    0.5735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0142     0.3757
  data required time                                                                   0.3757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3757
  data arrival time                                                                   -0.5735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1602   0.0000   0.3831 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0490   0.2141   0.5973 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2  10.7645   0.0000   0.5973 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5973 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)  10.7645            0.0000     0.5973 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.5973 f
  core/be/be_checker/dispatch_pkt_o[45] (net)          10.7645              0.0000     0.5973 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.5973 f
  core/be/dispatch_pkt[45] (net)                       10.7645              0.0000     0.5973 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.5973 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)       10.7645              0.0000     0.5973 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.5973 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)  10.7645           0.0000     0.5973 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0490  -0.0006 &   0.5967 f
  data arrival time                                                                    0.5967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                            -0.0039     0.3867
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.3867 r
  library hold time                                                         0.0122     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0891   0.0000   0.3517 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0357   0.1765     0.5282 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.5874     0.0000     0.5282 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5282 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.5874              0.0000     0.5282 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5282 r
  core/be/wb_pkt[58] (net)                              3.5874              0.0000     0.5282 r
  core/be/icc_place21/INP (NBUFFX8)                               0.0357    0.0000 &   0.5282 r
  core/be/icc_place21/Z (NBUFFX8)                                 0.0444    0.0762 @   0.6044 r
  core/be/n87 (net)                             5      28.5611              0.0000     0.6044 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6044 r
  core/be/be_checker/wb_pkt_i[58] (net)                28.5611              0.0000     0.6044 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6044 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      28.5611              0.0000     0.6044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  28.5611     0.0000     0.6044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  28.5611   0.0000     0.6044 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0321   0.0005 @   0.6048 r d 
  data arrival time                                                                    0.6048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1454   0.0000   0.3476 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0486   0.2126   0.5603 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2  10.5917   0.0000   0.5603 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5603 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)  10.5917            0.0000     0.5603 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.5603 f
  core/be/be_checker/dispatch_pkt_o[16] (net)          10.5917              0.0000     0.5603 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.5603 f
  core/be/dispatch_pkt[16] (net)                       10.5917              0.0000     0.5603 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.5603 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)       10.5917              0.0000     0.5603 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.5603 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)  10.5917           0.0000     0.5603 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0486  -0.0016 &   0.5587 f
  data arrival time                                                                    0.5587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0048     0.3494
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.3494 r
  library hold time                                                         0.0111     0.3606
  data required time                                                                   0.3606
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3606
  data arrival time                                                                   -0.5587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3481     0.3481
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1449   0.0000   0.3481 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0457   0.2106   0.5587 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3   9.3071   0.0000   0.5587 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5587 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)   9.3071           0.0000     0.5587 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.5587 f
  core/be/be_checker/dispatch_pkt_o[230] (net)          9.3071              0.0000     0.5587 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.5587 f
  core/be/dispatch_pkt[226] (net)                       9.3071              0.0000     0.5587 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.5587 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)       9.3071              0.0000     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)   9.3071            0.0000     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0457    0.0002 &   0.5589 f
  data arrival time                                                                    0.5589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0048     0.3489
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.3489 r
  library hold time                                                         0.0118     0.3607
  data required time                                                                   0.3607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3607
  data arrival time                                                                   -0.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0891   0.0000   0.3519 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0602   0.1913     0.5432 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.6938     0.0000     0.5432 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5432 r
  core/be/be_calculator/wb_pkt_o[55] (net)             12.6938              0.0000     0.5432 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5432 r
  core/be/wb_pkt[55] (net)                             12.6938              0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[55] (net)                12.6938              0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      12.6938              0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  12.6938     0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/U214/INP (NBUFFX2)     0.0602   -0.0009 &   0.5423 r
  core/be/be_checker/scheduler/int_regfile/U214/Z (NBUFFX2)       0.0462    0.0690     0.6114 r
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  18.5520         0.0000     0.6114 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6114 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  18.5520   0.0000     0.6114 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0462  -0.0074 &   0.6039 r d 
  data arrival time                                                                    0.6039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1982


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0891   0.0000   0.3503 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0370   0.1773     0.5276 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   4.0469     0.0000     0.5276 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5276 r
  core/be/be_calculator/wb_pkt_o[63] (net)              4.0469              0.0000     0.5276 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5276 r
  core/be/wb_pkt[63] (net)                              4.0469              0.0000     0.5276 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0370    0.0000 &   0.5276 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0452    0.0766 @   0.6043 r
  core/be/n122 (net)                            5      29.5088              0.0000     0.6043 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.6043 r
  core/be/be_checker/wb_pkt_i[63] (net)                29.5088              0.0000     0.6043 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.6043 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.5088              0.0000     0.6043 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.6043 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.5088     0.0000     0.6043 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6043 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.5088   0.0000     0.6043 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0327   0.0009 @   0.6052 r d 
  data arrival time                                                                    0.6052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1982


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0891   0.0000   0.3502 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0377   0.1778     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   4.2971     0.0000     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.5280 r
  core/be/be_calculator/n51 (net)                       4.2971              0.0000     0.5280 r
  core/be/be_calculator/U12/INP (NBUFFX8)                         0.0377    0.0000 &   0.5280 r
  core/be/be_calculator/U12/Z (NBUFFX8)                           0.0521    0.0798 @   0.6078 r
  core/be/be_calculator/wb_pkt_o[30] (net)      4      42.5142              0.0000     0.6078 r
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.6078 r
  core/be/wb_pkt[30] (net)                             42.5142              0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.6078 r
  core/be/be_checker/wb_pkt_i[30] (net)                42.5142              0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.6078 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      42.5142              0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  42.5142     0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  42.5142   0.0000     0.6078 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[30] (saed90_64x32_2P)   0.0521  -0.0038 @   0.6040 r d 
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1447   0.0000   0.3461 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0479   0.2121   0.5582 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2  10.2954   0.0000   0.5582 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5582 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)  10.2954            0.0000     0.5582 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.5582 f
  core/be/be_checker/dispatch_pkt_o[25] (net)          10.2954              0.0000     0.5582 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.5582 f
  core/be/dispatch_pkt[25] (net)                       10.2954              0.0000     0.5582 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.5582 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)       10.2954              0.0000     0.5582 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.5582 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)  10.2954           0.0000     0.5582 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0479   0.0001 &   0.5583 f
  data arrival time                                                                    0.5583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  clock reconvergence pessimism                                            -0.0048     0.3487
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.3487 r
  library hold time                                                         0.0113     0.3600
  data required time                                                                   0.3600
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3600
  data arrival time                                                                   -0.5583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0891   0.0000   0.3517 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0357   0.1765     0.5282 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.5874     0.0000     0.5282 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5282 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.5874              0.0000     0.5282 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5282 r
  core/be/wb_pkt[58] (net)                              3.5874              0.0000     0.5282 r
  core/be/icc_place21/INP (NBUFFX8)                               0.0357    0.0000 &   0.5282 r
  core/be/icc_place21/Z (NBUFFX8)                                 0.0444    0.0762 @   0.6044 r
  core/be/n87 (net)                             5      28.5611              0.0000     0.6044 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6044 r
  core/be/be_checker/wb_pkt_i[58] (net)                28.5611              0.0000     0.6044 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6044 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      28.5611              0.0000     0.6044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  28.5611     0.0000     0.6044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  28.5611   0.0000     0.6044 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0320  -0.0003 @   0.6041 r d 
  data arrival time                                                                    0.6041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0891   0.0000   0.3529 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0361   0.1768     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.7226     0.0000     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5297 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.7226              0.0000     0.5297 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5297 r
  core/be/wb_pkt[57] (net)                              3.7226              0.0000     0.5297 r
  core/be/icc_place31/INP (NBUFFX8)                               0.0361    0.0000 &   0.5297 r
  core/be/icc_place31/Z (NBUFFX8)                                 0.0455    0.0768 @   0.6065 r
  core/be/n97 (net)                             5      30.7985              0.0000     0.6065 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6065 r
  core/be/be_checker/wb_pkt_i[57] (net)                30.7985              0.0000     0.6065 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6065 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      30.7985              0.0000     0.6065 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6065 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  30.7985     0.0000     0.6065 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6065 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  30.7985   0.0000     0.6065 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0328  -0.0011 @   0.6053 r d 
  data arrival time                                                                    0.6053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1780   0.0000   0.3591 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0524   0.2180     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2  12.3171     0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5771 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)   12.3171              0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)  12.3171           0.0000     0.5771 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0524  -0.0047 &   0.5724 f
  data arrival time                                                                    0.5724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  clock reconvergence pessimism                                            -0.0048     0.3612
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0127     0.3739
  data required time                                                                   0.3739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3739
  data arrival time                                                                   -0.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3524     0.3524
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0891   0.0000   0.3524 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0380   0.1780     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   4.4223     0.0000     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5304 r
  core/be/be_calculator/wb_pkt_o[61] (net)              4.4223              0.0000     0.5304 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5304 r
  core/be/wb_pkt[61] (net)                              4.4223              0.0000     0.5304 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0380   -0.0019 &   0.5285 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0437    0.0768 @   0.6053 r
  core/be/n102 (net)                            5      28.1401              0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[61] (net)                28.1401              0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      28.1401              0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  28.1401     0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  28.1401   0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0315   0.0001 @   0.6055 r d 
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1448   0.0000   0.3475 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0484   0.2125   0.5600 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2  10.5126   0.0000   0.5600 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5600 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)  10.5126            0.0000     0.5600 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.5600 f
  core/be/be_checker/dispatch_pkt_o[12] (net)          10.5126              0.0000     0.5600 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.5600 f
  core/be/dispatch_pkt[12] (net)                       10.5126              0.0000     0.5600 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.5600 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)       10.5126              0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)  10.5126           0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0484  -0.0015 &   0.5585 f
  data arrival time                                                                    0.5585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  clock reconvergence pessimism                                            -0.0048     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                         0.0112     0.3598
  data required time                                                                   0.3598
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3598
  data arrival time                                                                   -0.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1780   0.0000   0.3596 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0475   0.2146     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  10.1217     0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.5742 f
  core/be/be_calculator/commit_pkt_o[95] (net)         10.1217              0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  10.1217           0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0475   0.0000 &   0.5743 f
  data arrival time                                                                    0.5743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3664     0.3664
  clock reconvergence pessimism                                            -0.0048     0.3616
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.3616 r
  library hold time                                                         0.0139     0.3754
  data required time                                                                   0.3754
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3754
  data arrival time                                                                   -0.5743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1676   0.0000    0.3578 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0413    0.1892     0.5470 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   5.6399      0.0000     0.5470 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5470 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    5.6399              0.0000     0.5470 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5470 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   5.6399           0.0000     0.5470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0413   0.0001 &   0.5471 r
  data arrival time                                                                    0.5471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  clock reconvergence pessimism                                            -0.0019     0.3762
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3762 r
  library hold time                                                        -0.0280     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.5471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.2389   0.0000   0.3856 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0494   0.2211     0.6067 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)     4  11.0379     0.0000     0.6067 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (bsg_dff_width_p415_0)   0.0000     0.6067 f
  core/be/be_calculator/commit_pkt_o[103] (net)        11.0379              0.0000     0.6067 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (bsg_dff_width_p415_0)   0.0000     0.6067 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (net)  11.0379           0.0000     0.6067 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/D (DFFX1)   0.0494   0.0002 &   0.6069 f
  data arrival time                                                                    0.6069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                            -0.0048     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)          0.0000     0.3900 r
  library hold time                                                         0.0180     0.4080
  data required time                                                                   0.4080
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4080
  data arrival time                                                                   -0.6069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1602   0.0000   0.3807 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0486   0.2139   0.5946 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2  10.6063   0.0000   0.5946 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5946 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)  10.6063            0.0000     0.5946 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.5946 f
  core/be/be_checker/dispatch_pkt_o[39] (net)          10.6063              0.0000     0.5946 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.5946 f
  core/be/dispatch_pkt[39] (net)                       10.6063              0.0000     0.5946 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.5946 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)       10.6063              0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)  10.6063           0.0000     0.5946 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0486  -0.0009 &   0.5938 f
  data arrival time                                                                    0.5938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                            -0.0039     0.3826
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.3826 r
  library hold time                                                         0.0123     0.3949
  data required time                                                                   0.3949
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3949
  data arrival time                                                                   -0.5938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0891   0.0000   0.3503 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0370   0.1773     0.5276 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   4.0469     0.0000     0.5276 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5276 r
  core/be/be_calculator/wb_pkt_o[63] (net)              4.0469              0.0000     0.5276 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5276 r
  core/be/wb_pkt[63] (net)                              4.0469              0.0000     0.5276 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0370    0.0000 &   0.5276 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0452    0.0766 @   0.6043 r
  core/be/n122 (net)                            5      29.5088              0.0000     0.6043 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.6043 r
  core/be/be_checker/wb_pkt_i[63] (net)                29.5088              0.0000     0.6043 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.6043 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.5088              0.0000     0.6043 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.6043 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.5088     0.0000     0.6043 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6043 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.5088   0.0000     0.6043 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0327   0.0004 @   0.6047 r d 
  data arrival time                                                                    0.6047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1780   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0477   0.2148     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2  10.2047     0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.5742 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)  10.2047            0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)  10.2047           0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0477   0.0000 &   0.5742 f
  data arrival time                                                                    0.5742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0139     0.3753
  data required time                                                                   0.3753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3753
  data arrival time                                                                   -0.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3882     0.3882
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.2390   0.0000   0.3882 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0504   0.2218     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (net)     4  11.4861     0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (bsg_dff_width_p415_0)   0.0000     0.6100 f
  core/be/be_calculator/commit_pkt_o[107] (net)        11.4861              0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (bsg_dff_width_p415_0)   0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (net)  11.4861           0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/D (DFFX1)   0.0504   0.0001 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3982     0.3982
  clock reconvergence pessimism                                            -0.0048     0.3934
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)          0.0000     0.3934 r
  library hold time                                                         0.0178     0.4111
  data required time                                                                   0.4111
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4111
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1648   0.0000   0.3511 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0475   0.2135     0.5646 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4  10.1150     0.0000     0.5646 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.5646 f
  core/be/be_calculator/commit_pkt_o[90] (net)         10.1150              0.0000     0.5646 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.5646 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)  10.1150           0.0000     0.5646 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0475   0.0001 &   0.5647 f
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0048     0.3528
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.3528 r
  library hold time                                                         0.0129     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0891   0.0000   0.3529 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0361   0.1768     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.7226     0.0000     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5297 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.7226              0.0000     0.5297 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5297 r
  core/be/wb_pkt[57] (net)                              3.7226              0.0000     0.5297 r
  core/be/icc_place31/INP (NBUFFX8)                               0.0361    0.0000 &   0.5297 r
  core/be/icc_place31/Z (NBUFFX8)                                 0.0455    0.0768 @   0.6065 r
  core/be/n97 (net)                             5      30.7985              0.0000     0.6065 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6065 r
  core/be/be_checker/wb_pkt_i[57] (net)                30.7985              0.0000     0.6065 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6065 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      30.7985              0.0000     0.6065 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6065 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  30.7985     0.0000     0.6065 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6065 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  30.7985   0.0000     0.6065 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0329  -0.0016 @   0.6049 r d 
  data arrival time                                                                    0.6049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1617   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0345   0.1842     0.5348 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.1816     0.0000     0.5348 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5348 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.1816    0.0000     0.5348 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5348 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.1816           0.0000     0.5348 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0345   0.0000 &   0.5349 r
  data arrival time                                                                    0.5349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                        -0.0258     0.3356
  data required time                                                                   0.3356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3356
  data arrival time                                                                   -0.5349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1448   0.0000   0.3475 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0492   0.2130   0.5605 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2  10.8407   0.0000   0.5605 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5605 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)  10.8407            0.0000     0.5605 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.5605 f
  core/be/be_checker/dispatch_pkt_o[13] (net)          10.8407              0.0000     0.5605 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.5605 f
  core/be/dispatch_pkt[13] (net)                       10.8407              0.0000     0.5605 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.5605 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)       10.8407              0.0000     0.5605 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.5605 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)  10.8407           0.0000     0.5605 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0492  -0.0010 &   0.5595 f
  data arrival time                                                                    0.5595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                         0.0110     0.3602
  data required time                                                                   0.3602
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3602
  data arrival time                                                                   -0.5595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0891   0.0000   0.3521 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0396   0.1791     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   4.9760     0.0000     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[40] (net)              4.9760              0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5312 r
  core/be/wb_pkt[40] (net)                              4.9760              0.0000     0.5312 r
  core/be/icc_place50/INP (NBUFFX8)                               0.0396   -0.0008 &   0.5304 r
  core/be/icc_place50/Z (NBUFFX8)                                 0.0472    0.0791 @   0.6095 r
  core/be/n116 (net)                            5      36.5109              0.0000     0.6095 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.6095 r
  core/be/be_checker/wb_pkt_i[40] (net)                36.5109              0.0000     0.6095 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.6095 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      36.5109              0.0000     0.6095 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.6095 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  36.5109     0.0000     0.6095 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6095 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  36.5109   0.0000     0.6095 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0341  -0.0044 @   0.6051 r d 
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1448   0.0000   0.3472 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0491   0.2129   0.5602 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2  10.8286   0.0000   0.5602 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5602 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)  10.8286            0.0000     0.5602 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.5602 f
  core/be/be_checker/dispatch_pkt_o[15] (net)          10.8286              0.0000     0.5602 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.5602 f
  core/be/dispatch_pkt[15] (net)                       10.8286              0.0000     0.5602 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.5602 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)       10.8286              0.0000     0.5602 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.5602 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)  10.8286           0.0000     0.5602 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0491   0.0003 &   0.5605 f
  data arrival time                                                                    0.5605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  clock reconvergence pessimism                                            -0.0048     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0110     0.3610
  data required time                                                                   0.3610
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3610
  data arrival time                                                                   -0.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.2392   0.0000   0.3902 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0486   0.2206     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)     4  10.6872     0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (bsg_dff_width_p415_0)   0.0000     0.6108 f
  core/be/be_calculator/commit_pkt_o[106] (net)        10.6872              0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (bsg_dff_width_p415_0)   0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (net)  10.6872           0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/D (DFFX1)   0.0486   0.0001 &   0.6109 f
  data arrival time                                                                    0.6109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3981     0.3981
  clock reconvergence pessimism                                            -0.0048     0.3933
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)          0.0000     0.3933 r
  library hold time                                                         0.0181     0.4114
  data required time                                                                   0.4114
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4114
  data arrival time                                                                   -0.6109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1447   0.0000   0.3455 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0502   0.2137   0.5592 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2  11.3154   0.0000   0.5592 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5592 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)  11.3154            0.0000     0.5592 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.5592 f
  core/be/be_checker/dispatch_pkt_o[22] (net)          11.3154              0.0000     0.5592 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.5592 f
  core/be/dispatch_pkt[22] (net)                       11.3154              0.0000     0.5592 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.5592 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)       11.3154              0.0000     0.5592 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.5592 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)  11.3154           0.0000     0.5592 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0502   0.0001 &   0.5593 f
  data arrival time                                                                    0.5593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0048     0.3490
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.3490 r
  library hold time                                                         0.0108     0.3597
  data required time                                                                   0.3597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3597
  data arrival time                                                                   -0.5593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1617   0.0000    0.3505 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0360    0.1852     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   3.7169      0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5356 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   3.7169   0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   3.7169           0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0360  -0.0010 &   0.5346 r
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  clock reconvergence pessimism                                            -0.0048     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3613 r
  library hold time                                                        -0.0262     0.3351
  data required time                                                                   0.3351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3351
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0325   0.1929     0.5382 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.5201     0.0000     0.5382 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5382 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.5201              0.0000     0.5382 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5382 f
  core/be/wb_pkt[49] (net)                              3.5201              0.0000     0.5382 f
  core/be/icc_place30/INP (NBUFFX8)                               0.0325   -0.0006 &   0.5377 f
  core/be/icc_place30/Z (NBUFFX8)                                 0.0389    0.0711 @   0.6088 f
  core/be/n96 (net)                             5      28.0538              0.0000     0.6088 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6088 f
  core/be/be_checker/wb_pkt_i[49] (net)                28.0538              0.0000     0.6088 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6088 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.0538              0.0000     0.6088 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6088 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.0538     0.0000     0.6088 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6088 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.0538   0.0000     0.6088 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0281  -0.0022 @   0.6066 f d 
  data arrival time                                                                    0.6066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3507     0.3507
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1648   0.0000   0.3507 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0490   0.2145     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  10.7757     0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.5653 f
  core/be/be_calculator/commit_pkt_o[91] (net)         10.7757              0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  10.7757           0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0490   0.0001 &   0.5654 f
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                            -0.0048     0.3530
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.3530 r
  library hold time                                                         0.0125     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.1648   0.0000   0.3513 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0490   0.2146     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (net)     4  10.8037     0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (bsg_dff_width_p415_0)   0.0000     0.5659 f
  core/be/be_calculator/commit_pkt_o[85] (net)         10.8037              0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (bsg_dff_width_p415_0)   0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (net)  10.8037           0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/D (DFFX1)   0.0490   0.0001 &   0.5660 f
  data arrival time                                                                    0.5660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3583     0.3583
  clock reconvergence pessimism                                            -0.0048     0.3535
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)          0.0000     0.3535 r
  library hold time                                                         0.0125     0.3661
  data required time                                                                   0.3661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3661
  data arrival time                                                                   -0.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0891   0.0000   0.3530 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0386   0.1784     0.5313 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.6070     0.0000     0.5313 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5313 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.6070              0.0000     0.5313 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5313 r
  core/be/wb_pkt[44] (net)                              4.6070              0.0000     0.5313 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0386   -0.0028 &   0.5286 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0455    0.0782 @   0.6068 r
  core/be/n117 (net)                            5      33.3251              0.0000     0.6068 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6068 r
  core/be/be_checker/wb_pkt_i[44] (net)                33.3251              0.0000     0.6068 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6068 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      33.3251              0.0000     0.6068 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6068 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  33.3251     0.0000     0.6068 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6068 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  33.3251   0.0000     0.6068 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0330   0.0001 @   0.6069 r d 
  data arrival time                                                                    0.6069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1454   0.0000   0.3474 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0502   0.2137   0.5611 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2  11.2965   0.0000   0.5611 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5611 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)  11.2965            0.0000     0.5611 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.5611 f
  core/be/be_checker/dispatch_pkt_o[18] (net)          11.2965              0.0000     0.5611 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.5611 f
  core/be/dispatch_pkt[18] (net)                       11.2965              0.0000     0.5611 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.5611 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)       11.2965              0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)  11.2965           0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0502  -0.0006 &   0.5604 f
  data arrival time                                                                    0.5604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  clock reconvergence pessimism                                            -0.0048     0.3497
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.3497 r
  library hold time                                                         0.0108     0.3604
  data required time                                                                   0.3604
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3604
  data arrival time                                                                   -0.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3524     0.3524
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0891   0.0000   0.3524 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0380   0.1780     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   4.4223     0.0000     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5304 r
  core/be/be_calculator/wb_pkt_o[61] (net)              4.4223              0.0000     0.5304 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5304 r
  core/be/wb_pkt[61] (net)                              4.4223              0.0000     0.5304 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0380   -0.0019 &   0.5285 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0437    0.0768 @   0.6053 r
  core/be/n102 (net)                            5      28.1401              0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[61] (net)                28.1401              0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      28.1401              0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  28.1401     0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  28.1401   0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0315   0.0004 @   0.6058 r d 
  data arrival time                                                                    0.6058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0327   0.1931     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.6108     0.0000     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[51] (net)              3.6108              0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5384 f
  core/be/wb_pkt[51] (net)                              3.6108              0.0000     0.5384 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0327    0.0000 &   0.5384 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0391    0.0710 @   0.6095 f
  core/be/n104 (net)                            5      27.9527              0.0000     0.6095 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6095 f
  core/be/be_checker/wb_pkt_i[51] (net)                27.9527              0.0000     0.6095 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6095 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      27.9527              0.0000     0.6095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  27.9527     0.0000     0.6095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  27.9527   0.0000     0.6095 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0282  -0.0023 @   0.6072 f d 
  data arrival time                                                                    0.6072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0325   0.1929     0.5382 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.5201     0.0000     0.5382 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5382 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.5201              0.0000     0.5382 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5382 f
  core/be/wb_pkt[49] (net)                              3.5201              0.0000     0.5382 f
  core/be/icc_place30/INP (NBUFFX8)                               0.0325   -0.0006 &   0.5377 f
  core/be/icc_place30/Z (NBUFFX8)                                 0.0389    0.0711 @   0.6088 f
  core/be/n96 (net)                             5      28.0538              0.0000     0.6088 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6088 f
  core/be/be_checker/wb_pkt_i[49] (net)                28.0538              0.0000     0.6088 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6088 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.0538              0.0000     0.6088 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6088 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.0538     0.0000     0.6088 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6088 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.0538   0.0000     0.6088 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0281  -0.0028 @   0.6060 f d 
  data arrival time                                                                    0.6060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_289_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3583     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)   0.1780   0.0000   0.3583 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/Q (DFFX1)   0.0496   0.2161     0.5744 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (net)     3  11.0803     0.0000     0.5744 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (bsg_dff_width_p415_0)   0.0000     0.5744 f
  core/be/be_calculator/commit_pkt_o[28] (net)         11.0803              0.0000     0.5744 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (bsg_dff_width_p415_0)   0.0000     0.5744 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (net)  11.0803           0.0000     0.5744 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/D (DFFX1)   0.0496   0.0002 &   0.5745 f
  data arrival time                                                                    0.5745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                         0.0134     0.3741
  data required time                                                                   0.3741
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3741
  data arrival time                                                                   -0.5745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_331_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3879     0.3879
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.2390   0.0000   0.3879 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0522   0.2230     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (net)     4  12.2531     0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (bsg_dff_width_p415_0)   0.0000     0.6109 f
  core/be/be_calculator/commit_pkt_o[109] (net)        12.2531              0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (bsg_dff_width_p415_0)   0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (net)  12.2531           0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/D (DFFX1)   0.0522  -0.0011 &   0.6097 f
  data arrival time                                                                    0.6097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                            -0.0048     0.3918
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/CLK (DFFX1)          0.0000     0.3918 r
  library hold time                                                         0.0174     0.4092
  data required time                                                                   0.4092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4092
  data arrival time                                                                   -0.6097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1602   0.0000   0.3847 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0500   0.2148   0.5995 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2  11.2197   0.0000   0.5995 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5995 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)  11.2197            0.0000     0.5995 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5995 f
  core/be/be_checker/dispatch_pkt_o[59] (net)          11.2197              0.0000     0.5995 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5995 f
  core/be/dispatch_pkt[59] (net)                       11.2197              0.0000     0.5995 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5995 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)       11.2197              0.0000     0.5995 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5995 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)  11.2197           0.0000     0.5995 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0500   0.0001 &   0.5996 f
  data arrival time                                                                    0.5996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  clock reconvergence pessimism                                            -0.0039     0.3871
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3871 r
  library hold time                                                         0.0119     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.5996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1617   0.0000    0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0534    0.2173     0.5675 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2  12.7477      0.0000     0.5675 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.5675 f
  core/be/be_calculator/calc_status_o[25] (net)        12.7477              0.0000     0.5675 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.5675 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)  12.7477           0.0000     0.5675 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0534  -0.0037 &   0.5638 f
  data arrival time                                                                    0.5638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0048     0.3520
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3520 r
  library hold time                                                         0.0112     0.3632
  data required time                                                                   0.3632
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3632
  data arrival time                                                                   -0.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3522     0.3522
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0891   0.0000   0.3522 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0407   0.1798     0.5320 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   5.3605     0.0000     0.5320 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5320 r
  core/be/be_calculator/wb_pkt_o[53] (net)              5.3605              0.0000     0.5320 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5320 r
  core/be/wb_pkt[53] (net)                              5.3605              0.0000     0.5320 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0407   -0.0012 &   0.5308 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0427    0.0769 @   0.6077 r
  core/be/n98 (net)                             5      26.0250              0.0000     0.6077 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6077 r
  core/be/be_checker/wb_pkt_i[53] (net)                26.0250              0.0000     0.6077 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6077 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      26.0250              0.0000     0.6077 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6077 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  26.0250     0.0000     0.6077 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6077 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  26.0250   0.0000     0.6077 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0308   0.0000 @   0.6076 r d 
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3589     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1780   0.0000   0.3589 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0589   0.2224     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2  15.1994     0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.5813 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)  15.1994             0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)  15.1994           0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0589  -0.0080 &   0.5733 f
  data arrival time                                                                    0.5733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                         0.0112     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.5733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0891   0.0000   0.3519 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0524   0.2078     0.5597 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.2814     0.0000     0.5597 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5597 f
  core/be/be_calculator/wb_pkt_o[55] (net)             12.2814              0.0000     0.5597 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5597 f
  core/be/wb_pkt[55] (net)                             12.2814              0.0000     0.5597 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5597 f
  core/be/be_checker/wb_pkt_i[55] (net)                12.2814              0.0000     0.5597 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5597 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      12.2814              0.0000     0.5597 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5597 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  12.2814     0.0000     0.5597 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (bsg_dff_width_p68_0)   0.0000   0.5597 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (net)  12.2814   0.0000   0.5597 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/D (DFFX1)   0.0524  -0.0008 &   0.5589 f
  data arrival time                                                                    0.5589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0039     0.3536
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0045     0.3581
  data required time                                                                   0.3581
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3581
  data arrival time                                                                   -0.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1449   0.0000   0.3480 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0489   0.2128   0.5608 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  10.7115   0.0000   0.5608 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5608 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  10.7115           0.0000     0.5608 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.5608 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         10.7115              0.0000     0.5608 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.5608 f
  core/be/dispatch_pkt[229] (net)                      10.7115              0.0000     0.5608 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.5608 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      10.7115              0.0000     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  10.7115            0.0000     0.5608 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0489    0.0001 &   0.5609 f
  data arrival time                                                                    0.5609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0048     0.3490
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.3490 r
  library hold time                                                         0.0111     0.3601
  data required time                                                                   0.3601
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3601
  data arrival time                                                                   -0.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1617   0.0000    0.3505 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0364    0.1854     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.8484      0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5359 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.8484             0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.8484           0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0364   0.0000 &   0.5359 r
  data arrival time                                                                    0.5359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                        -0.0263     0.3351
  data required time                                                                   0.3351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3351
  data arrival time                                                                   -0.5359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0327   0.1931     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.6108     0.0000     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[51] (net)              3.6108              0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5384 f
  core/be/wb_pkt[51] (net)                              3.6108              0.0000     0.5384 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0327    0.0000 &   0.5384 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0391    0.0710 @   0.6095 f
  core/be/n104 (net)                            5      27.9527              0.0000     0.6095 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6095 f
  core/be/be_checker/wb_pkt_i[51] (net)                27.9527              0.0000     0.6095 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6095 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      27.9527              0.0000     0.6095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  27.9527     0.0000     0.6095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  27.9527   0.0000     0.6095 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0283  -0.0028 @   0.6067 f d 
  data arrival time                                                                    0.6067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)   0.1785   0.0000   0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/Q (DFFX1)   0.0512   0.2172     0.5762 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (net)     3  11.7741     0.0000     0.5762 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (bsg_dff_width_p415_0)   0.0000     0.5762 f
  core/be/be_calculator/commit_pkt_o[57] (net)         11.7741              0.0000     0.5762 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (bsg_dff_width_p415_0)   0.0000     0.5762 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (net)  11.7741           0.0000     0.5762 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/D (DFFX1)   0.0512  -0.0005 &   0.5757 f
  data arrival time                                                                    0.5757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3664     0.3664
  clock reconvergence pessimism                                            -0.0048     0.3616
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)          0.0000     0.3616 r
  library hold time                                                         0.0130     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.5757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.1787   0.0000   0.3588 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0523   0.2180     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3  12.2611     0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.5767 f
  core/be/be_calculator/commit_pkt_o[27] (net)         12.2611              0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)  12.2611           0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0523  -0.0023 &   0.5744 f
  data arrival time                                                                    0.5744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  clock reconvergence pessimism                                            -0.0048     0.3605
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.3605 r
  library hold time                                                         0.0127     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.1602   0.0000   0.3836 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0532   0.2170   0.6007 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2  12.6661   0.0000   0.6007 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6007 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)  12.6661            0.0000     0.6007 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.6007 f
  core/be/be_checker/dispatch_pkt_o[60] (net)          12.6661              0.0000     0.6007 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.6007 f
  core/be/dispatch_pkt[60] (net)                       12.6661              0.0000     0.6007 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.6007 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)       12.6661              0.0000     0.6007 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.6007 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)  12.6661           0.0000     0.6007 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0532  -0.0017 &   0.5990 f
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                            -0.0039     0.3866
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.3866 r
  library hold time                                                         0.0112     0.3978
  data required time                                                                   0.3978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3978
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0891   0.0000   0.3496 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0422   0.1808     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   5.9327     0.0000     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5304 r
  core/be/be_calculator/n49 (net)                       5.9327              0.0000     0.5304 r
  core/be/be_calculator/U73/INP (NBUFFX8)                         0.0422   -0.0017 &   0.5286 r
  core/be/be_calculator/U73/Z (NBUFFX8)                           0.0517    0.0812 @   0.6098 r
  core/be/be_calculator/wb_pkt_o[36] (net)      4      43.1345              0.0000     0.6098 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.6098 r
  core/be/wb_pkt[36] (net)                             43.1345              0.0000     0.6098 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6098 r
  core/be/be_checker/wb_pkt_i[36] (net)                43.1345              0.0000     0.6098 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6098 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      43.1345              0.0000     0.6098 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6098 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  43.1345     0.0000     0.6098 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6098 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  43.1345   0.0000     0.6098 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[36] (saed90_64x32_2P)   0.0517  -0.0017 @   0.6081 r d 
  data arrival time                                                                    0.6081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0891   0.0000   0.3530 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0386   0.1784     0.5313 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.6070     0.0000     0.5313 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5313 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.6070              0.0000     0.5313 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5313 r
  core/be/wb_pkt[44] (net)                              4.6070              0.0000     0.5313 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0386   -0.0028 &   0.5286 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0455    0.0782 @   0.6068 r
  core/be/n117 (net)                            5      33.3251              0.0000     0.6068 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6068 r
  core/be/be_checker/wb_pkt_i[44] (net)                33.3251              0.0000     0.6068 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6068 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      33.3251              0.0000     0.6068 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6068 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  33.3251     0.0000     0.6068 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6068 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  33.3251   0.0000     0.6068 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0329   0.0003 @   0.6071 r d 
  data arrival time                                                                    0.6071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1449   0.0000   0.3479 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0495   0.2132   0.5611 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2  10.9808   0.0000   0.5611 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5611 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)  10.9808            0.0000     0.5611 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.5611 f
  core/be/be_checker/dispatch_pkt_o[11] (net)          10.9808              0.0000     0.5611 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.5611 f
  core/be/dispatch_pkt[11] (net)                       10.9808              0.0000     0.5611 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.5611 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)       10.9808              0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)  10.9808           0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0495   0.0003 &   0.5614 f
  data arrival time                                                                    0.5614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0048     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0109     0.3600
  data required time                                                                   0.3600
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3600
  data arrival time                                                                   -0.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0891   0.0000   0.3525 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0381   0.1781     0.5305 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.4331     0.0000     0.5305 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5305 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.4331              0.0000     0.5305 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5305 r
  core/be/wb_pkt[43] (net)                              4.4331              0.0000     0.5305 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0381   -0.0007 &   0.5298 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0457    0.0777 @   0.6075 r
  core/be/n126 (net)                            5      32.2067              0.0000     0.6075 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.6075 r
  core/be/be_checker/wb_pkt_i[43] (net)                32.2067              0.0000     0.6075 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.6075 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.2067              0.0000     0.6075 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.6075 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.2067     0.0000     0.6075 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6075 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.2067   0.0000     0.6075 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0330   0.0010 @   0.6084 r d 
  data arrival time                                                                    0.6084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1449   0.0000   0.3479 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0498   0.2134   0.5613 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3  11.1289   0.0000   0.5613 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5613 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)  11.1289           0.0000     0.5613 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.5613 f
  core/be/be_checker/dispatch_pkt_o[229] (net)         11.1289              0.0000     0.5613 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.5613 f
  core/be/dispatch_pkt[225] (net)                      11.1289              0.0000     0.5613 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.5613 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)      11.1289              0.0000     0.5613 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.5613 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)  11.1289            0.0000     0.5613 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0498    0.0001 &   0.5614 f
  data arrival time                                                                    0.5614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                            -0.0048     0.3490
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.3490 r
  library hold time                                                         0.0108     0.3598
  data required time                                                                   0.3598
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3598
  data arrival time                                                                   -0.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0891   0.0000   0.3496 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0422   0.1808     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   5.9327     0.0000     0.5304 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5304 r
  core/be/be_calculator/n49 (net)                       5.9327              0.0000     0.5304 r
  core/be/be_calculator/U73/INP (NBUFFX8)                         0.0422   -0.0017 &   0.5286 r
  core/be/be_calculator/U73/Z (NBUFFX8)                           0.0517    0.0812 @   0.6098 r
  core/be/be_calculator/wb_pkt_o[36] (net)      4      43.1345              0.0000     0.6098 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.6098 r
  core/be/wb_pkt[36] (net)                             43.1345              0.0000     0.6098 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6098 r
  core/be/be_checker/wb_pkt_i[36] (net)                43.1345              0.0000     0.6098 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6098 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      43.1345              0.0000     0.6098 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6098 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  43.1345     0.0000     0.6098 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6098 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  43.1345   0.0000     0.6098 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[36] (saed90_64x32_2P)   0.0517  -0.0024 @   0.6075 r d 
  data arrival time                                                                    0.6075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3522     0.3522
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0891   0.0000   0.3522 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0407   0.1798     0.5320 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   5.3605     0.0000     0.5320 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5320 r
  core/be/be_calculator/wb_pkt_o[53] (net)              5.3605              0.0000     0.5320 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5320 r
  core/be/wb_pkt[53] (net)                              5.3605              0.0000     0.5320 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0407   -0.0012 &   0.5308 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0427    0.0769 @   0.6077 r
  core/be/n98 (net)                             5      26.0250              0.0000     0.6077 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6077 r
  core/be/be_checker/wb_pkt_i[53] (net)                26.0250              0.0000     0.6077 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6077 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      26.0250              0.0000     0.6077 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6077 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  26.0250     0.0000     0.6077 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6077 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  26.0250   0.0000     0.6077 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0309   0.0000 @   0.6076 r d 
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.2390   0.0000   0.3874 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0530   0.2236     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)     4  12.6381     0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (bsg_dff_width_p415_0)   0.0000     0.6110 f
  core/be/be_calculator/commit_pkt_o[108] (net)        12.6381              0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (bsg_dff_width_p415_0)   0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (net)  12.6381           0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)   0.0530   0.0001 &   0.6112 f
  data arrival time                                                                    0.6112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0048     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                         0.0172     0.4091
  data required time                                                                   0.4091
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4091
  data arrival time                                                                   -0.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0891   0.0000   0.3525 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0381   0.1781     0.5305 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.4331     0.0000     0.5305 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5305 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.4331              0.0000     0.5305 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5305 r
  core/be/wb_pkt[43] (net)                              4.4331              0.0000     0.5305 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0381   -0.0007 &   0.5298 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0457    0.0777 @   0.6075 r
  core/be/n126 (net)                            5      32.2067              0.0000     0.6075 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.6075 r
  core/be/be_checker/wb_pkt_i[43] (net)                32.2067              0.0000     0.6075 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.6075 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.2067              0.0000     0.6075 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.6075 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.2067     0.0000     0.6075 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6075 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.2067   0.0000     0.6075 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0331   0.0004 @   0.6079 r d 
  data arrival time                                                                    0.6079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1448   0.0000   0.3472 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0521   0.2150   0.5622 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2  12.1411   0.0000   0.5622 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5622 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)  12.1411            0.0000     0.5622 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.5622 f
  core/be/be_checker/dispatch_pkt_o[17] (net)          12.1411              0.0000     0.5622 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.5622 f
  core/be/dispatch_pkt[17] (net)                       12.1411              0.0000     0.5622 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.5622 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)       12.1411              0.0000     0.5622 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.5622 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)  12.1411           0.0000     0.5622 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0521   0.0004 &   0.5626 f
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  clock reconvergence pessimism                                            -0.0048     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0103     0.3603
  data required time                                                                   0.3603
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3603
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0891   0.0000   0.3529 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0395   0.1790     0.5319 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   4.9492     0.0000     0.5319 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5319 r
  core/be/be_calculator/wb_pkt_o[39] (net)              4.9492              0.0000     0.5319 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5319 r
  core/be/wb_pkt[39] (net)                              4.9492              0.0000     0.5319 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0395    0.0001 &   0.5320 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0460    0.0788 @   0.6108 r
  core/be/n119 (net)                            5      34.6043              0.0000     0.6108 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.6108 r
  core/be/be_checker/wb_pkt_i[39] (net)                34.6043              0.0000     0.6108 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.6108 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      34.6043              0.0000     0.6108 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.6108 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  34.6043     0.0000     0.6108 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6108 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  34.6043   0.0000     0.6108 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0332  -0.0014 @   0.6094 r d 
  data arrival time                                                                    0.6094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1449   0.0000   0.3480 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0507   0.2140   0.5621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3  11.5219   0.0000   0.5621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)  11.5219           0.0000     0.5621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.5621 f
  core/be/be_checker/dispatch_pkt_o[232] (net)         11.5219              0.0000     0.5621 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.5621 f
  core/be/dispatch_pkt[228] (net)                      11.5219              0.0000     0.5621 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.5621 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)      11.5219              0.0000     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)  11.5219            0.0000     0.5621 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0507    0.0002 &   0.5622 f
  data arrival time                                                                    0.5622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0048     0.3488
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.3488 r
  library hold time                                                         0.0107     0.3595
  data required time                                                                   0.3595
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3595
  data arrival time                                                                   -0.5622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.1780   0.0000   0.3586 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0563   0.2206     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3  14.0397     0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.5793 f
  core/be/be_calculator/commit_pkt_o[29] (net)         14.0397              0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)  14.0397           0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0563  -0.0044 &   0.5749 f
  data arrival time                                                                    0.5749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  clock reconvergence pessimism                                            -0.0048     0.3603
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.3603 r
  library hold time                                                         0.0118     0.3721
  data required time                                                                   0.3721
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3721
  data arrival time                                                                   -0.5749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0656   0.2163     0.5616 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.1634     0.0000     0.5616 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5616 f
  core/be/be_calculator/wb_pkt_o[45] (net)             18.1634              0.0000     0.5616 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5616 f
  core/be/wb_pkt[45] (net)                             18.1634              0.0000     0.5616 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5616 f
  core/be/be_checker/wb_pkt_i[45] (net)                18.1634              0.0000     0.5616 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5616 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.1634              0.0000     0.5616 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5616 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.1634     0.0000     0.5616 f
  core/be/be_checker/scheduler/int_regfile/U238/INP (NBUFFX2)     0.0656   -0.0100 &   0.5516 f
  core/be/be_checker/scheduler/int_regfile/U238/Z (NBUFFX2)       0.0412    0.0670     0.6186 f
  core/be/be_checker/scheduler/int_regfile/n120 (net)     2  17.2122        0.0000     0.6186 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6186 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.2122   0.0000     0.6186 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0412  -0.0088 &   0.6098 f d 
  data arrival time                                                                    0.6098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3523     0.3523
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0891   0.0000   0.3523 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0398   0.1792     0.5315 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   5.0524     0.0000     0.5315 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5315 r
  core/be/be_calculator/wb_pkt_o[42] (net)              5.0524              0.0000     0.5315 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5315 r
  core/be/wb_pkt[42] (net)                              5.0524              0.0000     0.5315 r
  core/be/icc_place49/INP (NBUFFX8)                               0.0398    0.0001 &   0.5316 r
  core/be/icc_place49/Z (NBUFFX8)                                 0.0463    0.0788 @   0.6104 r
  core/be/n115 (net)                            5      34.5403              0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[42] (net)                34.5403              0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      34.5403              0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  34.5403     0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  34.5403   0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0334  -0.0005 @   0.6098 r d 
  data arrival time                                                                    0.6098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)   0.1786   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/Q (DFFX1)   0.0613   0.2239     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_o[151] (net)     3  16.2778     0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_o[151] (bsg_dff_width_p415_0)   0.0000     0.5834 f
  core/be/be_calculator/commit_pkt_o[56] (net)         16.2778              0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_i[234] (bsg_dff_width_p415_0)   0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_i[234] (net)  16.2778           0.0000     0.5834 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/D (DFFX1)   0.0613  -0.0082 &   0.5752 f
  data arrival time                                                                    0.5752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3664     0.3664
  clock reconvergence pessimism                                            -0.0048     0.3616
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)          0.0000     0.3616 r
  library hold time                                                         0.0106     0.3722
  data required time                                                                   0.3722
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3722
  data arrival time                                                                   -0.5752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1617   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0387   0.1869     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   4.6703     0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5376 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   4.6703    0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   4.6703           0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0387   0.0001 &   0.5376 r
  data arrival time                                                                    0.5376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                        -0.0270     0.3345
  data required time                                                                   0.3345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3345
  data arrival time                                                                   -0.5376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3452     0.3452
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0891   0.0000   0.3452 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0579   0.1901     0.5352 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3  11.8435     0.0000     0.5352 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5352 r
  core/be/be_calculator/wb_pkt_o[50] (net)             11.8435              0.0000     0.5352 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5352 r
  core/be/wb_pkt[50] (net)                             11.8435              0.0000     0.5352 r
  core/be/icc_place87/INP (NBUFFX8)                               0.0579   -0.0019 &   0.5333 r
  core/be/icc_place87/Z (NBUFFX8)                                 0.0410    0.0796 @   0.6129 r
  core/be/n185 (net)                            3      19.9074              0.0000     0.6129 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6129 r
  core/be/be_checker/wb_pkt_i[50] (net)                19.9074              0.0000     0.6129 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6129 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      19.9074              0.0000     0.6129 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6129 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  19.9074     0.0000     0.6129 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6129 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  19.9074   0.0000     0.6129 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0296  -0.0027 @   0.6102 r d 
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0891   0.0000   0.3463 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0659   0.2166     0.5628 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  18.3224     0.0000     0.5628 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5628 f
  core/be/be_calculator/wb_pkt_o[41] (net)             18.3224              0.0000     0.5628 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5628 f
  core/be/wb_pkt[41] (net)                             18.3224              0.0000     0.5628 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5628 f
  core/be/be_checker/wb_pkt_i[41] (net)                18.3224              0.0000     0.5628 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5628 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      18.3224              0.0000     0.5628 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5628 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  18.3224     0.0000     0.5628 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (bsg_dff_width_p68_0)   0.0000   0.5628 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (net)  18.3224   0.0000   0.5628 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/D (DFFX1)   0.0659  -0.0040 &   0.5588 f
  data arrival time                                                                    0.5588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  clock reconvergence pessimism                                            -0.0039     0.3536
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0020     0.3556
  data required time                                                                   0.3556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3556
  data arrival time                                                                   -0.5588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1786   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0578   0.1998     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  11.8513     0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.5592 r
  core/be/be_calculator/commit_pkt_o[100] (net)        11.8513              0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  11.8513           0.0000     0.5592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0578   0.0001 &   0.5593 r
  data arrival time                                                                    0.5593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  clock reconvergence pessimism                                            -0.0048     0.3886
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.3886 r
  library hold time                                                        -0.0326     0.3560
  data required time                                                                   0.3560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3560
  data arrival time                                                                   -0.5593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3523     0.3523
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0891   0.0000   0.3523 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0398   0.1792     0.5315 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   5.0524     0.0000     0.5315 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5315 r
  core/be/be_calculator/wb_pkt_o[42] (net)              5.0524              0.0000     0.5315 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5315 r
  core/be/wb_pkt[42] (net)                              5.0524              0.0000     0.5315 r
  core/be/icc_place49/INP (NBUFFX8)                               0.0398    0.0001 &   0.5316 r
  core/be/icc_place49/Z (NBUFFX8)                                 0.0463    0.0788 @   0.6104 r
  core/be/n115 (net)                            5      34.5403              0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[42] (net)                34.5403              0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      34.5403              0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  34.5403     0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  34.5403   0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0335  -0.0010 @   0.6093 r d 
  data arrival time                                                                    0.6093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)   0.1786   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/Q (DFFX1)   0.0633   0.2251     0.5845 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (net)     3  17.1222     0.0000     0.5845 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (bsg_dff_width_p415_0)   0.0000     0.5845 f
  core/be/be_calculator/commit_pkt_o[61] (net)         17.1222              0.0000     0.5845 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (bsg_dff_width_p415_0)   0.0000     0.5845 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (net)  17.1222           0.0000     0.5845 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/D (DFFX1)   0.0633  -0.0092 &   0.5754 f
  data arrival time                                                                    0.5754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0102     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0656   0.2163     0.5616 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.1634     0.0000     0.5616 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5616 f
  core/be/be_calculator/wb_pkt_o[45] (net)             18.1634              0.0000     0.5616 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5616 f
  core/be/wb_pkt[45] (net)                             18.1634              0.0000     0.5616 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5616 f
  core/be/be_checker/wb_pkt_i[45] (net)                18.1634              0.0000     0.5616 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5616 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.1634              0.0000     0.5616 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5616 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.1634     0.0000     0.5616 f
  core/be/be_checker/scheduler/int_regfile/U238/INP (NBUFFX2)     0.0656   -0.0100 &   0.5516 f
  core/be/be_checker/scheduler/int_regfile/U238/Z (NBUFFX2)       0.0412    0.0670     0.6186 f
  core/be/be_checker/scheduler/int_regfile/n120 (net)     2  17.2122        0.0000     0.6186 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6186 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.2122   0.0000     0.6186 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0412  -0.0092 &   0.6094 f d 
  data arrival time                                                                    0.6094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.2390   0.0000   0.3874 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0572   0.2264     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  14.4570     0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.6137 f
  core/be/be_calculator/commit_pkt_o[101] (net)        14.4570              0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  14.4570           0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0572  -0.0010 &   0.6128 f
  data arrival time                                                                    0.6128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0048     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                         0.0163     0.4090
  data required time                                                                   0.4090
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4090
  data arrival time                                                                   -0.6128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3528     0.3528
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1620    0.0000     0.3528 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0326    0.1829     0.5357 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.4900        0.0000     0.5357 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5357 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.4900              0.0000     0.5357 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5357 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.4900              0.0000     0.5357 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0326    0.0000 &   0.5358 r
  data arrival time                                                                    0.5358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3569
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3569 r
  library hold time                                                        -0.0250     0.3320
  data required time                                                                   0.3320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3320
  data arrival time                                                                   -0.5358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1448   0.0000   0.3461 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0561   0.2177   0.5638 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2  13.9369   0.0000   0.5638 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5638 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)  13.9369            0.0000     0.5638 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.5638 f
  core/be/be_checker/dispatch_pkt_o[21] (net)          13.9369              0.0000     0.5638 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.5638 f
  core/be/dispatch_pkt[21] (net)                       13.9369              0.0000     0.5638 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.5638 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)       13.9369              0.0000     0.5638 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.5638 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)  13.9369           0.0000     0.5638 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0561  -0.0007 &   0.5631 f
  data arrival time                                                                    0.5631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  clock reconvergence pessimism                                            -0.0048     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0093     0.3593
  data required time                                                                   0.3593
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3593
  data arrival time                                                                   -0.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3527     0.3527
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0891   0.0000   0.3527 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0602   0.2130     0.5658 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3  15.7790     0.0000     0.5658 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5658 f
  core/be/be_calculator/wb_pkt_o[59] (net)             15.7790              0.0000     0.5658 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5658 f
  core/be/wb_pkt[59] (net)                             15.7790              0.0000     0.5658 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5658 f
  core/be/be_checker/wb_pkt_i[59] (net)                15.7790              0.0000     0.5658 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5658 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      15.7790              0.0000     0.5658 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5658 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  15.7790     0.0000     0.5658 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[59] (bsg_dff_width_p68_0)   0.0000   0.5658 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[59] (net)  15.7790   0.0000   0.5658 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_59_/D (DFFX1)   0.0602  -0.0052 &   0.5606 f
  data arrival time                                                                    0.5606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0039     0.3536
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_59_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0031     0.3567
  data required time                                                                   0.3567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3567
  data arrival time                                                                   -0.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3452     0.3452
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0891   0.0000   0.3452 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0579   0.1901     0.5352 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3  11.8435     0.0000     0.5352 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5352 r
  core/be/be_calculator/wb_pkt_o[50] (net)             11.8435              0.0000     0.5352 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5352 r
  core/be/wb_pkt[50] (net)                             11.8435              0.0000     0.5352 r
  core/be/icc_place87/INP (NBUFFX8)                               0.0579   -0.0019 &   0.5333 r
  core/be/icc_place87/Z (NBUFFX8)                                 0.0410    0.0796 @   0.6129 r
  core/be/n185 (net)                            3      19.9074              0.0000     0.6129 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6129 r
  core/be/be_checker/wb_pkt_i[50] (net)                19.9074              0.0000     0.6129 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6129 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      19.9074              0.0000     0.6129 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6129 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  19.9074     0.0000     0.6129 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6129 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  19.9074   0.0000     0.6129 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0296  -0.0032 @   0.6097 r d 
  data arrival time                                                                    0.6097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1447   0.0000   0.3471 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0323   0.1814     0.5285 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.3901     0.0000     0.5285 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5285 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.3901          0.0000     0.5285 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5285 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.3901           0.0000     0.5285 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0323   0.0000 &   0.5285 r
  data arrival time                                                                    0.5285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0048     0.3489
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3489 r
  library hold time                                                        -0.0246     0.3243
  data required time                                                                   0.3243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3243
  data arrival time                                                                   -0.5285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0754   0.1994     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3  18.4964     0.0000     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[38] (net)             18.4964              0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5447 r
  core/be/wb_pkt[38] (net)                             18.4964              0.0000     0.5447 r
  core/be/icc_place91/INP (NBUFFX8)                               0.0754   -0.0090 &   0.5356 r
  core/be/icc_place91/Z (NBUFFX8)                                 0.0448    0.0861 @   0.6217 r
  core/be/n189 (net)                            3      27.4169              0.0000     0.6217 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6217 r
  core/be/be_checker/wb_pkt_i[38] (net)                27.4169              0.0000     0.6217 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6217 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      27.4169              0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  27.4169     0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  27.4169   0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0324  -0.0105 @   0.6112 r d 
  data arrival time                                                                    0.6112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0891   0.0000   0.3525 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0346   0.1947     0.5472 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.4289     0.0000     0.5472 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5472 f
  core/be/be_calculator/wb_pkt_o[62] (net)              4.4289              0.0000     0.5472 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5472 f
  core/be/wb_pkt[62] (net)                              4.4289              0.0000     0.5472 f
  core/be/icc_place34/INP (NBUFFX8)                               0.0346    0.0000 &   0.5472 f
  core/be/icc_place34/Z (NBUFFX8)                                 0.0393    0.0714 @   0.6187 f
  core/be/n100 (net)                            5      27.7512              0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[62] (net)                27.7512              0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      27.7512              0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  27.7512     0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  27.7512   0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0284  -0.0073 @   0.6114 f d 
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1781   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0590   0.2224     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2  15.2205     0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5818 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)  15.2205             0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)  15.2205           0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0590  -0.0045 &   0.5773 f
  data arrival time                                                                    0.5773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0112     0.3727
  data required time                                                                   0.3727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3727
  data arrival time                                                                   -0.5773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)   0.1780   0.0000   0.3584 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/Q (DFFX1)   0.0537   0.2188     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (net)     3  12.8637     0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (bsg_dff_width_p415_0)   0.0000     0.5773 f
  core/be/be_calculator/commit_pkt_o[30] (net)         12.8637              0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (bsg_dff_width_p415_0)   0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (net)  12.8637           0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/D (DFFX1)   0.0537   0.0001 &   0.5774 f
  data arrival time                                                                    0.5774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  clock reconvergence pessimism                                            -0.0048     0.3604
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)          0.0000     0.3604 r
  library hold time                                                         0.0124     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.5774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0891   0.0000   0.3529 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0395   0.1790     0.5319 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   4.9492     0.0000     0.5319 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5319 r
  core/be/be_calculator/wb_pkt_o[39] (net)              4.9492              0.0000     0.5319 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5319 r
  core/be/wb_pkt[39] (net)                              4.9492              0.0000     0.5319 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0395    0.0001 &   0.5320 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0460    0.0788 @   0.6108 r
  core/be/n119 (net)                            5      34.6043              0.0000     0.6108 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.6108 r
  core/be/be_checker/wb_pkt_i[39] (net)                34.6043              0.0000     0.6108 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.6108 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      34.6043              0.0000     0.6108 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.6108 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  34.6043     0.0000     0.6108 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6108 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  34.6043   0.0000     0.6108 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0333  -0.0004 @   0.6104 r d 
  data arrival time                                                                    0.6104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)   0.1786   0.0000   0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/Q (DFFX1)   0.0645   0.2259     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (net)     3  17.6549     0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (bsg_dff_width_p415_0)   0.0000     0.5852 f
  core/be/be_calculator/commit_pkt_o[55] (net)         17.6549              0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (bsg_dff_width_p415_0)   0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (net)  17.6549           0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/D (DFFX1)   0.0645  -0.0090 &   0.5762 f
  data arrival time                                                                    0.5762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0100     0.3715
  data required time                                                                   0.3715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3715
  data arrival time                                                                   -0.5762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0331    0.1819     0.5293 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.6538      0.0000     0.5293 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5293 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.6538   0.0000     0.5293 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5293 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.6538           0.0000     0.5293 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0331   0.0000 &   0.5293 r
  data arrival time                                                                    0.5293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3493 r
  library hold time                                                        -0.0248     0.3244
  data required time                                                                   0.3244
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3244
  data arrival time                                                                   -0.5293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1622   0.0000   0.3550 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0578   0.2203   0.5753 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  14.6747   0.0000   0.5753 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5753 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  14.6747           0.0000     0.5753 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.5753 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         14.6747              0.0000     0.5753 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.5753 f
  core/be/dispatch_pkt[218] (net)                      14.6747              0.0000     0.5753 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.5753 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      14.6747              0.0000     0.5753 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.5753 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  14.6747            0.0000     0.5753 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0578   -0.0038 &   0.5715 f
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.3563 r
  library hold time                                                         0.0103     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0891   0.0000   0.3453 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0754   0.1994     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3  18.4964     0.0000     0.5447 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[38] (net)             18.4964              0.0000     0.5447 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5447 r
  core/be/wb_pkt[38] (net)                             18.4964              0.0000     0.5447 r
  core/be/icc_place91/INP (NBUFFX8)                               0.0754   -0.0090 &   0.5356 r
  core/be/icc_place91/Z (NBUFFX8)                                 0.0448    0.0861 @   0.6217 r
  core/be/n189 (net)                            3      27.4169              0.0000     0.6217 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6217 r
  core/be/be_checker/wb_pkt_i[38] (net)                27.4169              0.0000     0.6217 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6217 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      27.4169              0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  27.4169     0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  27.4169   0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0324  -0.0109 @   0.6108 r d 
  data arrival time                                                                    0.6108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1621   0.0000   0.3530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0318   0.1824     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.1843     0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5354 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.1843              0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.1843           0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0318   0.0000 &   0.5354 r
  data arrival time                                                                    0.5354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3549 r
  library hold time                                                        -0.0247     0.3301
  data required time                                                                   0.3301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3301
  data arrival time                                                                   -0.5354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1622    0.0000     0.3551 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0318    0.1824     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.1869        0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5375 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.1869              0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.1869             0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0318    0.0000 &   0.5375 r
  data arrival time                                                                    0.5375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3617     0.3617
  clock reconvergence pessimism                                            -0.0048     0.3569
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3569 r
  library hold time                                                        -0.0247     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.5375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)   0.2391   0.0000   0.3880 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/Q (DFFX1)   0.0570   0.2262     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (net)     3  14.3704     0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (bsg_dff_width_p415_0)   0.0000     0.6142 f
  core/be/be_calculator/commit_pkt_o[58] (net)         14.3704              0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (bsg_dff_width_p415_0)   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (net)  14.3704           0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/D (DFFX1)   0.0570  -0.0025 &   0.6117 f
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                            -0.0048     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)          0.0000     0.3900 r
  library hold time                                                         0.0163     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1621   0.0000     0.3531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0318    0.1824     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.2034       0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5355 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.2034              0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.2034            0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0318    0.0000 &   0.5355 r
  data arrival time                                                                    0.5355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  clock reconvergence pessimism                                            -0.0048     0.3547
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3547 r
  library hold time                                                        -0.0247     0.3300
  data required time                                                                   0.3300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3300
  data arrival time                                                                   -0.5355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1647   0.0000   0.3495 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0318   0.1826   0.5322 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   2.1940   0.0000   0.5322 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5322 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   2.1940       0.0000     0.5322 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5322 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   2.1940   0.0000   0.5322 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0318   0.0000 &   0.5322 r
  data arrival time                                                                    0.5322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0048     0.3513
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3513 r
  library hold time                                                        -0.0248     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.5322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0891   0.0000   0.3500 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0407   0.1798     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   5.3629     0.0000     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.5297 r
  core/be/be_calculator/n53 (net)                       5.3629              0.0000     0.5297 r
  core/be/be_calculator/U10/INP (NBUFFX8)                         0.0407    0.0001 &   0.5298 r
  core/be/be_calculator/U10/Z (NBUFFX8)                           0.0517    0.0806 @   0.6105 r
  core/be/be_calculator/wb_pkt_o[24] (net)      4      42.6623              0.0000     0.6105 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.6105 r
  core/be/wb_pkt[24] (net)                             42.6623              0.0000     0.6105 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.6105 r
  core/be/be_checker/wb_pkt_i[24] (net)                42.6623              0.0000     0.6105 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.6105 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      42.6623              0.0000     0.6105 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.6105 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  42.6623     0.0000     0.6105 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6105 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  42.6623   0.0000     0.6105 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[24] (saed90_64x32_2P)   0.0517   0.0021 @   0.6126 r d 
  data arrival time                                                                    0.6126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1622    0.0000     0.3550 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0322    0.1827     0.5377 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.3349        0.0000     0.5377 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5377 r
  core/be/be_calculator/exc_stage_r[9] (net)            2.3349              0.0000     0.5377 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5377 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.3349             0.0000     0.5377 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0322    0.0000 &   0.5377 r
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3616     0.3616
  clock reconvergence pessimism                                            -0.0048     0.3568
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3568 r
  library hold time                                                        -0.0248     0.3320
  data required time                                                                   0.3320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3320
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_292_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/Q (DFFX1)   0.0572   0.2212     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (net)     3  14.4204     0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (bsg_dff_width_p415_0)   0.0000     0.5799 f
  core/be/be_calculator/commit_pkt_o[31] (net)         14.4204              0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (bsg_dff_width_p415_0)   0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (net)  14.4204           0.0000     0.5799 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/D (DFFX1)   0.0572  -0.0019 &   0.5780 f
  data arrival time                                                                    0.5780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  clock reconvergence pessimism                                            -0.0048     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/CLK (DFFX1)          0.0000     0.3606 r
  library hold time                                                         0.0116     0.3722
  data required time                                                                   0.3722
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3722
  data arrival time                                                                   -0.5780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.1781   0.0000   0.3596 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0633   0.2251     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3  17.1248     0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/commit_pkt_o[24] (net)         17.1248              0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)  17.1248           0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0633  -0.0072 &   0.5775 f
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0102     0.3716
  data required time                                                                   0.3716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3716
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1622   0.0000     0.3546 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0323    0.1827     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.3674       0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5373 r
  core/be/be_calculator/exc_stage_r[13] (net)           2.3674              0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.3674             0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0323    0.0000 &   0.5373 r
  data arrival time                                                                    0.5373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3611     0.3611
  clock reconvergence pessimism                                            -0.0048     0.3563
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3563 r
  library hold time                                                        -0.0249     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.5373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1622   0.0000     0.3549 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0321    0.1826     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.3129       0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5375 r
  core/be/be_calculator/exc_stage_r[14] (net)           2.3129              0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.3129             0.0000     0.5375 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0321    0.0000 &   0.5376 r
  data arrival time                                                                    0.5376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3565 r
  library hold time                                                        -0.0248     0.3317
  data required time                                                                   0.3317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3317
  data arrival time                                                                   -0.5376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.1648   0.0000   0.3521 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0866   0.2384 @   0.5905 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (net)     3  27.7286     0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (bsg_dff_width_p415_0)   0.0000     0.5905 f
  core/be/be_calculator/commit_pkt_o[44] (net)         27.7286              0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (bsg_dff_width_p415_0)   0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (net)  27.7286           0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/D (DFFX1)   0.0866  -0.0013 @   0.5892 f
  data arrival time                                                                    0.5892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                            -0.0019     0.3758
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)          0.0000     0.3758 r
  library hold time                                                         0.0074     0.3832
  data required time                                                                   0.3832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3832
  data arrival time                                                                   -0.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1647   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0322   0.1828   0.5324 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   2.3210   0.0000   0.5324 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5324 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   2.3210      0.0000     0.5324 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5324 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   2.3210   0.0000   0.5324 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0322   0.0000 &   0.5325 r
  data arrival time                                                                    0.5325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  clock reconvergence pessimism                                            -0.0048     0.3512
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3512 r
  library hold time                                                        -0.0249     0.3264
  data required time                                                                   0.3264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3264
  data arrival time                                                                   -0.5325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1621   0.0000    0.3529 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0328    0.1831     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.5559      0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5359 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.5559              0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.5559           0.0000     0.5359 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0328   0.0000 &   0.5360 r
  data arrival time                                                                    0.5360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3549 r
  library hold time                                                        -0.0250     0.3298
  data required time                                                                   0.3298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3298
  data arrival time                                                                   -0.5360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0891   0.0000   0.3500 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0407   0.1798     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   5.3629     0.0000     0.5297 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.5297 r
  core/be/be_calculator/n53 (net)                       5.3629              0.0000     0.5297 r
  core/be/be_calculator/U10/INP (NBUFFX8)                         0.0407    0.0001 &   0.5298 r
  core/be/be_calculator/U10/Z (NBUFFX8)                           0.0517    0.0806 @   0.6105 r
  core/be/be_calculator/wb_pkt_o[24] (net)      4      42.6623              0.0000     0.6105 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.6105 r
  core/be/wb_pkt[24] (net)                             42.6623              0.0000     0.6105 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.6105 r
  core/be/be_checker/wb_pkt_i[24] (net)                42.6623              0.0000     0.6105 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.6105 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      42.6623              0.0000     0.6105 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.6105 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  42.6623     0.0000     0.6105 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6105 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  42.6623   0.0000     0.6105 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[24] (saed90_64x32_2P)   0.0517   0.0015 @   0.6120 r d 
  data arrival time                                                                    0.6120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1622    0.0000     0.3550 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0330    0.1832     0.5382 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.6148        0.0000     0.5382 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5382 r
  core/be/be_calculator/exc_stage_r[2] (net)            2.6148              0.0000     0.5382 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5382 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.6148              0.0000     0.5382 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0330    0.0000 &   0.5382 r
  data arrival time                                                                    0.5382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  clock reconvergence pessimism                                            -0.0048     0.3570
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3570 r
  library hold time                                                        -0.0251     0.3319
  data required time                                                                   0.3319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3319
  data arrival time                                                                   -0.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1780   0.0000    0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0594    0.2227     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2  15.4174      0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5822 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)  15.4174             0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)  15.4174           0.0000     0.5822 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0594  -0.0039 &   0.5783 f
  data arrival time                                                                    0.5783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  clock reconvergence pessimism                                            -0.0048     0.3609
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3609 r
  library hold time                                                         0.0111     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1448   0.0000    0.3474 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0346    0.1829     0.5303 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.2176      0.0000     0.5303 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5303 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.2176    0.0000     0.5303 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5303 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.2176           0.0000     0.5303 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0346   0.0000 &   0.5303 r
  data arrival time                                                                    0.5303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3492
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                        -0.0253     0.3239
  data required time                                                                   0.3239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3239
  data arrival time                                                                   -0.5303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1780   0.0000    0.3586 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0325    0.1841     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.4274      0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5427 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.4274              0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.4274           0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0325   0.0000 &   0.5427 r
  data arrival time                                                                    0.5427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                        -0.0252     0.3363
  data required time                                                                   0.3363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3363
  data arrival time                                                                   -0.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0891   0.0000   0.3525 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0346   0.1947     0.5472 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.4289     0.0000     0.5472 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5472 f
  core/be/be_calculator/wb_pkt_o[62] (net)              4.4289              0.0000     0.5472 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5472 f
  core/be/wb_pkt[62] (net)                              4.4289              0.0000     0.5472 f
  core/be/icc_place34/INP (NBUFFX8)                               0.0346    0.0000 &   0.5472 f
  core/be/icc_place34/Z (NBUFFX8)                                 0.0393    0.0714 @   0.6187 f
  core/be/n100 (net)                            5      27.7512              0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[62] (net)                27.7512              0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      27.7512              0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  27.7512     0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  27.7512   0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0284  -0.0064 @   0.6122 f d 
  data arrival time                                                                    0.6122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1780   0.0000    0.3586 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0327    0.1842     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.4916      0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5428 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.4916              0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.4916           0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0327   0.0000 &   0.5428 r
  data arrival time                                                                    0.5428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                        -0.0252     0.3363
  data required time                                                                   0.3363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3363
  data arrival time                                                                   -0.5428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1618   0.0000    0.3504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0327    0.1830     0.5334 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.5205      0.0000     0.5334 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5334 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.5205              0.0000     0.5334 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5334 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.5205           0.0000     0.5334 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0327   0.0000 &   0.5334 r
  data arrival time                                                                    0.5334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0048     0.3518
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3518 r
  library hold time                                                        -0.0250     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_66_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_24_/CLK (DFFX1)      0.1702    0.0000     0.3581 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_24_/Q (DFFX1)        0.0360    0.2054     0.5635 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[24] (net)     2   5.0966           0.0000     0.5635 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[24] (bsg_dff_reset_width_p84_0)    0.0000     0.5635 f
  core/fe/pc_gen/pc_if1[24] (net)                       5.0966              0.0000     0.5635 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[66] (bsg_dff_reset_width_p84_0)    0.0000     0.5635 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[66] (net)      5.0966              0.0000     0.5635 f
  core/fe/pc_gen/pc_gen_stage_reg/U42/IN1 (AND2X1)                0.0360   -0.0009 &   0.5626 f
  core/fe/pc_gen/pc_gen_stage_reg/U42/Q (AND2X1)                  0.0259    0.0505     0.6132 f
  core/fe/pc_gen/pc_gen_stage_reg/n134 (net)     1      2.3100              0.0000     0.6132 f
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_66_/D (DFFX1)        0.0259    0.0000 &   0.6132 f
  data arrival time                                                                    0.6132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0019     0.3871
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_66_/CLK (DFFX1)                0.0000     0.3871 r
  library hold time                                                         0.0194     0.4066
  data required time                                                                   0.4066
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4066
  data arrival time                                                                   -0.6132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1648   0.0000   0.3521 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0330   0.1834   0.5355 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.6144   0.0000   0.5355 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5355 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.6144       0.0000     0.5355 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5355 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.6144   0.0000   0.5355 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0330   0.0000 &   0.5355 r
  data arrival time                                                                    0.5355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                            -0.0048     0.3540
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3540 r
  library hold time                                                        -0.0251     0.3289
  data required time                                                                   0.3289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3289
  data arrival time                                                                   -0.5355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1647   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0331    0.1835     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.6688      0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5329 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.6688              0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.6688           0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0331   0.0000 &   0.5329 r
  data arrival time                                                                    0.5329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0048     0.3513
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3513 r
  library hold time                                                        -0.0251     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.5329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0319   0.1837     0.5425 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.2180     0.0000     0.5425 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5425 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.2180   0.0000     0.5425 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5425 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.2180           0.0000     0.5425 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0319   0.0000 &   0.5425 r
  data arrival time                                                                    0.5425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  clock reconvergence pessimism                                            -0.0048     0.3608
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3608 r
  library hold time                                                        -0.0250     0.3358
  data required time                                                                   0.3358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3358
  data arrival time                                                                   -0.5425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1648   0.0000   0.3519 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0328   0.1833   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.5409   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.5409      0.0000     0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.5409   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0328   0.0000 &   0.5352 r
  data arrival time                                                                    0.5352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                            -0.0048     0.3534
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                        -0.0250     0.3284
  data required time                                                                   0.3284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3284
  data arrival time                                                                   -0.5352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1622   0.0000   0.3550 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0500   0.2150   0.5701 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  11.2373   0.0000   0.5701 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5701 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  11.2373             0.0000     0.5701 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_02_0)     0.0000     0.5701 f
  core/be/be_checker/dispatch_pkt_o[1] (net)           11.2373              0.0000     0.5701 f
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_02_0)             0.0000     0.5701 f
  core/be/dispatch_pkt[1] (net)                        11.2373              0.0000     0.5701 f
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_02_0)       0.0000     0.5701 f
  core/be/be_calculator/dispatch_pkt_i[1] (net)        11.2373              0.0000     0.5701 f
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.5701 f
  core/be/be_calculator/reservation_reg/data_i[1] (net)  11.2373            0.0000     0.5701 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0500   -0.0033 &   0.5668 f
  data arrival time                                                                    0.5668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3492 r
  library hold time                                                         0.0108     0.3600
  data required time                                                                   0.3600
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3600
  data arrival time                                                                   -0.5668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1780   0.0000    0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0320    0.1838     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.2410      0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5427 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.2410              0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.2410           0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0320   0.0000 &   0.5428 r
  data arrival time                                                                    0.5428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                        -0.0250     0.3359
  data required time                                                                   0.3359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3359
  data arrival time                                                                   -0.5428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1648   0.0000    0.3509 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0334    0.1836     0.5346 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.7498      0.0000     0.5346 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5346 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.7498              0.0000     0.5346 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5346 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.7498           0.0000     0.5346 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0334   0.0000 &   0.5346 r
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0048     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                        -0.0252     0.3277
  data required time                                                                   0.3277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3277
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1621    0.0000     0.3530 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0352    0.1846     0.5376 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   3.4024        0.0000     0.5376 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5376 r
  core/be/be_calculator/exc_stage_r[8] (net)            3.4024              0.0000     0.5376 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5376 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   3.4024             0.0000     0.5376 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0352    0.0000 &   0.5377 r
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0048     0.3565
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3565 r
  library hold time                                                        -0.0257     0.3308
  data required time                                                                   0.3308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3308
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.0891   0.0000   0.3501 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0335   0.1938     0.5439 f
  core/be/be_calculator/comp_stage_reg/data_o[220] (net)     1   3.9516     0.0000     0.5439 f
  core/be/be_calculator/comp_stage_reg/data_o[220] (bsg_dff_width_p320_0)   0.0000     0.5439 f
  core/be/be_calculator/n52 (net)                       3.9516              0.0000     0.5439 f
  core/be/be_calculator/U11/INP (NBUFFX8)                         0.0335    0.0000 &   0.5439 f
  core/be/be_calculator/U11/Z (NBUFFX8)                           0.0476    0.0748 @   0.6187 f
  core/be/be_calculator/wb_pkt_o[28] (net)      4      43.3062              0.0000     0.6187 f
  core/be/be_calculator/wb_pkt_o[28] (bp_be_calculator_top_02_0)            0.0000     0.6187 f
  core/be/wb_pkt[28] (net)                             43.3062              0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[28] (bp_be_checker_top_02_0)                  0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[28] (net)                43.3062              0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[28] (bp_be_scheduler_02_0)          0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[28] (net)      43.3062              0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (bp_be_regfile_02_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (net)  43.3062     0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (net)  43.3062   0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[28] (saed90_64x32_2P)   0.0476  -0.0049 @   0.6138 f d 
  data arrival time                                                                    0.6138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1647   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0332    0.1835     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.6853      0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5329 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.6853              0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.6853           0.0000     0.5329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0332   0.0000 &   0.5329 r
  data arrival time                                                                    0.5329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  clock reconvergence pessimism                                            -0.0048     0.3512
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3512 r
  library hold time                                                        -0.0252     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.5329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1622   0.0000    0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0330    0.1832     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.6355      0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5376 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.6355    0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.6355            0.0000     0.5376 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0330    0.0000 &   0.5376 r
  data arrival time                                                                    0.5376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  clock reconvergence pessimism                                            -0.0048     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3557 r
  library hold time                                                        -0.0251     0.3306
  data required time                                                                   0.3306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3306
  data arrival time                                                                   -0.5376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1675   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0334    0.1839     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.7715      0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5412 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.7715              0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.7715           0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0334   0.0000 &   0.5412 r
  data arrival time                                                                    0.5412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  clock reconvergence pessimism                                            -0.0048     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3595 r
  library hold time                                                        -0.0253     0.3342
  data required time                                                                   0.3342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3342
  data arrival time                                                                   -0.5412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0319   0.1837     0.5424 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.2221     0.0000     0.5424 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5424 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.2221   0.0000     0.5424 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5424 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.2221           0.0000     0.5424 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0319   0.0000 &   0.5424 r
  data arrival time                                                                    0.5424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  clock reconvergence pessimism                                            -0.0048     0.3604
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3604 r
  library hold time                                                        -0.0250     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.5424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1648   0.0000   0.3520 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0334   0.1837   0.5357 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   2.7818   0.0000   0.5357 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5357 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   2.7818       0.0000     0.5357 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5357 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   2.7818   0.0000   0.5357 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0334   0.0000 &   0.5357 r
  data arrival time                                                                    0.5357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                            -0.0048     0.3540
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3540 r
  library hold time                                                        -0.0252     0.3287
  data required time                                                                   0.3287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3287
  data arrival time                                                                   -0.5357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)   0.1780   0.0000   0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/Q (DFFX1)   0.0679   0.2052     0.5647 r
  core/be/be_calculator/calc_stage_reg/data_o[157] (net)     3  15.6886     0.0000     0.5647 r
  core/be/be_calculator/calc_stage_reg/data_o[157] (bsg_dff_width_p415_0)   0.0000     0.5647 r
  core/be/be_calculator/commit_pkt_o[62] (net)         15.6886              0.0000     0.5647 r
  core/be/be_calculator/calc_stage_reg/data_i[240] (bsg_dff_width_p415_0)   0.0000     0.5647 r
  core/be/be_calculator/calc_stage_reg/data_i[240] (net)  15.6886           0.0000     0.5647 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/D (DFFX1)   0.0679  -0.0027 &   0.5620 r
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                            -0.0048     0.3899
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)          0.0000     0.3899 r
  library hold time                                                        -0.0349     0.3550
  data required time                                                                   0.3550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3550
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1617   0.0000    0.3504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0337    0.1836     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   2.8766      0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5340 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   2.8766    0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   2.8766           0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0337   0.0000 &   0.5341 r
  data arrival time                                                                    0.5341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0048     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3523 r
  library hold time                                                        -0.0253     0.3270
  data required time                                                                   0.3270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3270
  data arrival time                                                                   -0.5341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1780   0.0000   0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0320   0.1838     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.2566     0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5428 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.2566   0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.2566           0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0320   0.0000 &   0.5428 r
  data arrival time                                                                    0.5428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                        -0.0250     0.3357
  data required time                                                                   0.3357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3357
  data arrival time                                                                   -0.5428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1780   0.0000    0.3581 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0326    0.1842     0.5423 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.4699      0.0000     0.5423 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5423 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.4699              0.0000     0.5423 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5423 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.4699           0.0000     0.5423 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0326   0.0000 &   0.5423 r
  data arrival time                                                                    0.5423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  clock reconvergence pessimism                                            -0.0048     0.3603
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3603 r
  library hold time                                                        -0.0252     0.3351
  data required time                                                                   0.3351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3351
  data arrival time                                                                   -0.5423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)   0.1786   0.0000   0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)   0.0660   0.2268     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)     3  18.3339     0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (bsg_dff_width_p415_0)   0.0000     0.5858 f
  core/be/be_calculator/commit_pkt_o[63] (net)         18.3339              0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (bsg_dff_width_p415_0)   0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (net)  18.3339           0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)   0.0660  -0.0073 &   0.5784 f
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0097     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1647   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0337    0.1838     0.5333 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.8649      0.0000     0.5333 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5333 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.8649              0.0000     0.5333 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5333 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.8649           0.0000     0.5333 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0337   0.0000 &   0.5333 r
  data arrival time                                                                    0.5333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0048     0.3514
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3514 r
  library hold time                                                        -0.0253     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1449   0.0000   0.3484 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0342   0.1826     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   3.0629     0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5310 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   3.0629          0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   3.0629           0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0342   0.0000 &   0.5310 r
  data arrival time                                                                    0.5310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0048     0.3489
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3489 r
  library hold time                                                        -0.0252     0.3237
  data required time                                                                   0.3237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3237
  data arrival time                                                                   -0.5310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1651   0.0000   0.3858 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0341   0.1841     0.5699 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   3.0110     0.0000     0.5699 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5699 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   3.0110          0.0000     0.5699 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5699 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   3.0110           0.0000     0.5699 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0341   0.0000 &   0.5699 r
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                            -0.0039     0.3880
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3880 r
  library hold time                                                        -0.0254     0.3625
  data required time                                                                   0.3625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3625
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.0891   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0322   0.1742     0.5191 r
  core/be/be_calculator/comp_stage_reg/data_o[120] (net)     1   2.3247     0.0000     0.5191 r
  core/be/be_calculator/comp_stage_reg/data_o[120] (bsg_dff_width_p320_0)   0.0000     0.5191 r
  core/be/be_calculator/comp_stage_r_1__56_ (net)       2.3247              0.0000     0.5191 r
  core/be/be_calculator/comp_stage_mux/data0_i[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5191 r
  core/be/be_calculator/comp_stage_mux/data0_i[184] (net)   2.3247          0.0000     0.5191 r
  core/be/be_calculator/comp_stage_mux/U57/INP (NBUFFX2)          0.0322    0.0000 &   0.5191 r
  core/be/be_calculator/comp_stage_mux/U57/Z (NBUFFX2)            0.0315    0.0531     0.5723 r
  core/be/be_calculator/comp_stage_mux/data_o[184] (net)     3   8.4906     0.0000     0.5723 r
  core/be/be_calculator/comp_stage_mux/data_o[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5723 r
  core/be/be_calculator/comp_stage_n[120] (net)         8.4906              0.0000     0.5723 r
  core/be/be_calculator/comp_stage_reg/data_i[184] (bsg_dff_width_p320_0)   0.0000     0.5723 r
  core/be/be_calculator/comp_stage_reg/data_i[184] (net)   8.4906           0.0000     0.5723 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/D (DFFX1)   0.0315   0.0001 &   0.5724 r
  data arrival time                                                                    0.5724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3935     0.3935
  clock reconvergence pessimism                                            -0.0039     0.3896
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3896 r
  library hold time                                                        -0.0246     0.3650
  data required time                                                                   0.3650
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3650
  data arrival time                                                                   -0.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1675   0.0000    0.3575 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0339    0.1842     0.5417 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.9293      0.0000     0.5417 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5417 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.9293              0.0000     0.5417 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5417 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.9293           0.0000     0.5417 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0339   0.0000 &   0.5417 r
  data arrival time                                                                    0.5417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  clock reconvergence pessimism                                            -0.0048     0.3597
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3597 r
  library hold time                                                        -0.0254     0.3343
  data required time                                                                   0.3343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3343
  data arrival time                                                                   -0.5417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1786   0.0000    0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0326    0.1842     0.5435 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.4581      0.0000     0.5435 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5435 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.4581              0.0000     0.5435 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5435 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.4581           0.0000     0.5435 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0326   0.0000 &   0.5435 r
  data arrival time                                                                    0.5435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  clock reconvergence pessimism                                            -0.0048     0.3612
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                        -0.0252     0.3360
  data required time                                                                   0.3360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3360
  data arrival time                                                                   -0.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.0891   0.0000   0.3501 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0335   0.1938     0.5439 f
  core/be/be_calculator/comp_stage_reg/data_o[220] (net)     1   3.9516     0.0000     0.5439 f
  core/be/be_calculator/comp_stage_reg/data_o[220] (bsg_dff_width_p320_0)   0.0000     0.5439 f
  core/be/be_calculator/n52 (net)                       3.9516              0.0000     0.5439 f
  core/be/be_calculator/U11/INP (NBUFFX8)                         0.0335    0.0000 &   0.5439 f
  core/be/be_calculator/U11/Z (NBUFFX8)                           0.0476    0.0748 @   0.6187 f
  core/be/be_calculator/wb_pkt_o[28] (net)      4      43.3062              0.0000     0.6187 f
  core/be/be_calculator/wb_pkt_o[28] (bp_be_calculator_top_02_0)            0.0000     0.6187 f
  core/be/wb_pkt[28] (net)                             43.3062              0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[28] (bp_be_checker_top_02_0)                  0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[28] (net)                43.3062              0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[28] (bp_be_scheduler_02_0)          0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[28] (net)      43.3062              0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (bp_be_regfile_02_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (net)  43.3062     0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (net)  43.3062   0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[28] (saed90_64x32_2P)   0.0476  -0.0055 @   0.6132 f d 
  data arrival time                                                                    0.6132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1953   0.0000   0.3689 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0333   0.1860   0.5549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.7053   0.0000   0.5549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5549 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.7053      0.0000     0.5549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.7053   0.0000   0.5549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0333   0.0000 &   0.5549 r
  data arrival time                                                                    0.5549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0029     0.3731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3731 r
  library hold time                                                        -0.0257     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.5549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1648   0.0000   0.3513 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0337   0.1839   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.8619   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.8619       0.0000     0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.8619   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0337   0.0000 &   0.5352 r
  data arrival time                                                                    0.5352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                            -0.0048     0.3530
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                        -0.0253     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.5352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[4] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[5] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[6] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[7] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[2] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[3] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[1] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/dcache/v_tv_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_mem/dcache/v_tv_r_reg/CLK (DFFX1)                    0.0792    0.0000     0.3569 r
  core/be/be_mem/dcache/v_tv_r_reg/Q (DFFX1)                      0.0409    0.1982     0.5551 f
  core/be/be_mem/dcache/v_tv_r (net)            2       7.1163              0.0000     0.5551 f
  core/be/be_mem/dcache/icc_place412/INP (NBUFFX8)                0.0409    0.0001 &   0.5552 f
  core/be/be_mem/dcache/icc_place412/Z (NBUFFX8)                  0.0435    0.0751 @   0.6304 f
  core/be/be_mem/dcache/n1532 (net)             9      36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.6304 f
  core/be/be_mem/dcache/stat_mem/data_i[0] (net)       36.8687              0.0000     0.6304 f
  core/be/be_mem/dcache/stat_mem/macro_mem/I1[0] (saed90_16x64_1P_bit)   0.0317   0.0027 @   0.6330 f d 
  data arrival time                                                                    0.6330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0021     0.3755
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.3755 r
  library hold time                                                         0.0500     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1618   0.0000    0.3501 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0347    0.1843     0.5344 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   3.2201      0.0000     0.5344 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5344 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        3.2201              0.0000     0.5344 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5344 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   3.2201            0.0000     0.5344 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0347    0.0000 &   0.5344 r
  data arrival time                                                                    0.5344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0048     0.3522
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3522 r
  library hold time                                                        -0.0256     0.3267
  data required time                                                                   0.3267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3267
  data arrival time                                                                   -0.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1648   0.0000    0.3511 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0344    0.1843     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   3.1288      0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5354 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   3.1288              0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   3.1288           0.0000     0.5354 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0344   0.0000 &   0.5354 r
  data arrival time                                                                    0.5354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                            -0.0048     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                        -0.0255     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.5354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1955   0.0000   0.3707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0325   0.1856   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.4404   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.4404      0.0000     0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.4404   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0325   0.0000 &   0.5563 r
  data arrival time                                                                    0.5563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0029     0.3739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3739 r
  library hold time                                                        -0.0255     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.5563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1955   0.0000   0.3721 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0320   0.1852   0.5572 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.2341   0.0000   0.5572 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5572 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.2341      0.0000     0.5572 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5572 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.2341   0.0000   0.5572 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0320   0.0000 &   0.5572 r
  data arrival time                                                                    0.5572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                            -0.0029     0.3747
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3747 r
  library hold time                                                        -0.0253     0.3494
  data required time                                                                   0.3494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3494
  data arrival time                                                                   -0.5572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1669   0.0000    0.3574 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0342    0.1844     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.0405      0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5418 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.0405              0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.0405           0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0342   0.0000 &   0.5418 r
  data arrival time                                                                    0.5418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  clock reconvergence pessimism                                            -0.0048     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3594 r
  library hold time                                                        -0.0255     0.3339
  data required time                                                                   0.3339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3339
  data arrival time                                                                   -0.5418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1622   0.0000    0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0341    0.1840     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   3.0310      0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5379 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   3.0310    0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   3.0310            0.0000     0.5379 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0341    0.0000 &   0.5379 r
  data arrival time                                                                    0.5379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0048     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3554 r
  library hold time                                                        -0.0254     0.3300
  data required time                                                                   0.3300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3300
  data arrival time                                                                   -0.5379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1670   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0359    0.1855     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.6582      0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5428 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.6582              0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.6582           0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0359  -0.0015 &   0.5413 r
  data arrival time                                                                    0.5413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  clock reconvergence pessimism                                            -0.0048     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3594 r
  library hold time                                                        -0.0260     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.5413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1621    0.0000     0.3530 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0347    0.1843     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   3.2283        0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5373 r
  core/be/be_calculator/exc_stage_r[3] (net)            3.2283              0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   3.2283              0.0000     0.5373 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0347    0.0000 &   0.5373 r
  data arrival time                                                                    0.5373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3549 r
  library hold time                                                        -0.0256     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.5373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1673   0.0000    0.3575 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0343    0.1845     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   3.0803      0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5420 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   3.0803              0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   3.0803           0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0343   0.0000 &   0.5420 r
  data arrival time                                                                    0.5420

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  clock reconvergence pessimism                                            -0.0048     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3595 r
  library hold time                                                        -0.0255     0.3340
  data required time                                                                   0.3340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3340
  data arrival time                                                                   -0.5420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1954   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0330   0.1859   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.6161   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.6161      0.0000     0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.6161   0.0000   0.5563 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0330   0.0000 &   0.5563 r
  data arrival time                                                                    0.5563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0029     0.3738
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3738 r
  library hold time                                                        -0.0256     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.5563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.2390   0.0000   0.3874 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0631   0.2301     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  17.0620     0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.6174 f
  core/be/be_calculator/commit_pkt_o[97] (net)         17.0620              0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  17.0620           0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0631  -0.0021 &   0.6153 f
  data arrival time                                                                    0.6153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3970     0.3970
  clock reconvergence pessimism                                            -0.0048     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.3923 r
  library hold time                                                         0.0150     0.4073
  data required time                                                                   0.4073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4073
  data arrival time                                                                   -0.6153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.0891   0.0000   0.3451 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0331   0.1748     0.5199 r
  core/be/be_calculator/comp_stage_reg/data_o[124] (net)     1   2.6461     0.0000     0.5199 r
  core/be/be_calculator/comp_stage_reg/data_o[124] (bsg_dff_width_p320_0)   0.0000     0.5199 r
  core/be/be_calculator/comp_stage_r_1__60_ (net)       2.6461              0.0000     0.5199 r
  core/be/be_calculator/comp_stage_mux/data0_i[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5199 r
  core/be/be_calculator/comp_stage_mux/data0_i[188] (net)   2.6461          0.0000     0.5199 r
  core/be/be_calculator/comp_stage_mux/U61/INP (NBUFFX2)          0.0331    0.0000 &   0.5199 r
  core/be/be_calculator/comp_stage_mux/U61/Z (NBUFFX2)            0.0309    0.0529     0.5728 r
  core/be/be_calculator/comp_stage_mux/data_o[188] (net)     3   7.9925     0.0000     0.5728 r
  core/be/be_calculator/comp_stage_mux/data_o[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5728 r
  core/be/be_calculator/comp_stage_n[124] (net)         7.9925              0.0000     0.5728 r
  core/be/be_calculator/comp_stage_reg/data_i[188] (bsg_dff_width_p320_0)   0.0000     0.5728 r
  core/be/be_calculator/comp_stage_reg/data_i[188] (net)   7.9925           0.0000     0.5728 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/D (DFFX1)   0.0309   0.0001 &   0.5729 r
  data arrival time                                                                    0.5729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3931     0.3931
  clock reconvergence pessimism                                            -0.0039     0.3892
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/CLK (DFFX1)          0.0000     0.3892 r
  library hold time                                                        -0.0245     0.3648
  data required time                                                                   0.3648
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3648
  data arrival time                                                                   -0.5729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/CLK (DFFX1)   0.1447   0.0000   0.3462 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/Q (DFFX1)   0.0816   0.2337   0.5798 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[96] (net)     7  25.2629   0.0000   0.5798 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[96] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5798 f
  core/be/be_checker/scheduler/dispatch_pkt_o[248] (net)  25.2629           0.0000     0.5798 f
  core/be/be_checker/scheduler/dispatch_pkt_o[248] (bp_be_scheduler_02_0)   0.0000     0.5798 f
  core/be/be_checker/dispatch_pkt_o[248] (net)         25.2629              0.0000     0.5798 f
  core/be/be_checker/dispatch_pkt_o[248] (bp_be_checker_top_02_0)           0.0000     0.5798 f
  core/be/dispatch_pkt[244] (net)                      25.2629              0.0000     0.5798 f
  core/be/be_calculator/dispatch_pkt_i[248] (bp_be_calculator_top_02_0)     0.0000     0.5798 f
  core/be/be_calculator/dispatch_pkt_i[248] (net)      25.2629              0.0000     0.5798 f
  core/be/be_calculator/reservation_reg/data_i[248] (bsg_dff_width_p295_0)   0.0000    0.5798 f
  core/be/be_calculator/reservation_reg/data_i[248] (net)  25.2629          0.0000     0.5798 f
  core/be/be_calculator/reservation_reg/data_r_reg_248_/D (DFFX1)   0.0816  -0.0032 &   0.5767 f
  data arrival time                                                                    0.5767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/reservation_reg/data_r_reg_248_/CLK (DFFX1)         0.0000     0.3614 r
  library hold time                                                         0.0071     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.5767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1622   0.0000    0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0341    0.1839     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.0145      0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5382 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.0145    0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.0145            0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0341    0.0000 &   0.5382 r
  data arrival time                                                                    0.5382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0048     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3554 r
  library hold time                                                        -0.0254     0.3300
  data required time                                                                   0.3300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3300
  data arrival time                                                                   -0.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.2390   0.0000   0.3871 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0617   0.2292     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)     4  16.4436     0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (bsg_dff_width_p415_0)   0.0000     0.6163 f
  core/be/be_calculator/commit_pkt_o[104] (net)        16.4436              0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (bsg_dff_width_p415_0)   0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (net)  16.4436           0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/D (DFFX1)   0.0617   0.0004 &   0.6167 f
  data arrival time                                                                    0.6167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0048     0.3931
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                         0.0153     0.4084
  data required time                                                                   0.4084
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4084
  data arrival time                                                                   -0.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1963   0.0000   0.3720 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0323   0.1855   0.5575 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.3598   0.0000   0.5575 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5575 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.3598      0.0000     0.5575 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5575 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.3598   0.0000   0.5575 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0323   0.0000 &   0.5575 r
  data arrival time                                                                    0.5575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0029     0.3746
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3746 r
  library hold time                                                        -0.0254     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1954   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0336   0.1862   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.8138   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.8138       0.0000     0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.8138   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0336   0.0000 &   0.5565 r
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0029     0.3739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3739 r
  library hold time                                                        -0.0257     0.3481
  data required time                                                                   0.3481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3481
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3497     0.3497
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1647   0.0000    0.3497 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0348    0.1846     0.5343 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.2601      0.0000     0.5343 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5343 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.2601              0.0000     0.5343 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5343 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.2601           0.0000     0.5343 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0348   0.0000 &   0.5343 r
  data arrival time                                                                    0.5343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3564     0.3564
  clock reconvergence pessimism                                            -0.0048     0.3516
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3516 r
  library hold time                                                        -0.0256     0.3259
  data required time                                                                   0.3259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3259
  data arrival time                                                                   -0.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1963   0.0000   0.3724 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0324   0.1855   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.3903   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.3903      0.0000     0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.3903   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0324   0.0000 &   0.5580 r
  data arrival time                                                                    0.5580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                            -0.0029     0.3750
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3750 r
  library hold time                                                        -0.0254     0.3495
  data required time                                                                   0.3495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3495
  data arrival time                                                                   -0.5580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1954   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0326   0.1856   0.5559 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.4601   0.0000   0.5559 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5559 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.4601       0.0000     0.5559 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5559 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.4601   0.0000   0.5559 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0326   0.0000 &   0.5559 r
  data arrival time                                                                    0.5559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0029     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                        -0.0255     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)   0.1785   0.0000   0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)   0.0751   0.2089     0.5682 r
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)     3  18.4121     0.0000     0.5682 r
  core/be/be_calculator/calc_stage_reg/data_o[160] (bsg_dff_width_p415_0)   0.0000     0.5682 r
  core/be/be_calculator/commit_pkt_o[65] (net)         18.4121              0.0000     0.5682 r
  core/be/be_calculator/calc_stage_reg/data_i[243] (bsg_dff_width_p415_0)   0.0000     0.5682 r
  core/be/be_calculator/calc_stage_reg/data_i[243] (net)  18.4121           0.0000     0.5682 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)   0.0751  -0.0063 &   0.5619 r
  data arrival time                                                                    0.5619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3944     0.3944
  clock reconvergence pessimism                                            -0.0048     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)          0.0000     0.3896 r
  library hold time                                                        -0.0363     0.3534
  data required time                                                                   0.3534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3534
  data arrival time                                                                   -0.5619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1787   0.0000    0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0341    0.1852     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.9961      0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5442 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.9961              0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.9961           0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0341   0.0000 &   0.5442 r
  data arrival time                                                                    0.5442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                        -0.0256     0.3357
  data required time                                                                   0.3357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3357
  data arrival time                                                                   -0.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1786   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0338    0.1851     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.9138      0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5445 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.9138              0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.9138           0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0338   0.0000 &   0.5445 r
  data arrival time                                                                    0.5445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                        -0.0256     0.3359
  data required time                                                                   0.3359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3359
  data arrival time                                                                   -0.5445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1955   0.0000   0.3708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0333   0.1861   0.5568 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.7131   0.0000   0.5568 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5568 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.7131      0.0000     0.5568 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5568 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.7131   0.0000   0.5568 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0333   0.0000 &   0.5569 r
  data arrival time                                                                    0.5569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0029     0.3739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3739 r
  library hold time                                                        -0.0257     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.5569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1785   0.0000    0.3591 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0338    0.1850     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.8883      0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5441 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.8883              0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.8883           0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0338   0.0000 &   0.5441 r
  data arrival time                                                                    0.5441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                        -0.0255     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.5441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3727     0.3727
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1956   0.0000   0.3727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0328   0.1858   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.5489   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.5489      0.0000     0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.5489   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0328   0.0000 &   0.5585 r
  data arrival time                                                                    0.5585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  clock reconvergence pessimism                                            -0.0029     0.3753
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3753 r
  library hold time                                                        -0.0255     0.3498
  data required time                                                                   0.3498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3498
  data arrival time                                                                   -0.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1785   0.0000    0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0340    0.1851     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.9635      0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5442 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.9635              0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.9635           0.0000     0.5442 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0340   0.0000 &   0.5442 r
  data arrival time                                                                    0.5442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                        -0.0256     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0891   0.0000   0.3517 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0320   0.1925     0.5442 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3123     0.0000     0.5442 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5442 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3123              0.0000     0.5442 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5442 f
  core/be/wb_pkt[58] (net)                              3.3123              0.0000     0.5442 f
  core/be/icc_place21/INP (NBUFFX8)                               0.0320    0.0000 &   0.5442 f
  core/be/icc_place21/Z (NBUFFX8)                                 0.0392    0.0709 @   0.6152 f
  core/be/n87 (net)                             5      28.2515              0.0000     0.6152 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6152 f
  core/be/be_checker/wb_pkt_i[58] (net)                28.2515              0.0000     0.6152 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6152 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      28.2515              0.0000     0.6152 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6152 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  28.2515     0.0000     0.6152 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6152 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  28.2515   0.0000     0.6152 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0283   0.0005 @   0.6157 f d 
  data arrival time                                                                    0.6157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1963   0.0000   0.3718 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0333   0.1862   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.7326   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.7326      0.0000     0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.7326   0.0000   0.5580 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0333   0.0000 &   0.5580 r
  data arrival time                                                                    0.5580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  clock reconvergence pessimism                                            -0.0029     0.3749
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3749 r
  library hold time                                                        -0.0257     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0891   0.0000   0.3521 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0353   0.1952     0.5473 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   4.7009     0.0000     0.5473 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5473 f
  core/be/be_calculator/wb_pkt_o[40] (net)              4.7009              0.0000     0.5473 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5473 f
  core/be/wb_pkt[40] (net)                              4.7009              0.0000     0.5473 f
  core/be/icc_place50/INP (NBUFFX8)                               0.0353   -0.0007 &   0.5466 f
  core/be/icc_place50/Z (NBUFFX8)                                 0.0420    0.0738 @   0.6205 f
  core/be/n116 (net)                            5      36.0882              0.0000     0.6205 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.6205 f
  core/be/be_checker/wb_pkt_i[40] (net)                36.0882              0.0000     0.6205 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.6205 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      36.0882              0.0000     0.6205 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.6205 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  36.0882     0.0000     0.6205 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6205 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  36.0882   0.0000     0.6205 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0303  -0.0047 @   0.6158 f d 
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1780   0.0000    0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0340    0.1852     0.5438 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.9903      0.0000     0.5438 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5438 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.9903              0.0000     0.5438 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5438 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.9903           0.0000     0.5438 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0340   0.0000 &   0.5438 r
  data arrival time                                                                    0.5438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                        -0.0256     0.3350
  data required time                                                                   0.3350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3350
  data arrival time                                                                   -0.5438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1621   0.0000    0.3530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0353    0.1847     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.4535      0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5377 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.4535    0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.4535           0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0353   0.0000 &   0.5377 r
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                            -0.0048     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3546 r
  library hold time                                                        -0.0258     0.3289
  data required time                                                                   0.3289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3289
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1787   0.0000    0.3588 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0341    0.1852     0.5440 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.9968      0.0000     0.5440 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5440 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.9968              0.0000     0.5440 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5440 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.9968           0.0000     0.5440 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0341   0.0000 &   0.5440 r
  data arrival time                                                                    0.5440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  clock reconvergence pessimism                                            -0.0048     0.3608
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3608 r
  library hold time                                                        -0.0256     0.3351
  data required time                                                                   0.3351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3351
  data arrival time                                                                   -0.5440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0325    0.1829     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.4341      0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5364 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.4341    0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.4341            0.0000     0.5364 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0325    0.0000 &   0.5364 r
  data arrival time                                                                    0.5364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0048     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3525 r
  library hold time                                                        -0.0249     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.5364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0343   0.1854     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   3.1013     0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5441 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   3.1013   0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   3.1013           0.0000     0.5441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0343   0.0000 &   0.5441 r
  data arrival time                                                                    0.5441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  clock reconvergence pessimism                                            -0.0048     0.3609
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3609 r
  library hold time                                                        -0.0257     0.3352
  data required time                                                                   0.3352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3352
  data arrival time                                                                   -0.5441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0326    0.1829     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.4588      0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5365 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.4588    0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.4588           0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0326   0.0000 &   0.5365 r
  data arrival time                                                                    0.5365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0048     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                        -0.0249     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.5365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1780   0.0000    0.3595 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0342    0.1853     0.5447 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.0564      0.0000     0.5447 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5447 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.0564              0.0000     0.5447 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5447 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.0564           0.0000     0.5447 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0342   0.0000 &   0.5448 r
  data arrival time                                                                    0.5448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3663     0.3663
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                        -0.0257     0.3358
  data required time                                                                   0.3358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3358
  data arrival time                                                                   -0.5448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1673   0.0000    0.3575 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0353    0.1851     0.5426 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.4402      0.0000     0.5426 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5426 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.4402              0.0000     0.5426 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5426 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.4402           0.0000     0.5426 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0353   0.0000 &   0.5427 r
  data arrival time                                                                    0.5427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  clock reconvergence pessimism                                            -0.0048     0.3595
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3595 r
  library hold time                                                        -0.0258     0.3337
  data required time                                                                   0.3337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3337
  data arrival time                                                                   -0.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0891   0.0000   0.3502 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0337   0.1939     0.5441 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   4.0220     0.0000     0.5441 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.5441 f
  core/be/be_calculator/n51 (net)                       4.0220              0.0000     0.5441 f
  core/be/be_calculator/U12/INP (NBUFFX8)                         0.0337    0.0000 &   0.5441 f
  core/be/be_calculator/U12/Z (NBUFFX8)                           0.0467    0.0746 @   0.6187 f
  core/be/be_calculator/wb_pkt_o[30] (net)      4      42.2218              0.0000     0.6187 f
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.6187 f
  core/be/wb_pkt[30] (net)                             42.2218              0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[30] (net)                42.2218              0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      42.2218              0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  42.2218     0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  42.2218   0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[30] (saed90_64x32_2P)   0.0467  -0.0027 @   0.6160 f d 
  data arrival time                                                                    0.6160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0891   0.0000   0.3503 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0331   0.1934     0.5437 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.7718     0.0000     0.5437 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5437 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.7718              0.0000     0.5437 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5437 f
  core/be/wb_pkt[63] (net)                              3.7718              0.0000     0.5437 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0331    0.0000 &   0.5437 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0401    0.0714 @   0.6151 f
  core/be/n122 (net)                            5      29.1992              0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[63] (net)                29.1992              0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.1992              0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.1992     0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.1992   0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0290   0.0010 @   0.6160 f d 
  data arrival time                                                                    0.6160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1622   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0608   0.2222   0.5766 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3  16.0142   0.0000   0.5766 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5766 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)  16.0142           0.0000     0.5766 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_02_0)   0.0000     0.5766 f
  core/be/be_checker/dispatch_pkt_o[223] (net)         16.0142              0.0000     0.5766 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_02_0)           0.0000     0.5766 f
  core/be/dispatch_pkt[219] (net)                      16.0142              0.0000     0.5766 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_02_0)     0.0000     0.5766 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)      16.0142              0.0000     0.5766 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.5766 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)  16.0142            0.0000     0.5766 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0608   -0.0017 &   0.5749 f
  data arrival time                                                                    0.5749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3610     0.3610
  clock reconvergence pessimism                                            -0.0048     0.3562
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.3562 r
  library hold time                                                         0.0095     0.3658
  data required time                                                                   0.3658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3658
  data arrival time                                                                   -0.5749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1780   0.0000    0.3596 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0344    0.1854     0.5450 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.1297      0.0000     0.5450 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5450 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.1297              0.0000     0.5450 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5450 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.1297           0.0000     0.5450 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0344   0.0000 &   0.5450 r
  data arrival time                                                                    0.5450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3664     0.3664
  clock reconvergence pessimism                                            -0.0048     0.3616
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3616 r
  library hold time                                                        -0.0257     0.3359
  data required time                                                                   0.3359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3359
  data arrival time                                                                   -0.5450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1670   0.0000    0.3579 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0355    0.1853     0.5431 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   3.5409      0.0000     0.5431 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5431 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    3.5409              0.0000     0.5431 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5431 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   3.5409           0.0000     0.5431 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0355   0.0000 &   0.5432 r
  data arrival time                                                                    0.5432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                            -0.0048     0.3599
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3599 r
  library hold time                                                        -0.0259     0.3340
  data required time                                                                   0.3340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3340
  data arrival time                                                                   -0.5432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3727     0.3727
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1956   0.0000   0.3727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0332   0.1860   0.5586 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.6665   0.0000   0.5586 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5586 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.6665      0.0000     0.5586 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5586 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.6665   0.0000   0.5586 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0332   0.0000 &   0.5587 r
  data arrival time                                                                    0.5587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                            -0.0029     0.3751
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3751 r
  library hold time                                                        -0.0256     0.3495
  data required time                                                                   0.3495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3495
  data arrival time                                                                   -0.5587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1787   0.0000   0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0341   0.1852     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.0056     0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5445 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.0056   0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.0056           0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0341   0.0000 &   0.5445 r
  data arrival time                                                                    0.5445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                        -0.0256     0.3353
  data required time                                                                   0.3353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3353
  data arrival time                                                                   -0.5445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1787   0.0000    0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0339    0.1851     0.5443 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.9262      0.0000     0.5443 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5443 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.9262   0.0000     0.5443 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5443 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.9262           0.0000     0.5443 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0339   0.0000 &   0.5444 r
  data arrival time                                                                    0.5444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                        -0.0256     0.3352
  data required time                                                                   0.3352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3352
  data arrival time                                                                   -0.5444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3725     0.3725
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1963   0.0000   0.3725 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0331   0.1860   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.6276   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.6276      0.0000     0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.6276   0.0000   0.5585 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0331   0.0000 &   0.5585 r
  data arrival time                                                                    0.5585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  clock reconvergence pessimism                                            -0.0029     0.3749
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3749 r
  library hold time                                                        -0.0256     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1955   0.0000   0.3708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0331   0.1859   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.6487   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.6487      0.0000     0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.6487   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0331   0.0000 &   0.5568 r
  data arrival time                                                                    0.5568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3761     0.3761
  clock reconvergence pessimism                                            -0.0029     0.3731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3731 r
  library hold time                                                        -0.0256     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.5568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0891   0.0000   0.3517 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0320   0.1925     0.5442 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3123     0.0000     0.5442 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5442 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3123              0.0000     0.5442 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5442 f
  core/be/wb_pkt[58] (net)                              3.3123              0.0000     0.5442 f
  core/be/icc_place21/INP (NBUFFX8)                               0.0320    0.0000 &   0.5442 f
  core/be/icc_place21/Z (NBUFFX8)                                 0.0392    0.0709 @   0.6152 f
  core/be/n87 (net)                             5      28.2515              0.0000     0.6152 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6152 f
  core/be/be_checker/wb_pkt_i[58] (net)                28.2515              0.0000     0.6152 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6152 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      28.2515              0.0000     0.6152 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6152 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  28.2515     0.0000     0.6152 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6152 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  28.2515   0.0000     0.6152 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0283  -0.0002 @   0.6150 f d 
  data arrival time                                                                    0.6150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3589     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1787   0.0000    0.3589 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0346    0.1856     0.5444 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.1782      0.0000     0.5444 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5444 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.1782              0.0000     0.5444 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5444 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.1782           0.0000     0.5444 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0346   0.0000 &   0.5444 r
  data arrival time                                                                    0.5444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  clock reconvergence pessimism                                            -0.0048     0.3610
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3610 r
  library hold time                                                        -0.0258     0.3352
  data required time                                                                   0.3352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3352
  data arrival time                                                                   -0.5444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_22_/CLK (DFFX1)      0.1702    0.0000     0.3580 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_22_/Q (DFFX1)        0.0376    0.2067     0.5648 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[22] (net)     2   5.7949           0.0000     0.5648 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[22] (bsg_dff_reset_width_p84_0)    0.0000     0.5648 f
  core/fe/pc_gen/pc_if1[22] (net)                       5.7949              0.0000     0.5648 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[64] (bsg_dff_reset_width_p84_0)    0.0000     0.5648 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[64] (net)      5.7949              0.0000     0.5648 f
  core/fe/pc_gen/pc_gen_stage_reg/U44/IN1 (AND2X1)                0.0376    0.0001 &   0.5649 f
  core/fe/pc_gen/pc_gen_stage_reg/U44/Q (AND2X1)                  0.0260    0.0509     0.6158 f
  core/fe/pc_gen/pc_gen_stage_reg/n130 (net)     1      2.3266              0.0000     0.6158 f
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_64_/D (DFFX1)        0.0260    0.0000 &   0.6158 f
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0019     0.3872
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_64_/CLK (DFFX1)                0.0000     0.3872 r
  library hold time                                                         0.0194     0.4065
  data required time                                                                   0.4065
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4065
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1780   0.0000   0.3587 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0341   0.1852     0.5439 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.0235     0.0000     0.5439 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5439 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.0235   0.0000     0.5439 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5439 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.0235           0.0000     0.5439 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0341   0.0000 &   0.5439 r
  data arrival time                                                                    0.5439

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  clock reconvergence pessimism                                            -0.0048     0.3603
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3603 r
  library hold time                                                        -0.0256     0.3346
  data required time                                                                   0.3346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3346
  data arrival time                                                                   -0.5439
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1786   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0343    0.1854     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   3.0997      0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5448 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   3.0997              0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   3.0997           0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0343   0.0000 &   0.5448 r
  data arrival time                                                                    0.5448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  clock reconvergence pessimism                                            -0.0048     0.3612
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                        -0.0257     0.3355
  data required time                                                                   0.3355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3355
  data arrival time                                                                   -0.5448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/CLK (DFFX1)   0.1448   0.0000   0.3474 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/Q (DFFX1)   0.0603   0.2205   0.5679 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (net)     2  15.7984   0.0000   0.5679 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (net)  15.7984             0.0000     0.5679 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (bp_be_scheduler_02_0)     0.0000     0.5679 f
  core/be/be_checker/dispatch_pkt_o[0] (net)           15.7984              0.0000     0.5679 f
  core/be/be_checker/dispatch_pkt_o[0] (bp_be_checker_top_02_0)             0.0000     0.5679 f
  core/be/dispatch_pkt[0] (net)                        15.7984              0.0000     0.5679 f
  core/be/be_calculator/dispatch_pkt_i[0] (bp_be_calculator_top_02_0)       0.0000     0.5679 f
  core/be/be_calculator/dispatch_pkt_i[0] (net)        15.7984              0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_i[0] (bsg_dff_width_p295_0)    0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_i[0] (net)  15.7984            0.0000     0.5679 f
  core/be/be_calculator/reservation_reg/data_r_reg_0_/D (DFFX1)   0.0603   -0.0010 &   0.5669 f
  data arrival time                                                                    0.5669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                            -0.0048     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3492 r
  library hold time                                                         0.0083     0.3576
  data required time                                                                   0.3576
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3576
  data arrival time                                                                   -0.5669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3524     0.3524
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0891   0.0000   0.3524 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0340   0.1941     0.5465 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   4.1472     0.0000     0.5465 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5465 f
  core/be/be_calculator/wb_pkt_o[61] (net)              4.1472              0.0000     0.5465 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5465 f
  core/be/wb_pkt[61] (net)                              4.1472              0.0000     0.5465 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0340   -0.0018 &   0.5447 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0385    0.0715 @   0.6161 f
  core/be/n102 (net)                            5      27.8306              0.0000     0.6161 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.6161 f
  core/be/be_checker/wb_pkt_i[61] (net)                27.8306              0.0000     0.6161 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.6161 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      27.8306              0.0000     0.6161 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.6161 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  27.8306     0.0000     0.6161 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6161 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  27.8306   0.0000     0.6161 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0278   0.0001 @   0.6163 f d 
  data arrival time                                                                    0.6163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1676   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0356    0.1854     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.5756      0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5427 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.5756              0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.5756           0.0000     0.5427 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0356   0.0000 &   0.5427 r
  data arrival time                                                                    0.5427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  clock reconvergence pessimism                                            -0.0048     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3593 r
  library hold time                                                        -0.0260     0.3334
  data required time                                                                   0.3334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3334
  data arrival time                                                                   -0.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1618   0.0000   0.3501 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0590   0.2210     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3  15.2097     0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.5712 f
  core/be/be_calculator/calc_status_o[38] (net)        15.2097              0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)  15.2097           0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0590   0.0001 &   0.5713 f
  data arrival time                                                                    0.5713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  clock reconvergence pessimism                                            -0.0048     0.3520
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.3520 r
  library hold time                                                         0.0099     0.3619
  data required time                                                                   0.3619
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3619
  data arrival time                                                                   -0.5713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1617   0.0000    0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0357    0.1849     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.5908      0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5356 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.5908    0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.5908           0.0000     0.5356 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0357   0.0000 &   0.5356 r
  data arrival time                                                                    0.5356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  clock reconvergence pessimism                                            -0.0048     0.3521
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3521 r
  library hold time                                                        -0.0259     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.5356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0891   0.0000   0.3529 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0323   0.1928     0.5457 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.4475     0.0000     0.5457 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5457 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.4475              0.0000     0.5457 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5457 f
  core/be/wb_pkt[57] (net)                              3.4475              0.0000     0.5457 f
  core/be/icc_place31/INP (NBUFFX8)                               0.0323    0.0000 &   0.5458 f
  core/be/icc_place31/Z (NBUFFX8)                                 0.0403    0.0715 @   0.6173 f
  core/be/n97 (net)                             5      30.4890              0.0000     0.6173 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6173 f
  core/be/be_checker/wb_pkt_i[57] (net)                30.4890              0.0000     0.6173 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6173 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      30.4890              0.0000     0.6173 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6173 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  30.4890     0.0000     0.6173 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6173 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  30.4890   0.0000     0.6173 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0292  -0.0009 @   0.6164 f d 
  data arrival time                                                                    0.6164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1787   0.0000    0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0340    0.1852     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.9727      0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5445 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.9727   0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.9727           0.0000     0.5445 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0340   0.0000 &   0.5445 r
  data arrival time                                                                    0.5445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  clock reconvergence pessimism                                            -0.0048     0.3607
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3607 r
  library hold time                                                        -0.0256     0.3351
  data required time                                                                   0.3351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3351
  data arrival time                                                                   -0.5445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1955   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0335   0.1862   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.7987   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.7987       0.0000     0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.7987   0.0000   0.5565 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0335   0.0000 &   0.5565 r
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0029     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                        -0.0257     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1670   0.0000    0.3573 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0364    0.1858     0.5432 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.8570      0.0000     0.5432 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5432 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.8570              0.0000     0.5432 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5432 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.8570           0.0000     0.5432 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0364  -0.0006 &   0.5425 r
  data arrival time                                                                    0.5425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  clock reconvergence pessimism                                            -0.0048     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3593 r
  library hold time                                                        -0.0262     0.3331
  data required time                                                                   0.3331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3331
  data arrival time                                                                   -0.5425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1786   0.0000    0.3594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0348    0.1857     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   3.2808      0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5451 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   3.2808              0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   3.2808           0.0000     0.5451 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0348   0.0000 &   0.5451 r
  data arrival time                                                                    0.5451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                        -0.0259     0.3356
  data required time                                                                   0.3356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3356
  data arrival time                                                                   -0.5451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1622   0.0000     0.3549 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0343    0.1840     0.5390 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.0776       0.0000     0.5390 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5390 r
  core/be/be_calculator/exc_stage_r[12] (net)           3.0776              0.0000     0.5390 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5390 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.0776             0.0000     0.5390 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0343    0.0000 &   0.5390 r
  data arrival time                                                                    0.5390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0048     0.3549
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3549 r
  library hold time                                                        -0.0255     0.3294
  data required time                                                                   0.3294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3294
  data arrival time                                                                   -0.5390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1954   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0350   0.1872   0.5574 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   3.3561   0.0000   0.5574 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5574 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   3.3561       0.0000     0.5574 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5574 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   3.3561   0.0000   0.5574 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0350   0.0000 &   0.5575 r
  data arrival time                                                                    0.5575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0029     0.3740
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3740 r
  library hold time                                                        -0.0262     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.5575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1954   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0337   0.1863   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.8729   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.8729      0.0000     0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.8729   0.0000   0.5567 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0337   0.0000 &   0.5567 r
  data arrival time                                                                    0.5567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0029     0.3729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3729 r
  library hold time                                                        -0.0258     0.3471
  data required time                                                                   0.3471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3471
  data arrival time                                                                   -0.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0891   0.0000   0.3455 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0521   0.1868     0.5323 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     1   9.5937     0.0000     0.5323 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.5323 r
  core/be/be_calculator/n50 (net)                       9.5937              0.0000     0.5323 r
  core/be/be_calculator/U13/INP (NBUFFX8)                         0.0521   -0.0024 &   0.5299 r
  core/be/be_calculator/U13/Z (NBUFFX8)                           0.0517    0.0836 @   0.6135 r
  core/be/be_calculator/wb_pkt_o[35] (net)      4      42.6950              0.0000     0.6135 r
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_02_0)            0.0000     0.6135 r
  core/be/wb_pkt[35] (net)                             42.6950              0.0000     0.6135 r
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_02_0)                  0.0000     0.6135 r
  core/be/be_checker/wb_pkt_i[35] (net)                42.6950              0.0000     0.6135 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_02_0)          0.0000     0.6135 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      42.6950              0.0000     0.6135 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_02_0)   0.0000   0.6135 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  42.6950     0.0000     0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  42.6950   0.0000     0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[35] (saed90_64x32_2P)   0.0517   0.0031 @   0.6166 r d 
  data arrival time                                                                    0.6166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)   0.1780   0.0000   0.3584 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/Q (DFFX1)   0.0696   0.2290     0.5874 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (net)     3  19.9531     0.0000     0.5874 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (bsg_dff_width_p415_0)   0.0000     0.5874 f
  core/be/be_calculator/commit_pkt_o[60] (net)         19.9531              0.0000     0.5874 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (bsg_dff_width_p415_0)   0.0000     0.5874 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (net)  19.9531           0.0000     0.5874 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/D (DFFX1)   0.0696  -0.0071 &   0.5803 f
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3615
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)          0.0000     0.3615 r
  library hold time                                                         0.0091     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1648   0.0000    0.3510 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0362    0.1855     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.7714      0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5365 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.7714              0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.7714           0.0000     0.5365 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0362   0.0000 &   0.5366 r
  data arrival time                                                                    0.5366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0048     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                        -0.0261     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.5366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0891   0.0000   0.3502 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0337   0.1939     0.5441 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   4.0220     0.0000     0.5441 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.5441 f
  core/be/be_calculator/n51 (net)                       4.0220              0.0000     0.5441 f
  core/be/be_calculator/U12/INP (NBUFFX8)                         0.0337    0.0000 &   0.5441 f
  core/be/be_calculator/U12/Z (NBUFFX8)                           0.0467    0.0746 @   0.6187 f
  core/be/be_calculator/wb_pkt_o[30] (net)      4      42.2218              0.0000     0.6187 f
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.6187 f
  core/be/wb_pkt[30] (net)                             42.2218              0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.6187 f
  core/be/be_checker/wb_pkt_i[30] (net)                42.2218              0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.6187 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      42.2218              0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  42.2218     0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  42.2218   0.0000     0.6187 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[30] (saed90_64x32_2P)   0.0467  -0.0033 @   0.6155 f d 
  data arrival time                                                                    0.6155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3726     0.3726
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1955   0.0000   0.3726 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0340   0.1865   0.5591 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   2.9586   0.0000   0.5591 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5591 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   2.9586       0.0000     0.5591 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5591 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   2.9586   0.0000   0.5591 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0340   0.0000 &   0.5591 r
  data arrival time                                                                    0.5591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  clock reconvergence pessimism                                            -0.0029     0.3752
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3752 r
  library hold time                                                        -0.0259     0.3493
  data required time                                                                   0.3493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3493
  data arrival time                                                                   -0.5591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0891   0.0000   0.3455 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0766   0.2232     0.5687 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     3  23.0577     0.0000     0.5687 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5687 f
  core/be/be_calculator/wb_pkt_o[34] (net)             23.0577              0.0000     0.5687 f
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5687 f
  core/be/wb_pkt[34] (net)                             23.0577              0.0000     0.5687 f
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.5687 f
  core/be/be_checker/wb_pkt_i[34] (net)                23.0577              0.0000     0.5687 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.5687 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      23.0577              0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.5687 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  23.0577     0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[34] (bsg_dff_width_p68_0)   0.0000   0.5687 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[34] (net)  23.0577   0.0000   0.5687 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_34_/D (DFFX1)   0.0766  -0.0047 &   0.5640 f
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                            -0.0039     0.3543
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                        -0.0001     0.3542
  data required time                                                                   0.3542
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3542
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0891   0.0000   0.3503 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0331   0.1934     0.5437 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.7718     0.0000     0.5437 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5437 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.7718              0.0000     0.5437 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5437 f
  core/be/wb_pkt[63] (net)                              3.7718              0.0000     0.5437 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0331    0.0000 &   0.5437 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0401    0.0714 @   0.6151 f
  core/be/n122 (net)                            5      29.1992              0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[63] (net)                29.1992              0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.1992              0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.1992     0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.1992   0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0291   0.0004 @   0.6155 f d 
  data arrival time                                                                    0.6155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1955   0.0000   0.3714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0346   0.1869   0.5583 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.1789   0.0000   0.5583 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5583 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.1789      0.0000     0.5583 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5583 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.1789   0.0000   0.5583 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0346   0.0000 &   0.5583 r
  data arrival time                                                                    0.5583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0029     0.3746
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3746 r
  library hold time                                                        -0.0260     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.5583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1955   0.0000   0.3708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0337   0.1863   0.5571 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.8614   0.0000   0.5571 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5571 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.8614      0.0000     0.5571 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5571 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.8614   0.0000   0.5571 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0337   0.0000 &   0.5571 r
  data arrival time                                                                    0.5571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0029     0.3731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3731 r
  library hold time                                                        -0.0258     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.5571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1954   0.0000   0.3701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0344   0.1868   0.5569 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.1246   0.0000   0.5569 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5569 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.1246      0.0000     0.5569 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5569 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.1246   0.0000   0.5569 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0344   0.0000 &   0.5570 r
  data arrival time                                                                    0.5570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3761     0.3761
  clock reconvergence pessimism                                            -0.0029     0.3732
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3732 r
  library hold time                                                        -0.0260     0.3472
  data required time                                                                   0.3472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3472
  data arrival time                                                                   -0.5570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1955   0.0000   0.3722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0340   0.1865   0.5587 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.9648   0.0000   0.5587 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5587 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.9648      0.0000     0.5587 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5587 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.9648   0.0000   0.5587 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0340   0.0000 &   0.5587 r
  data arrival time                                                                    0.5587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                            -0.0029     0.3748
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3748 r
  library hold time                                                        -0.0259     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  core/be/be_calculator/comp_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.0891   0.0000   0.3451 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0327   0.1745     0.5196 r
  core/be/be_calculator/comp_stage_reg/data_o[118] (net)     1   2.4882     0.0000     0.5196 r
  core/be/be_calculator/comp_stage_reg/data_o[118] (bsg_dff_width_p320_0)   0.0000     0.5196 r
  core/be/be_calculator/comp_stage_r_1__54_ (net)       2.4882              0.0000     0.5196 r
  core/be/be_calculator/comp_stage_mux/data0_i[182] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5196 r
  core/be/be_calculator/comp_stage_mux/data0_i[182] (net)   2.4882          0.0000     0.5196 r
  core/be/be_calculator/comp_stage_mux/U55/INP (NBUFFX2)          0.0327    0.0000 &   0.5196 r
  core/be/be_calculator/comp_stage_mux/U55/Z (NBUFFX2)            0.0332    0.0544     0.5740 r
  core/be/be_calculator/comp_stage_mux/data_o[182] (net)     3   9.6812     0.0000     0.5740 r
  core/be/be_calculator/comp_stage_mux/data_o[182] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5740 r
  core/be/be_calculator/comp_stage_n[118] (net)         9.6812              0.0000     0.5740 r
  core/be/be_calculator/comp_stage_reg/data_i[182] (bsg_dff_width_p320_0)   0.0000     0.5740 r
  core/be/be_calculator/comp_stage_reg/data_i[182] (net)   9.6812           0.0000     0.5740 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_182_/D (DFFX1)   0.0332   0.0002 &   0.5742 r
  data arrival time                                                                    0.5742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  clock reconvergence pessimism                                            -0.0039     0.3895
  core/be/be_calculator/comp_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3895 r
  library hold time                                                        -0.0251     0.3644
  data required time                                                                   0.3644
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3644
  data arrival time                                                                   -0.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1786   0.0000    0.3593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0352    0.1860     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   3.4106      0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5453 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   3.4106              0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   3.4106           0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0352   0.0000 &   0.5453 r
  data arrival time                                                                    0.5453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  clock reconvergence pessimism                                            -0.0048     0.3614
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3614 r
  library hold time                                                        -0.0260     0.3354
  data required time                                                                   0.3354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3354
  data arrival time                                                                   -0.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0891   0.0000   0.3519 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0524   0.2078     0.5597 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.2814     0.0000     0.5597 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5597 f
  core/be/be_calculator/wb_pkt_o[55] (net)             12.2814              0.0000     0.5597 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5597 f
  core/be/wb_pkt[55] (net)                             12.2814              0.0000     0.5597 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5597 f
  core/be/be_checker/wb_pkt_i[55] (net)                12.2814              0.0000     0.5597 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5597 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      12.2814              0.0000     0.5597 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5597 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  12.2814     0.0000     0.5597 f
  core/be/be_checker/scheduler/int_regfile/U214/INP (NBUFFX2)     0.0524   -0.0008 &   0.5589 f
  core/be/be_checker/scheduler/int_regfile/U214/Z (NBUFFX2)       0.0424    0.0653     0.6242 f
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  18.5520         0.0000     0.6242 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6242 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  18.5520   0.0000     0.6242 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0424  -0.0073 &   0.6169 f d 
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3608     0.3608
  clock reconvergence pessimism                                            -0.0039     0.3570
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3570 r
  library hold time                                                         0.0500     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1963   0.0000   0.3720 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0333   0.1861   0.5581 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.7275   0.0000   0.5581 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5581 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.7275      0.0000     0.5581 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5581 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.7275   0.0000   0.5581 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0333   0.0000 &   0.5581 r
  data arrival time                                                                    0.5581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0029     0.3738
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3738 r
  library hold time                                                        -0.0257     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.5581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1787   0.0000   0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0346   0.1856     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.2030     0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5448 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.2030   0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.2030           0.0000     0.5448 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0346   0.0000 &   0.5449 r
  data arrival time                                                                    0.5449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  clock reconvergence pessimism                                            -0.0048     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3606 r
  library hold time                                                        -0.0258     0.3348
  data required time                                                                   0.3348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3348
  data arrival time                                                                   -0.5449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1781   0.0000    0.3606 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0352    0.1859     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.4110      0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5466 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.4110   0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.4110           0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0352   0.0000 &   0.5466 r
  data arrival time                                                                    0.5466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  clock reconvergence pessimism                                            -0.0048     0.3625
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3625 r
  library hold time                                                        -0.0260     0.3365
  data required time                                                                   0.3365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3365
  data arrival time                                                                   -0.5466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1955   0.0000   0.3722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0341   0.1866   0.5588 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.0057   0.0000   0.5588 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5588 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.0057      0.0000     0.5588 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5588 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.0057   0.0000   0.5588 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0341   0.0000 &   0.5588 r
  data arrival time                                                                    0.5588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                            -0.0029     0.3746
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3746 r
  library hold time                                                        -0.0259     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.5588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3528     0.3528
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1621   0.0000   0.3528 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0344   0.1841     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.1160     0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5369 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.1160    0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.1160           0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0344   0.0000 &   0.5369 r
  data arrival time                                                                    0.5369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0048     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3523 r
  library hold time                                                        -0.0255     0.3268
  data required time                                                                   0.3268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3268
  data arrival time                                                                   -0.5369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)   0.1786   0.0000   0.3590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/Q (DFFX1)   0.0599   0.2231     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (net)     3  15.6576     0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (bsg_dff_width_p415_0)   0.0000     0.5820 f
  core/be/be_calculator/commit_pkt_o[26] (net)         15.6576              0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (bsg_dff_width_p415_0)   0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (net)  15.6576           0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/D (DFFX1)   0.0599   0.0002 &   0.5822 f
  data arrival time                                                                    0.5822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  clock reconvergence pessimism                                            -0.0048     0.3611
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)          0.0000     0.3611 r
  library hold time                                                         0.0110     0.3721
  data required time                                                                   0.3721
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3721
  data arrival time                                                                   -0.5822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1622   0.0000    0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0361    0.1853     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   3.7439      0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5388 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   3.7439    0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   3.7439           0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0361   0.0000 &   0.5389 r
  data arrival time                                                                    0.5389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  clock reconvergence pessimism                                            -0.0048     0.3547
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3547 r
  library hold time                                                        -0.0260     0.3287
  data required time                                                                   0.3287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3287
  data arrival time                                                                   -0.5389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0891   0.0000   0.3529 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0323   0.1928     0.5457 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.4475     0.0000     0.5457 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5457 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.4475              0.0000     0.5457 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5457 f
  core/be/wb_pkt[57] (net)                              3.4475              0.0000     0.5457 f
  core/be/icc_place31/INP (NBUFFX8)                               0.0323    0.0000 &   0.5458 f
  core/be/icc_place31/Z (NBUFFX8)                                 0.0403    0.0715 @   0.6173 f
  core/be/n97 (net)                             5      30.4890              0.0000     0.6173 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6173 f
  core/be/be_checker/wb_pkt_i[57] (net)                30.4890              0.0000     0.6173 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6173 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      30.4890              0.0000     0.6173 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6173 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  30.4890     0.0000     0.6173 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6173 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  30.4890   0.0000     0.6173 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0292  -0.0014 @   0.6159 f d 
  data arrival time                                                                    0.6159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0039     0.3557
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3557 r
  library hold time                                                         0.0500     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1954   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0343   0.1867   0.5570 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.0821   0.0000   0.5570 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5570 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.0821      0.0000     0.5570 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5570 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.0821   0.0000   0.5570 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0343   0.0000 &   0.5570 r
  data arrival time                                                                    0.5570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0029     0.3727
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3727 r
  library hold time                                                        -0.0260     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.5570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)   0.1785   0.0000   0.3592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/Q (DFFX1)   0.0841   0.2135     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_o[163] (net)     3  21.8134     0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_o[163] (bsg_dff_width_p415_0)   0.0000     0.5727 r
  core/be/be_calculator/commit_pkt_o[68] (net)         21.8134              0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_i[246] (bsg_dff_width_p415_0)   0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_i[246] (net)  21.8134           0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/D (DFFX1)   0.0841  -0.0096 &   0.5631 r
  data arrival time                                                                    0.5631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                            -0.0048     0.3908
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)          0.0000     0.3908 r
  library hold time                                                        -0.0380     0.3528
  data required time                                                                   0.3528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3528
  data arrival time                                                                   -0.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1961   0.0000   0.3718 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0329   0.1858   0.5577 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.5678   0.0000   0.5577 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5577 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.5678      0.0000     0.5577 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5577 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.5678   0.0000   0.5577 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0329   0.0000 &   0.5577 r
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0029     0.3729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3729 r
  library hold time                                                        -0.0256     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1955   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0340   0.1865   0.5578 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.9702   0.0000   0.5578 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5578 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.9702      0.0000     0.5578 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5578 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.9702   0.0000   0.5578 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0340   0.0000 &   0.5578 r
  data arrival time                                                                    0.5578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  clock reconvergence pessimism                                            -0.0029     0.3734
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3734 r
  library hold time                                                        -0.0259     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.5578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3882     0.3882
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.2391   0.0000   0.3882 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0623   0.2296     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (net)     4  16.7425     0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (bsg_dff_width_p415_0)   0.0000     0.6178 f
  core/be/be_calculator/commit_pkt_o[105] (net)        16.7425              0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (bsg_dff_width_p415_0)   0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (net)  16.7425           0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/D (DFFX1)   0.0623   0.0002 &   0.6181 f
  data arrival time                                                                    0.6181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  clock reconvergence pessimism                                            -0.0048     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                         0.0152     0.4077
  data required time                                                                   0.4077
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4077
  data arrival time                                                                   -0.6181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/CLK (DFFX1)   0.1447   0.0000   0.3462 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/Q (DFFX1)   0.0821   0.2340   0.5801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[95] (net)     7  25.4874   0.0000   0.5801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[95] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[247] (net)  25.4874           0.0000     0.5801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[247] (bp_be_scheduler_02_0)   0.0000     0.5801 f
  core/be/be_checker/dispatch_pkt_o[247] (net)         25.4874              0.0000     0.5801 f
  core/be/be_checker/dispatch_pkt_o[247] (bp_be_checker_top_02_0)           0.0000     0.5801 f
  core/be/dispatch_pkt[243] (net)                      25.4874              0.0000     0.5801 f
  core/be/be_calculator/dispatch_pkt_i[247] (bp_be_calculator_top_02_0)     0.0000     0.5801 f
  core/be/be_calculator/dispatch_pkt_i[247] (net)      25.4874              0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[37] (bsg_dff_width_p415_0)    0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[37] (net)  25.4874            0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/D (DFFX1)   0.0821   -0.0015 &   0.5787 f
  data arrival time                                                                    0.5787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  clock reconvergence pessimism                                            -0.0048     0.3613
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)           0.0000     0.3613 r
  library hold time                                                         0.0070     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.5787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


1
