<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail_because: this test imported from yosys repository contains intentional syntax error
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>
defines: 
time_elapsed: 0.312s
ram usage: 27368 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpajaxta_o/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:1</a>: No timescale set for &#34;addbit&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:1</a>: Compile module &#34;work@addbit&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:1</a>: Top level module &#34;work@addbit&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpajaxta_o/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_addbit
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpajaxta_o/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpajaxta_o/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@addbit)
 |vpiName:work@addbit
 |uhdmallPackages:
 \_package: builtin, parent:work@addbit
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@addbit, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>, line:1, parent:work@addbit
   |vpiDefName:work@addbit
   |vpiFullName:work@addbit
   |vpiPort:
   \_port: (a), line:2
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:16
         |vpiName:a
         |vpiFullName:work@addbit.a
         |vpiNetType:1
   |vpiPort:
   \_port: (b), line:3
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:17
         |vpiName:b
         |vpiFullName:work@addbit.b
         |vpiNetType:1
   |vpiPort:
   \_port: (ci), line:4
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:18
         |vpiName:ci
         |vpiFullName:work@addbit.ci
         |vpiNetType:1
   |vpiPort:
   \_port: (sum), line:5
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:19
         |vpiName:sum
         |vpiFullName:work@addbit.sum
         |vpiNetType:1
   |vpiPort:
   \_port: (co), line:6
     |vpiName:co
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (co), line:20
         |vpiName:co
         |vpiFullName:work@addbit.co
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:22
     |vpiRhs:
     \_operation: , line:22
       |vpiOpType:24
       |vpiOperand:
       \_operation: , line:22
         |vpiOpType:24
         |vpiOperand:
         \_ref_obj: (a), line:22
           |vpiName:a
           |vpiFullName:work@addbit.a
         |vpiOperand:
         \_ref_obj: (b), line:22
           |vpiName:b
           |vpiFullName:work@addbit.b
       |vpiOperand:
       \_ref_obj: (ci), line:22
         |vpiName:ci
         |vpiFullName:work@addbit.ci
     |vpiLhs:
     \_operation: , line:22
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (co), line:22
         |vpiName:co
       |vpiOperand:
       \_ref_obj: (sum), line:22
         |vpiName:sum
   |vpiNet:
   \_logic_net: (a), line:16
   |vpiNet:
   \_logic_net: (b), line:17
   |vpiNet:
   \_logic_net: (ci), line:18
   |vpiNet:
   \_logic_net: (sum), line:19
   |vpiNet:
   \_logic_net: (co), line:20
 |uhdmtopModules:
 \_module: work@addbit (work@addbit), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v</a>, line:1
   |vpiDefName:work@addbit
   |vpiName:work@addbit
   |vpiPort:
   \_port: (a), line:2, parent:work@addbit
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:16, parent:work@addbit
         |vpiName:a
         |vpiFullName:work@addbit.a
         |vpiNetType:1
   |vpiPort:
   \_port: (b), line:3, parent:work@addbit
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:17, parent:work@addbit
         |vpiName:b
         |vpiFullName:work@addbit.b
         |vpiNetType:1
   |vpiPort:
   \_port: (ci), line:4, parent:work@addbit
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:18, parent:work@addbit
         |vpiName:ci
         |vpiFullName:work@addbit.ci
         |vpiNetType:1
   |vpiPort:
   \_port: (sum), line:5, parent:work@addbit
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:19, parent:work@addbit
         |vpiName:sum
         |vpiFullName:work@addbit.sum
         |vpiNetType:1
   |vpiPort:
   \_port: (co), line:6, parent:work@addbit
     |vpiName:co
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (co), line:20, parent:work@addbit
         |vpiName:co
         |vpiFullName:work@addbit.co
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (a), line:16, parent:work@addbit
   |vpiNet:
   \_logic_net: (b), line:17, parent:work@addbit
   |vpiNet:
   \_logic_net: (ci), line:18, parent:work@addbit
   |vpiNet:
   \_logic_net: (sum), line:19, parent:work@addbit
   |vpiNet:
   \_logic_net: (co), line:20, parent:work@addbit
Object: \work_addbit of type 3000
Object: \work_addbit of type 32
Object: \a of type 44
Object: \b of type 44
Object: \ci of type 44
Object: \sum of type 44
Object: \co of type 44
Object: \a of type 36
Object: \b of type 36
Object: \ci of type 36
Object: \sum of type 36
Object: \co of type 36
Object: \work_addbit of type 32
Object:  of type 8
Object:  of type 39
Object: \co of type 608
Object: \sum of type 608
Object:  of type 39
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
Object: \ci of type 608
Object: \a of type 36
Object: \b of type 36
Object: \ci of type 36
Object: \sum of type 36
Object: \co of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_addbit&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33f6d30] str=&#39;\work_addbit&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:2</a>.0-2.0&gt; [0x33f6fb0] str=&#39;\a&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:3</a>.0-3.0&gt; [0x33f73f0] str=&#39;\b&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:4</a>.0-4.0&gt; [0x33f75e0] str=&#39;\ci&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:5</a>.0-5.0&gt; [0x33f77b0] str=&#39;\sum&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:6</a>.0-6.0&gt; [0x33f7960] str=&#39;\co&#39; output reg port=5
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f7d30]
        AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f7e70]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f82b0] str=&#39;\sum&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8060] str=&#39;\co&#39;
        AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8460]
          AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8580]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8800] str=&#39;\a&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8b40] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8cf0] str=&#39;\ci&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33f6d30] str=&#39;\work_addbit&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:2</a>.0-2.0&gt; [0x33f6fb0] str=&#39;\a&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:3</a>.0-3.0&gt; [0x33f73f0] str=&#39;\b&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:4</a>.0-4.0&gt; [0x33f75e0] str=&#39;\ci&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:5</a>.0-5.0&gt; [0x33f77b0] str=&#39;\sum&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:6</a>.0-6.0&gt; [0x33f7960] str=&#39;\co&#39; output reg basic_prep port=5 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f7d30] basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f7e70] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f82b0 -&gt; 0x33f77b0] str=&#39;\sum&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8060 -&gt; 0x33f7960] str=&#39;\co&#39; basic_prep
        AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8460] basic_prep
          AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8580] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8800 -&gt; 0x33f6fb0] str=&#39;\a&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8b40 -&gt; 0x33f73f0] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&gt; [0x33f8cf0 -&gt; 0x33f75e0] str=&#39;\ci&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_addbit

2.2. Analyzing design hierarchy..
Top module:  \work_addbit
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_addbit..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_addbit ===

   Number of wires:                  7
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_addbit..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_addbit&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;ci&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;sum&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;co&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 7, 8 ]
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7, 8 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 5, 6 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7, 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5, 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34;
          }
        },
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:2</a>.0-2.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:3</a>.0-3.0&#34;
          }
        },
        &#34;ci&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:4</a>.0-4.0&#34;
          }
        },
        &#34;co&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:6</a>.0-6.0&#34;
          }
        },
        &#34;sum&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:5</a>.0-5.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_addbit&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_addbit(a, b, ci, sum, co);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34; *)
  wire [1:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34; *)
  wire [1:0] _1_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:2</a>.0-2.0&#34; *)
  input a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:3</a>.0-3.0&#34; *)
  input b;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:4</a>.0-4.0&#34; *)
  input ci;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:6</a>.0-6.0&#34; *)
  output co;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:5</a>.0-5.0&#34; *)
  output sum;
  assign _0_ = a + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34; *) b;
  assign _1_ = _0_ + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_addbit.v:22</a>.0-22.0&#34; *) ci;
  assign { co, sum } = _1_;
endmodule

End of script. Logfile hash: aabe2460f9, CPU: user 0.01s system 0.00s, MEM: 12.71 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>