INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D\axil_conv2D.hlsrun_cosim_summary, at 12/09/24 22:07:04
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D -config C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg -cmdlineconfig C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  9 22:07:07 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Goncalo' on host 'desktop-9fniqpr' (Windows NT_amd64 version 10.0) on Mon Dec 09 22:07:08 +0000 2024
INFO: [HLS 200-10] In directory 'C:/Users/Goncalo/Documents/SEC/lab1_hls'
INFO: [HLS 200-2005] Using work_dir C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Goncalo\Documents\SEC\lab1_prof\host\images.bin' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/host/images.bin' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_conv2D' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=none' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=0' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling apatb_axil_conv2D.cpp
   Compiling axil_conv2D.cpp_pre.cpp.tb.cpp
   Compiling tb_axil_conv2D.cpp_pre.cpp.tb.cpp
cosim.tv.mk:87: recipe for target 'obj/tb_axil_conv2D.cpp_pre.cpp.tb.o' failed
In file included from apatb_axil_conv2D.cpp:12:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
apatb_axil_conv2D.cpp:36:14: warning: nested namespace definition is a C++17 extension; define each namespace separately [-Wc++17-extensions]
namespace hls::sim
             ^~~~~
              { namespace sim
apatb_axil_conv2D.cpp:83:14: warning: nested namespace definition is a C++17 extension; define each namespace separately [-Wc++17-extensions]
namespace hls::sim
             ^~~~~
              { namespace sim
3 warnings generated.
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:2304:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:2304:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:2304:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:375:30: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
        if (((fr)->_mpfr_exp == (0 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
             ~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:375:30: note: remove extraneous parentheses around the comparison to silence this warning
        if (((fr)->_mpfr_exp == (0 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
            ~                ^                                                ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:375:30: note: use '=' to turn this equality comparison into an assignment
        if (((fr)->_mpfr_exp == (0 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                             ^~
                             =
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:377:37: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
        } else if (((fr)->_mpfr_exp == (2 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                    ~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:377:37: note: remove extraneous parentheses around the comparison to silence this warning
        } else if (((fr)->_mpfr_exp == (2 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                   ~                ^                                                ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:377:37: note: use '=' to turn this equality comparison into an assignment
        } else if (((fr)->_mpfr_exp == (2 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                                    ^~
                                    =
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:379:37: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
        } else if (((fr)->_mpfr_exp == (1 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                    ~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:379:37: note: remove extraneous parentheses around the comparison to silence this warning
        } else if (((fr)->_mpfr_exp == (1 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                   ~                ^                                                ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:379:37: note: use '=' to turn this equality comparison into an assignment
        } else if (((fr)->_mpfr_exp == (1 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                                    ^~
                                    =
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:11:
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_int_base.h:392:22: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
    do { if ((length == 0)) { fprintf((__acrt_iob_func(2)), "WARNING: " "ap_int<> is being initialized with an empty C string, which can result in undefined behavior during simulation/synthesis"); fprintf((__acrt_iob_func(2)), "\n"); } } while (0);
              ~~~~~~~^~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_int_base.h:392:22: note: remove extraneous parentheses around the comparison to silence this warning
    do { if ((length == 0)) { fprintf((__acrt_iob_func(2)), "WARNING: " "ap_int<> is being initialized with an empty C string, which can result in undefined behavior during simulation/synthesis"); fprintf((__acrt_iob_func(2)), "\n"); } } while (0);
             ~       ^   ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_int_base.h:392:22: note: use '=' to turn this equality comparison into an assignment
    do { if ((length == 0)) { fprintf((__acrt_iob_func(2)), "WARNING: " "ap_int<> is being initialized with an empty C string, which can result in undefined behavior during simulation/synthesis"); fprintf((__acrt_iob_func(2)), "\n"); } } while (0);
                     ^~
                     =
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:360:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:10:
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_fixed_base.h:445:21: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
    do { if ((radix == 0)) { fprintf((__acrt_iob_func(2)), "ERROR: " "ap_fixed_base(const char* \"%s\", %d), str=%s, radix = %d", s, rd, str.c_str(), radix); fprintf((__acrt_iob_func(2)), "\n"); abort(); } } while (0);
              ~~~~~~^~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_fixed_base.h:445:21: note: remove extraneous parentheses around the comparison to silence this warning
    do { if ((radix == 0)) { fprintf((__acrt_iob_func(2)), "ERROR: " "ap_fixed_base(const char* \"%s\", %d), str=%s, radix = %d", s, rd, str.c_str(), radix); fprintf((__acrt_iob_func(2)), "\n"); abort(); } } while (0);
             ~      ^   ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_fixed_base.h:445:21: note: use '=' to turn this equality comparison into an assignment
    do { if ((radix == 0)) { fprintf((__acrt_iob_func(2)), "ERROR: " "ap_fixed_base(const char* \"%s\", %d), str=%s, radix = %d", s, rd, str.c_str(), radix); fprintf((__acrt_iob_func(2)), "\n"); abort(); } } while (0);
                    ^~
                    =
6 warnings generated.
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:2304:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:2304:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:2304:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:375:30: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
        if (((fr)->_mpfr_exp == (0 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
             ~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:375:30: note: remove extraneous parentheses around the comparison to silence this warning
        if (((fr)->_mpfr_exp == (0 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
            ~                ^                                                ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:375:30: note: use '=' to turn this equality comparison into an assignment
        if (((fr)->_mpfr_exp == (0 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                             ^~
                             =
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:377:37: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
        } else if (((fr)->_mpfr_exp == (2 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                    ~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:377:37: note: remove extraneous parentheses around the comparison to silence this warning
        } else if (((fr)->_mpfr_exp == (2 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                   ~                ^                                                ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:377:37: note: use '=' to turn this equality comparison into an assignment
        } else if (((fr)->_mpfr_exp == (2 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                                    ^~
                                    =
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:379:37: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
        } else if (((fr)->_mpfr_exp == (1 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                    ~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:379:37: note: remove extraneous parentheses around the comparison to silence this warning
        } else if (((fr)->_mpfr_exp == (1 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                   ~                ^                                                ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:379:37: note: use '=' to turn this equality comparison into an assignment
        } else if (((fr)->_mpfr_exp == (1 - ((mpfr_exp_t) (((mpfr_uexp_t) -1) >> 1))))) {
                                    ^~
                                    =
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:11:
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_int_base.h:392:22: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
    do { if ((length == 0)) { fprintf((__acrt_iob_func(2)), "WARNING: " "ap_int<> is being initialized with an empty C string, which can result in undefined behavior during simulation/synthesis"); fprintf((__acrt_iob_func(2)), "\n"); } } while (0);
              ~~~~~~~^~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_int_base.h:392:22: note: remove extraneous parentheses around the comparison to silence this warning
    do { if ((length == 0)) { fprintf((__acrt_iob_func(2)), "WARNING: " "ap_int<> is being initialized with an empty C string, which can result in undefined behavior during simulation/synthesis"); fprintf((__acrt_iob_func(2)), "\n"); } } while (0);
             ~       ^   ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_int_base.h:392:22: note: use '=' to turn this equality comparison into an assignment
    do { if ((length == 0)) { fprintf((__acrt_iob_func(2)), "WARNING: " "ap_int<> is being initialized with an empty C string, which can result in undefined behavior during simulation/synthesis"); fprintf((__acrt_iob_func(2)), "\n"); } } while (0);
                     ^~
                     =
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp:10:
In file included from C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:360:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:10:
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_fixed_base.h:445:21: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
    do { if ((radix == 0)) { fprintf((__acrt_iob_func(2)), "ERROR: " "ap_fixed_base(const char* \"%s\", %d), str=%s, radix = %d", s, rd, str.c_str(), radix); fprintf((__acrt_iob_func(2)), "\n"); abort(); } } while (0);
              ~~~~~~^~~~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_fixed_base.h:445:21: note: remove extraneous parentheses around the comparison to silence this warning
    do { if ((radix == 0)) { fprintf((__acrt_iob_func(2)), "ERROR: " "ap_fixed_base(const char* \"%s\", %d), str=%s, radix = %d", s, rd, str.c_str(), radix); fprintf((__acrt_iob_func(2)), "\n"); abort(); } } while (0);
             ~      ^   ~
C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_fixed_base.h:445:21: note: use '=' to turn this equality comparison into an assignment
    do { if ((radix == 0)) { fprintf((__acrt_iob_func(2)), "ERROR: " "ap_fixed_base(const char* \"%s\", %d), str=%s, radix = %d", s, rd, str.c_str(), radix); fprintf((__acrt_iob_func(2)), "\n"); abort(); } } while (0);
                    ^~
                    =
C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp:140:5: error: expected unqualified-id
    for (int k = 0; k < 3; k++){
    ^
C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp:151:5: error: expected unqualified-id
    return err_cnt;
    ^
C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp:156:1: error: extraneous closing brace ('}')
}
^
6 warnings and 3 errors generated.
make: *** [obj/tb_axil_conv2D.cpp_pre.cpp.tb.o] Error 1
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.754 seconds; peak allocated memory: 238.031 MB.
