#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 11 12:56:42 2023
# Process ID: 14172
# Current directory: C:/Users/expecto/Desktop/COD_Lab/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12624 C:\Users\expecto\Desktop\COD_Lab\Lab2\Lab2.xpr
# Log file: C:/Users/expecto/Desktop/COD_Lab/Lab2/vivado.log
# Journal file: C:/Users/expecto/Desktop/COD_Lab/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/expecto/Desktop/COD_Lab/Lab2/coe.coe}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 12 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_1 c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
remove_files  c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
file delete -force c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/expecto/Desktop/COD_Lab/Lab2/coe.coe}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci]
generate_target all [get_files  c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci]
launch_runs -jobs 12 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
catch { [ delete_ip_run [get_ips -all blk_mem_gen_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_simulation -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {c:/Users/expecto/Desktop/COD_Lab/Lab2/coe.coe}] [get_ips blk_mem_gen_0]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_default -dir c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_default} CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/expecto/Desktop/COD_Lab/Lab2/coe.coe}] [get_ips blk_default]
generate_target {instantiation_template} [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci]
catch { config_ip_cache -export [get_ips -all blk_default] }
export_ip_user_files -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci]
launch_runs -jobs 12 blk_default_synth_1
export_simulation -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_1 c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci
file delete -force c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_1_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_write_first -dir c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_write_first} CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/expecto/Desktop/COD_Lab/Lab2/coe.coe}] [get_ips blk_write_first]
generate_target {instantiation_template} [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/blk_write_first.xci]
generate_target all [get_files  c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/blk_write_first.xci]
catch { config_ip_cache -export [get_ips -all blk_write_first] }
export_ip_user_files -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/blk_write_first.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/blk_write_first.xci]
launch_runs -jobs 12 blk_write_first_synth_1
export_simulation -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/blk_write_first.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_read_first -dir c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_read_first} CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/expecto/Desktop/COD_Lab/Lab2/coe.coe}] [get_ips blk_read_first]
generate_target {instantiation_template} [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci]
generate_target all [get_files  c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci]
catch { config_ip_cache -export [get_ips -all blk_read_first] }
export_ip_user_files -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci]
launch_runs -jobs 12 blk_read_first_synth_1
export_simulation -of_objects [get_files c:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v w ]
add_files -fileset sim_1 C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v
update_compile_order -fileset sim_1
