

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Tue Jul  5 15:54:16 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.74|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  741|  741|  741|  741|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_dct_dct_1d2_fu_223  |dct_dct_1d2  |   36|   36|   36|   36|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  304|  304|        38|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  304|  304|        38|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     100|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      8|     539|     179|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     116|
|Register         |        -|      -|      77|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      8|     616|     395|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+-------------+---------+-------+-----+-----+
    |grp_dct_dct_1d2_fu_223  |dct_dct_1d2  |        0|      8|  539|  179|
    +------------------------+-------------+---------+-------+-----+-----+
    |Total                   |             |        0|      8|  539|  179|
    +------------------------+-------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |col_inbuf_U   |dct_dct_2d_col_inbuf   |        1|  0|   0|    64|   16|     1|         1024|
    |row_outbuf_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                       |        3|  0|   0|   192|   48|     3|         3072|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_258_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_368_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_331_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_441_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next1_fu_380_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_270_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_276_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_3_fu_386_p2                   |     +    |      0|  0|   4|           4|           1|
    |tmp_3_fu_461_p2                 |     +    |      0|  0|   8|           8|           8|
    |tmp_5_fu_430_p2                 |     +    |      0|  0|   8|           8|           8|
    |tmp_9_fu_320_p2                 |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_351_p2                 |     +    |      0|  0|   8|           8|           8|
    |i_1_mid2_fu_288_p3              |  Select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_398_p3              |  Select  |      0|  0|   4|           1|           1|
    |j_1_mid2_fu_406_p3              |  Select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_296_p3                |  Select  |      0|  0|   4|           1|           4|
    |exitcond1_fu_392_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_362_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond5_fu_252_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten1_fu_374_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_264_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_fu_282_p2              |   icmp   |      0|  0|   2|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 100|         104|          86|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|          9|    1|          9|
    |col_inbuf_address0             |   6|          3|    6|         18|
    |col_inbuf_ce0                  |   1|          3|    1|          3|
    |col_inbuf_ce1                  |   1|          2|    1|          2|
    |col_outbuf_address0            |   6|          3|    6|         18|
    |col_outbuf_ce0                 |   1|          3|    1|          3|
    |col_outbuf_we0                 |   1|          2|    1|          2|
    |grp_dct_dct_1d2_fu_223_src_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d2_fu_223_src_q1  |  16|          3|   16|         48|
    |grp_dct_dct_1d2_fu_223_tmp_2   |   4|          3|    4|         12|
    |grp_dct_dct_1d2_fu_223_tmp_21  |   4|          3|    4|         12|
    |i_1_reg_167                    |   4|          2|    4|          8|
    |i_2_reg_178                    |   4|          2|    4|          8|
    |i_3_reg_212                    |   4|          2|    4|          8|
    |i_reg_133                      |   4|          2|    4|          8|
    |in_block_ce0                   |   1|          2|    1|          2|
    |in_block_ce1                   |   1|          2|    1|          2|
    |indvar_flatten1_reg_190        |   7|          2|    7|         14|
    |indvar_flatten_reg_145         |   7|          2|    7|         14|
    |j_1_phi_fu_205_p4              |   4|          2|    4|          8|
    |j_1_reg_201                    |   4|          2|    4|          8|
    |j_phi_fu_160_p4                |   4|          2|    4|          8|
    |j_reg_156                      |   4|          2|    4|          8|
    |row_outbuf_address0            |   6|          3|    6|         18|
    |row_outbuf_ce0                 |   1|          3|    1|          3|
    |row_outbuf_we0                 |   1|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 116|         69|  113|        294|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                     |  8|   0|    8|          0|
    |ap_reg_ppiten_pp0_it0                         |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                         |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                         |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                         |  1|   0|    1|          0|
    |exitcond_flatten1_reg_520                     |  1|   0|    1|          0|
    |exitcond_flatten_reg_481                      |  1|   0|    1|          0|
    |grp_dct_dct_1d2_fu_223_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |i_1_mid2_reg_490                              |  4|   0|    4|          0|
    |i_1_reg_167                                   |  4|   0|    4|          0|
    |i_2_reg_178                                   |  4|   0|    4|          0|
    |i_3_mid2_reg_529                              |  4|   0|    4|          0|
    |i_3_reg_212                                   |  4|   0|    4|          0|
    |i_4_reg_476                                   |  4|   0|    4|          0|
    |i_5_reg_515                                   |  4|   0|    4|          0|
    |i_reg_133                                     |  4|   0|    4|          0|
    |indvar_flatten1_reg_190                       |  7|   0|    7|          0|
    |indvar_flatten_reg_145                        |  7|   0|    7|          0|
    |j_1_mid2_reg_534                              |  4|   0|    4|          0|
    |j_1_reg_201                                   |  4|   0|    4|          0|
    |j_mid2_reg_495                                |  4|   0|    4|          0|
    |j_reg_156                                     |  4|   0|    4|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 77|   0|   77|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|in_block_address1   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce1        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q1         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 4 5 }
  Pipeline-1: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond2)
	8  / (exitcond2)
7 --> 
	6  / true
8 --> 
	10  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.33ns
ST_1: row_outbuf [1/1] 2.33ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.33ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 2.33ns
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.08ns
:3  br label %1


 <State 2>: 2.32ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond5 [1/1] 1.24ns
:1  %exitcond5 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.48ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_19 [1/1] 1.08ns
:4  br i1 %exitcond5, label %.preheader7.preheader, label %2

ST_2: stg_20 [2/2] 0.72ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: stg_22 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: stg_23 [1/1] 0.00ns
:2  br label %1


 <State 4>: 5.75ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader7 ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader7.preheader:1  %j = phi i4 [ %j_mid2, %.preheader7 ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader7.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader7 ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.35ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.34ns
.preheader7.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_29 [1/1] 1.08ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.preheader6, label %.preheader7

ST_4: j_2 [1/1] 0.48ns
.preheader7:0  %j_2 = add i4 %j, 1

ST_4: exitcond [1/1] 1.24ns
.preheader7:3  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 0.84ns
.preheader7:4  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: j_mid2 [1/1] 0.84ns
.preheader7:5  %j_mid2 = select i1 %exitcond, i4 %j_2, i4 %j

ST_4: tmp_cast [1/1] 0.00ns
.preheader7:6  %tmp_cast = zext i4 %j_mid2 to i8

ST_4: tmp_2 [1/1] 0.00ns
.preheader7:13  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_4: tmp_7_cast [1/1] 0.00ns
.preheader7:14  %tmp_7_cast = zext i7 %tmp_2 to i8

ST_4: tmp_9 [1/1] 1.34ns
.preheader7:15  %tmp_9 = add i8 %tmp_cast, %tmp_7_cast

ST_4: tmp_9_cast [1/1] 0.00ns
.preheader7:16  %tmp_9_cast = zext i8 %tmp_9 to i64

ST_4: row_outbuf_addr [1/1] 0.00ns
.preheader7:17  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_9_cast

ST_4: row_outbuf_load [2/2] 2.33ns
.preheader7:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_4: i_6 [1/1] 0.48ns
.preheader7:24  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 4.66ns
ST_5: stg_42 [1/1] 0.00ns
.preheader7:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

ST_5: empty_5 [1/1] 0.00ns
.preheader7:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_5: tmp [1/1] 0.00ns
.preheader7:7  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_mid2, i3 0)

ST_5: tmp_1_cast [1/1] 0.00ns
.preheader7:8  %tmp_1_cast = zext i7 %tmp to i8

ST_5: stg_46 [1/1] 0.00ns
.preheader7:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_5: tmp_6 [1/1] 0.00ns
.preheader7:10  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_5: stg_48 [1/1] 0.00ns
.preheader7:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_3_cast [1/1] 0.00ns
.preheader7:12  %tmp_3_cast = zext i4 %i_1_mid2 to i8

ST_5: tmp_s [1/1] 1.34ns
.preheader7:18  %tmp_s = add i8 %tmp_3_cast, %tmp_1_cast

ST_5: tmp_10_cast [1/1] 0.00ns
.preheader7:19  %tmp_10_cast = zext i8 %tmp_s to i64

ST_5: col_inbuf_addr [1/1] 0.00ns
.preheader7:20  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_10_cast

ST_5: row_outbuf_load [1/2] 2.33ns
.preheader7:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: stg_54 [1/1] 2.33ns
.preheader7:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_5: empty_6 [1/1] 0.00ns
.preheader7:23  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_6)

ST_5: stg_56 [1/1] 0.00ns
.preheader7:25  br label %.preheader7.preheader


 <State 6>: 2.32ns
ST_6: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader7.preheader ]

ST_6: exitcond2 [1/1] 1.24ns
.preheader6:1  %exitcond2 = icmp eq i4 %i_2, -8

ST_6: empty_7 [1/1] 0.00ns
.preheader6:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i_5 [1/1] 0.48ns
.preheader6:3  %i_5 = add i4 %i_2, 1

ST_6: stg_61 [1/1] 1.08ns
.preheader6:4  br i1 %exitcond2, label %.preheader.preheader, label %3

ST_6: stg_62 [2/2] 0.72ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)


 <State 7>: 0.00ns
ST_7: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_7: stg_64 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_7: stg_65 [1/1] 0.00ns
:2  br label %.preheader6


 <State 8>: 5.75ns
ST_8: indvar_flatten1 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader6 ]

ST_8: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_mid2, %.preheader ], [ 0, %.preheader6 ]

ST_8: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader6 ]

ST_8: exitcond_flatten1 [1/1] 1.35ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_8: indvar_flatten_next1 [1/1] 1.34ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_8: stg_71 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_8: j_3 [1/1] 0.48ns
.preheader:0  %j_3 = add i4 %j_1, 1

ST_8: exitcond1 [1/1] 1.24ns
.preheader:3  %exitcond1 = icmp eq i4 %i_3, -8

ST_8: i_3_mid2 [1/1] 0.84ns
.preheader:4  %i_3_mid2 = select i1 %exitcond1, i4 0, i4 %i_3

ST_8: j_1_mid2 [1/1] 0.84ns
.preheader:5  %j_1_mid2 = select i1 %exitcond1, i4 %j_3, i4 %j_1

ST_8: tmp_4_cast [1/1] 0.00ns
.preheader:6  %tmp_4_cast = zext i4 %j_1_mid2 to i8

ST_8: tmp_4 [1/1] 0.00ns
.preheader:16  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_8: tmp_15_cast [1/1] 0.00ns
.preheader:17  %tmp_15_cast = zext i7 %tmp_4 to i8

ST_8: tmp_5 [1/1] 1.34ns
.preheader:18  %tmp_5 = add i8 %tmp_4_cast, %tmp_15_cast

ST_8: tmp_16_cast [1/1] 0.00ns
.preheader:19  %tmp_16_cast = zext i8 %tmp_5 to i64

ST_8: col_outbuf_addr [1/1] 0.00ns
.preheader:20  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_16_cast

ST_8: col_outbuf_load [2/2] 2.33ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_8: i_7 [1/1] 0.48ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 9>: 4.66ns
ST_9: stg_84 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop_Xpose_Col)

ST_9: empty_8 [1/1] 0.00ns
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: tmp_1 [1/1] 0.00ns
.preheader:7  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_mid2, i3 0)

ST_9: tmp_12_cast [1/1] 0.00ns
.preheader:8  %tmp_12_cast = zext i7 %tmp_1 to i8

ST_9: stg_88 [1/1] 0.00ns
.preheader:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_9: tmp_8 [1/1] 0.00ns
.preheader:10  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_9: stg_90 [1/1] 0.00ns
.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: tmp_5_cast [1/1] 0.00ns
.preheader:12  %tmp_5_cast = zext i4 %i_3_mid2 to i8

ST_9: tmp_3 [1/1] 1.34ns
.preheader:13  %tmp_3 = add i8 %tmp_5_cast, %tmp_12_cast

ST_9: tmp_13_cast [1/1] 0.00ns
.preheader:14  %tmp_13_cast = zext i8 %tmp_3 to i64

ST_9: out_block_addr [1/1] 0.00ns
.preheader:15  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_13_cast

ST_9: col_outbuf_load [1/2] 2.33ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_9: stg_96 [1/1] 2.33ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_9: empty_9 [1/1] 0.00ns
.preheader:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_8)

ST_9: stg_98 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 10>: 0.00ns
ST_10: stg_99 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f7bf2f7a040; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f7bf30a5660; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf34ab410; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf3551e20; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf2f70af0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf318dc20; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf2c29e30; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf2d85300; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf2c33530; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7f7bf2d63450; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111100000]
col_outbuf           (alloca           ) [ 00111111110]
col_inbuf            (alloca           ) [ 00111111000]
stg_14               (br               ) [ 01110000000]
i                    (phi              ) [ 00110000000]
exitcond5            (icmp             ) [ 00111100000]
empty                (speclooptripcount) [ 00000000000]
i_4                  (add              ) [ 01110000000]
stg_19               (br               ) [ 00111100000]
stg_21               (specloopname     ) [ 00000000000]
stg_22               (call             ) [ 00000000000]
stg_23               (br               ) [ 01110000000]
indvar_flatten       (phi              ) [ 00001000000]
j                    (phi              ) [ 00001000000]
i_1                  (phi              ) [ 00001000000]
exitcond_flatten     (icmp             ) [ 00001100000]
indvar_flatten_next  (add              ) [ 00101100000]
stg_29               (br               ) [ 00001111000]
j_2                  (add              ) [ 00000000000]
exitcond             (icmp             ) [ 00000000000]
i_1_mid2             (select           ) [ 00001100000]
j_mid2               (select           ) [ 00101100000]
tmp_cast             (zext             ) [ 00000000000]
tmp_2                (bitconcatenate   ) [ 00000000000]
tmp_7_cast           (zext             ) [ 00000000000]
tmp_9                (add              ) [ 00000000000]
tmp_9_cast           (zext             ) [ 00000000000]
row_outbuf_addr      (getelementptr    ) [ 00001100000]
i_6                  (add              ) [ 00101100000]
stg_42               (specloopname     ) [ 00000000000]
empty_5              (speclooptripcount) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
tmp_1_cast           (zext             ) [ 00000000000]
stg_46               (specloopname     ) [ 00000000000]
tmp_6                (specregionbegin  ) [ 00000000000]
stg_48               (specpipeline     ) [ 00000000000]
tmp_3_cast           (zext             ) [ 00000000000]
tmp_s                (add              ) [ 00000000000]
tmp_10_cast          (zext             ) [ 00000000000]
col_inbuf_addr       (getelementptr    ) [ 00000000000]
row_outbuf_load      (load             ) [ 00000000000]
stg_54               (store            ) [ 00000000000]
empty_6              (specregionend    ) [ 00000000000]
stg_56               (br               ) [ 00101100000]
i_2                  (phi              ) [ 00000011000]
exitcond2            (icmp             ) [ 00000011110]
empty_7              (speclooptripcount) [ 00000000000]
i_5                  (add              ) [ 00001011000]
stg_61               (br               ) [ 00000011110]
stg_63               (specloopname     ) [ 00000000000]
stg_64               (call             ) [ 00000000000]
stg_65               (br               ) [ 00001011000]
indvar_flatten1      (phi              ) [ 00000000100]
j_1                  (phi              ) [ 00000000100]
i_3                  (phi              ) [ 00000000100]
exitcond_flatten1    (icmp             ) [ 00000000110]
indvar_flatten_next1 (add              ) [ 00000010110]
stg_71               (br               ) [ 00000000000]
j_3                  (add              ) [ 00000000000]
exitcond1            (icmp             ) [ 00000000000]
i_3_mid2             (select           ) [ 00000000110]
j_1_mid2             (select           ) [ 00000010110]
tmp_4_cast           (zext             ) [ 00000000000]
tmp_4                (bitconcatenate   ) [ 00000000000]
tmp_15_cast          (zext             ) [ 00000000000]
tmp_5                (add              ) [ 00000000000]
tmp_16_cast          (zext             ) [ 00000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000110]
i_7                  (add              ) [ 00000010110]
stg_84               (specloopname     ) [ 00000000000]
empty_8              (speclooptripcount) [ 00000000000]
tmp_1                (bitconcatenate   ) [ 00000000000]
tmp_12_cast          (zext             ) [ 00000000000]
stg_88               (specloopname     ) [ 00000000000]
tmp_8                (specregionbegin  ) [ 00000000000]
stg_90               (specpipeline     ) [ 00000000000]
tmp_5_cast           (zext             ) [ 00000000000]
tmp_3                (add              ) [ 00000000000]
tmp_13_cast          (zext             ) [ 00000000000]
out_block_addr       (getelementptr    ) [ 00000000000]
col_outbuf_load      (load             ) [ 00000000000]
stg_96               (store            ) [ 00000000000]
empty_9              (specregionend    ) [ 00000000000]
stg_98               (br               ) [ 00000010110]
stg_99               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_1d2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="row_outbuf_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="col_outbuf_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="col_inbuf_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="row_outbuf_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="col_inbuf_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="stg_54_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="col_outbuf_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_block_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="stg_96_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/9 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="1"/>
<pin id="147" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_1_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_2_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="1"/>
<pin id="192" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten1_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/8 "/>
</bind>
</comp>

<comp id="201" class="1005" name="j_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_3_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_dct_dct_1d2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="4" bw="4" slack="0"/>
<pin id="229" dir="0" index="5" bw="14" slack="0"/>
<pin id="230" dir="0" index="6" bw="15" slack="0"/>
<pin id="231" dir="0" index="7" bw="15" slack="0"/>
<pin id="232" dir="0" index="8" bw="15" slack="0"/>
<pin id="233" dir="0" index="9" bw="15" slack="0"/>
<pin id="234" dir="0" index="10" bw="15" slack="0"/>
<pin id="235" dir="0" index="11" bw="15" slack="0"/>
<pin id="236" dir="0" index="12" bw="15" slack="0"/>
<pin id="237" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/2 stg_62/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="exitcond5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_flatten_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten_next_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="exitcond_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_1_mid2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_mid2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_7_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_9_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="1"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_1_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_3_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_10_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="exitcond_flatten1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="indvar_flatten_next1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_3_mid2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_1_mid2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_4_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_15_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="7" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_16_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_7_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="1"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_12_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_5_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="1"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_13_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/9 "/>
</bind>
</comp>

<comp id="472" class="1005" name="exitcond5_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="exitcond_flatten_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="485" class="1005" name="indvar_flatten_next_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="490" class="1005" name="i_1_mid2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="j_mid2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="row_outbuf_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="1"/>
<pin id="503" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="i_6_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="511" class="1005" name="exitcond2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="i_5_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="520" class="1005" name="exitcond_flatten1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="indvar_flatten_next1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="i_3_mid2_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="1"/>
<pin id="531" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="j_1_mid2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="col_outbuf_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="1"/>
<pin id="542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="i_7_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="92" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="115" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="240"><net_src comp="137" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="241"><net_src comp="137" pin="4"/><net_sink comp="223" pin=4"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="223" pin=5"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="223" pin=6"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="223" pin=7"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="223" pin=8"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="223" pin=9"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="223" pin=10"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="223" pin=11"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="223" pin=12"/></net>

<net id="250"><net_src comp="182" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="251"><net_src comp="182" pin="4"/><net_sink comp="223" pin=4"/></net>

<net id="256"><net_src comp="137" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="137" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="149" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="149" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="160" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="171" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="171" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="282" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="276" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="160" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="288" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="304" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="335"><net_src comp="288" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="366"><net_src comp="182" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="182" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="194" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="40" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="194" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="205" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="30" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="216" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="22" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="216" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="392" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="386" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="205" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="398" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="414" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="445"><net_src comp="398" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="30" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="454" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="475"><net_src comp="252" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="258" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="484"><net_src comp="264" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="270" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="493"><net_src comp="288" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="498"><net_src comp="296" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="504"><net_src comp="86" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="509"><net_src comp="331" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="514"><net_src comp="362" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="368" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="523"><net_src comp="374" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="380" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="532"><net_src comp="398" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="537"><net_src comp="406" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="543"><net_src comp="109" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="548"><net_src comp="441" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i_4 : 1
		stg_19 : 2
		stg_20 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_29 : 2
		j_2 : 1
		exitcond : 1
		i_1_mid2 : 2
		j_mid2 : 2
		tmp_cast : 3
		tmp_2 : 3
		tmp_7_cast : 4
		tmp_9 : 5
		tmp_9_cast : 6
		row_outbuf_addr : 7
		row_outbuf_load : 8
		i_6 : 3
	State 5
		tmp_1_cast : 1
		tmp_s : 2
		tmp_10_cast : 3
		col_inbuf_addr : 4
		stg_54 : 5
		empty_6 : 1
	State 6
		exitcond2 : 1
		i_5 : 1
		stg_61 : 2
		stg_62 : 1
	State 7
	State 8
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_71 : 2
		j_3 : 1
		exitcond1 : 1
		i_3_mid2 : 2
		j_1_mid2 : 2
		tmp_4_cast : 3
		tmp_4 : 3
		tmp_15_cast : 4
		tmp_5 : 5
		tmp_16_cast : 6
		col_outbuf_addr : 7
		col_outbuf_load : 8
		i_7 : 3
	State 9
		tmp_12_cast : 1
		tmp_3 : 2
		tmp_13_cast : 3
		out_block_addr : 4
		stg_96 : 5
		empty_9 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_1d2_fu_223   |    8    |  15.19  |   515   |   170   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_258         |    0    |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_270 |    0    |    0    |    0    |    7    |
|          |          j_2_fu_276         |    0    |    0    |    0    |    4    |
|          |         tmp_9_fu_320        |    0    |    0    |    0    |    7    |
|          |          i_6_fu_331         |    0    |    0    |    0    |    4    |
|    add   |         tmp_s_fu_351        |    0    |    0    |    0    |    7    |
|          |          i_5_fu_368         |    0    |    0    |    0    |    4    |
|          | indvar_flatten_next1_fu_380 |    0    |    0    |    0    |    7    |
|          |          j_3_fu_386         |    0    |    0    |    0    |    4    |
|          |         tmp_5_fu_430        |    0    |    0    |    0    |    7    |
|          |          i_7_fu_441         |    0    |    0    |    0    |    4    |
|          |         tmp_3_fu_461        |    0    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_288       |    0    |    0    |    0    |    4    |
|  select  |        j_mid2_fu_296        |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_398       |    0    |    0    |    0    |    4    |
|          |       j_1_mid2_fu_406       |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond5_fu_252      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_264   |    0    |    0    |    0    |    3    |
|   icmp   |       exitcond_fu_282       |    0    |    0    |    0    |    2    |
|          |       exitcond2_fu_362      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_374  |    0    |    0    |    0    |    3    |
|          |       exitcond1_fu_392      |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       tmp_cast_fu_304       |    0    |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_316      |    0    |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_326      |    0    |    0    |    0    |    0    |
|          |      tmp_1_cast_fu_344      |    0    |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_348      |    0    |    0    |    0    |    0    |
|   zext   |      tmp_10_cast_fu_357     |    0    |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_414      |    0    |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_426     |    0    |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_436     |    0    |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_454     |    0    |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_458      |    0    |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_467     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_2_fu_308        |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_337         |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_418        |    0    |    0    |    0    |    0    |
|          |         tmp_1_fu_447        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    8    |  15.19  |   515   |   266   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_540  |    6   |
|      exitcond2_reg_511     |    1   |
|      exitcond5_reg_472     |    1   |
|  exitcond_flatten1_reg_520 |    1   |
|  exitcond_flatten_reg_481  |    1   |
|      i_1_mid2_reg_490      |    4   |
|         i_1_reg_167        |    4   |
|         i_2_reg_178        |    4   |
|      i_3_mid2_reg_529      |    4   |
|         i_3_reg_212        |    4   |
|         i_4_reg_476        |    4   |
|         i_5_reg_515        |    4   |
|         i_6_reg_506        |    4   |
|         i_7_reg_545        |    4   |
|          i_reg_133         |    4   |
|   indvar_flatten1_reg_190  |    7   |
|indvar_flatten_next1_reg_524|    7   |
| indvar_flatten_next_reg_485|    7   |
|   indvar_flatten_reg_145   |    7   |
|      j_1_mid2_reg_534      |    4   |
|         j_1_reg_201        |    4   |
|       j_mid2_reg_495       |    4   |
|          j_reg_156         |    4   |
|   row_outbuf_addr_reg_501  |    6   |
+----------------------------+--------+
|            Total           |   100  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_92    |  p0  |   2  |   6  |   12   ||    6    |
|    grp_access_fu_115   |  p0  |   2  |   6  |   12   ||    6    |
|        i_reg_133       |  p0  |   2  |   4  |    8   ||    4    |
|       i_2_reg_178      |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d2_fu_223 |  p2  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d2_fu_223 |  p4  |   2  |   4  |    8   ||    4    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   56   ||   6.51  ||    28   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   15   |   515  |   266  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   28   |
|  Register |    -   |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   21   |   615  |   294  |
+-----------+--------+--------+--------+--------+--------+
