13:08:28 DEBUG : Logs will be stored at 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/IDE.log'.
13:08:32 INFO  : Registering command handlers for Vitis TCF services
13:08:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\temp_xsdb_launch_script.tcl
13:08:33 INFO  : Platform repository initialization has completed.
13:08:35 INFO  : XSCT server has started successfully.
13:08:35 INFO  : plnx-install-location is set to ''
13:08:35 INFO  : Successfully done setting XSCT server connection channel  
13:08:35 INFO  : Successfully done query RDI_DATADIR 
13:08:35 INFO  : Successfully done setting workspace for the tool. 
13:14:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:14:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:14:22 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:14:24 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:14:33 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:34:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:34:06 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:34:08 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
15:34:08 INFO  : Updating application flags with new BSP settings...
15:34:08 INFO  : Successfully updated application flags for project sd_card_sw.
16:04:27 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
14:27:14 DEBUG : Logs will be stored at 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/IDE.log'.
14:27:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\temp_xsdb_launch_script.tcl
14:27:19 INFO  : XSCT server has started successfully.
14:27:19 INFO  : plnx-install-location is set to ''
14:27:19 INFO  : Successfully done setting XSCT server connection channel  
14:27:19 INFO  : Successfully done setting workspace for the tool. 
14:27:19 INFO  : Registering command handlers for Vitis TCF services
14:27:20 INFO  : Successfully done query RDI_DATADIR 
14:27:20 INFO  : Platform repository initialization has completed.
14:40:30 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
14:40:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:41:24 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
14:41:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:42:05 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:43:04 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:09 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
14:43:09 INFO  : 'jtag frequency' command is executed.
14:43:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:09 INFO  : Context for 'APU' is selected.
14:43:10 INFO  : System reset is completed.
14:43:13 INFO  : 'after 3000' command is executed.
14:43:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
14:43:15 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit"
14:43:15 INFO  : Context for 'APU' is selected.
14:43:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:16 INFO  : Context for 'APU' is selected.
14:43:16 INFO  : Boot mode is read from the target.
14:43:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:17 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:17 INFO  : 'set bp_43_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:17 INFO  : 'con -block -timeout 60' command is executed.
14:43:17 INFO  : 'bpremove $bp_43_17_fsbl_bp' command is executed.
14:43:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:18 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_43_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:18 INFO  : 'con' command is executed.
14:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:43:18 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\sd_card_sw_system\_ide\scripts\systemdebugger_sd_card_sw_system_standalone.tcl'
14:47:39 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
14:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:48:08 INFO  : Disconnected from the channel tcfchan#3.
14:48:09 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:49:09 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:12 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
14:49:12 INFO  : 'jtag frequency' command is executed.
14:49:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:49:12 INFO  : Context for 'APU' is selected.
14:49:13 INFO  : System reset is completed.
14:49:16 INFO  : 'after 3000' command is executed.
14:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
14:49:18 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit"
14:49:18 INFO  : Context for 'APU' is selected.
14:49:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:24 INFO  : Context for 'APU' is selected.
14:49:24 INFO  : Boot mode is read from the target.
14:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:49:25 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:49:25 INFO  : 'set bp_49_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:49:26 INFO  : 'con -block -timeout 60' command is executed.
14:49:27 INFO  : 'bpremove $bp_49_25_fsbl_bp' command is executed.
14:49:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:49:27 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
14:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:27 INFO  : 'con' command is executed.
14:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:49:27 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\sd_card_sw_system\_ide\scripts\systemdebugger_sd_card_sw_system_standalone.tcl'
15:07:07 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
15:07:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:07:32 INFO  : Disconnected from the channel tcfchan#5.
15:07:33 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

15:08:33 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
15:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:08:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:14:06 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

15:15:06 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
15:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:15:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:17:03 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

15:18:03 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
15:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:03 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
15:18:03 INFO  : 'jtag frequency' command is executed.
15:18:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:03 INFO  : Context for 'APU' is selected.
15:18:03 INFO  : System reset is completed.
15:18:06 INFO  : 'after 3000' command is executed.
15:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
15:18:08 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit"
15:18:08 INFO  : Context for 'APU' is selected.
15:18:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:14 INFO  : Context for 'APU' is selected.
15:18:14 INFO  : Boot mode is read from the target.
15:18:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:15 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:15 INFO  : 'set bp_18_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:18:15 INFO  : 'con -block -timeout 60' command is executed.
15:18:15 INFO  : 'bpremove $bp_18_15_fsbl_bp' command is executed.
15:18:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:16 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_18_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:16 INFO  : 'con' command is executed.
15:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:18:16 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\sd_card_sw_system\_ide\scripts\systemdebugger_sd_card_sw_system_standalone.tcl'
16:56:56 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
16:57:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:57:34 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
16:57:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:58:00 INFO  : Disconnected from the channel tcfchan#7.
16:58:01 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

16:59:00 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
16:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:59:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:59:38 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:00:38 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:39 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
17:00:39 INFO  : 'jtag frequency' command is executed.
17:00:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:00:39 INFO  : Context for 'APU' is selected.
17:00:39 INFO  : System reset is completed.
17:00:42 INFO  : 'after 3000' command is executed.
17:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
17:00:44 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit"
17:00:44 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:00:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:51 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : Boot mode is read from the target.
17:00:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:52 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:52 INFO  : 'set bp_0_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:00:53 INFO  : 'con -block -timeout 60' command is executed.
17:00:53 INFO  : 'bpremove $bp_0_52_fsbl_bp' command is executed.
17:00:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:53 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_0_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:54 INFO  : 'con' command is executed.
17:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:00:54 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\sd_card_sw_system\_ide\scripts\systemdebugger_sd_card_sw_system_standalone.tcl'
17:03:46 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
17:03:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:04:32 INFO  : Disconnected from the channel tcfchan#10.
17:04:33 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:05:32 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:23 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
17:07:23 INFO  : 'jtag frequency' command is executed.
17:07:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:07:23 INFO  : Context for 'APU' is selected.
17:07:24 INFO  : System reset is completed.
17:07:27 INFO  : 'after 3000' command is executed.
17:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
17:07:28 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit"
17:07:28 INFO  : Context for 'APU' is selected.
17:07:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:07:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:34 INFO  : Context for 'APU' is selected.
17:07:34 INFO  : Boot mode is read from the target.
17:07:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:35 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:35 INFO  : 'set bp_7_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:07:37 INFO  : 'con -block -timeout 60' command is executed.
17:07:37 INFO  : 'bpremove $bp_7_35_fsbl_bp' command is executed.
17:07:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:37 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_7_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:37 INFO  : 'con' command is executed.
17:07:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:07:37 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\sd_card_sw_system\_ide\scripts\systemdebugger_sd_card_sw_system_standalone.tcl'
17:38:21 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
17:39:50 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
17:39:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:40:07 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
17:40:16 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
17:40:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:40:58 INFO  : Checking for BSP changes to sync application flags for project 'sd_card_sw'...
17:41:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:41:28 INFO  : Disconnected from the channel tcfchan#12.
17:41:29 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:42:28 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:31 INFO  : Jtag cable 'Avnet ZUBoard1CG 1234-oj1A' is selected.
17:42:31 INFO  : 'jtag frequency' command is executed.
17:42:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:42:31 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : System reset is completed.
17:42:35 INFO  : 'after 3000' command is executed.
17:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}' command is executed.
17:42:37 INFO  : Device configured successfully with "C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit"
17:42:37 INFO  : Context for 'APU' is selected.
17:42:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:42:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:42 INFO  : Context for 'APU' is selected.
17:42:42 INFO  : Boot mode is read from the target.
17:42:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:43 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:43 INFO  : 'set bp_42_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:42:44 INFO  : 'con -block -timeout 60' command is executed.
17:42:44 INFO  : 'bpremove $bp_42_43_fsbl_bp' command is executed.
17:42:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:45 INFO  : The application 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet ZUBoard1CG 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-ZUBoard1CG-1234-oj1A-04688093-0"}
fpga -file C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_42_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/TAlars/Documents/vivado_projects_tests/vipix/sd_card/sd_card_sw/Debug/sd_card_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:45 INFO  : 'con' command is executed.
17:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:42:45 INFO  : Launch script is exported to file 'C:\Users\TAlars\Documents\vivado_projects_tests\vipix\sd_card\sd_card_sw_system\_ide\scripts\systemdebugger_sd_card_sw_system_standalone.tcl'
17:45:18 INFO  : Disconnected from the channel tcfchan#16.
