Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  2 12:41:01 2023
| Host         : CS152B-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   190 |
| Unused register locations in slices containing registers |   368 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           12 |
|      4 |            4 |
|      6 |            1 |
|      8 |           27 |
|     10 |           11 |
|     12 |           13 |
|     14 |            2 |
|    16+ |          120 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1418 |          219 |
| No           | No                    | Yes                    |              58 |            7 |
| No           | Yes                   | No                     |            1598 |          295 |
| Yes          | No                    | No                     |             712 |          113 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            2840 |          495 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                     Enable Signal                                                                                                                     |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                      |                1 |              2 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                               |                1 |              2 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                             |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                           |                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                           |                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                     | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                             | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                    |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_arready0                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                             | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                    |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[0]                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                            |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                1 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                         |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                               | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                               | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                               | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                             | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                              | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                             | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                             | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                             | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                             | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                             | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                              | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                          | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                     | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |             16 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                            |                                                                                                                                                                                                                                                              |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                     | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                3 |             20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                |                8 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                7 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                4 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               11 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                7 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               12 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                9 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                8 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                        |                4 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                |                7 |             52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                              |                8 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |               11 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                6 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                              |               10 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                           |                                                                                                                                                                                                                                                              |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                    | design_1_i/PmodAMP2_0/inst/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                              | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                           |                                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                 |               14 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                     |               17 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                |                                                                                                                                                                                                                                                              |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodAMP2_0/inst/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |               32 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                               | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                4 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                        |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                 | design_1_i/PmodAMP2_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                              |               13 |             66 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               16 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |               16 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/PmodGYRO_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |               18 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodAMP2_0/inst/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               12 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                                         |                                                                                                                                                                                                                                                              |               11 |            150 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |               28 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |               38 |            172 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[31]                                                                                                                                                            |                                                                                                                                                                                                                                                              |               16 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |               71 |            296 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                      |               93 |            436 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |              198 |           1290 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


