##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for UART_1_IntClock
		4.4::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
Clock: Clock_1                               | Frequency: 40.33 MHz  | Target: 0.10 MHz    | 
Clock: Clock_2                               | Frequency: 39.41 MHz  | Target: 0.10 MHz    | 
Clock: CyBUS_CLK                             | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock                       | Frequency: 55.82 MHz  | Target: 0.92 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                           | Frequency: 90.43 MHz  | Target: 1.00 MHz    | 
Clock: timer_clock(fixed-function)           | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+007           9975204     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9974626     N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.08333e+006     1065418     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      1e+006           988942      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_A_S1(0)_PAD  18732         Clock_2:R         
Pin_A_S2(0)_PAD  16948         Clock_1:R         
Pin_B_S1(0)_PAD  15391         Clock_2:R         
Pin_B_S2(0)_PAD  16322         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase   
---------------  ------------  -----------------  
H_Enable(0)_PAD  24140         timer_clock:R      
Tx_1(0)_PAD      33431         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 40.33 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9975204p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20566
-------------------------------------   ----- 
End-of-path arrival time (ps)           20566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_1                macrocell12     5657   9157  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  12507  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2929  15436  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  20566  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  20566  9975204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 39.41 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9974626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21144
-------------------------------------   ----- 
End-of-path arrival time (ps)           21144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                                    macrocell48     1250   1250  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_0                macrocell5      7902   9152  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  12502  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3512  16014  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  21144  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  21144  9974626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 55.82 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11725
-------------------------------------   ----- 
End-of-path arrival time (ps)           11725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell34     1250   1250  1065418  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell2      4831   6081  1065418  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   9431  1065418  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  11725  1065418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 90.43 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988942p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  988942  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell19     2597   4887  988942  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell19     3350   8237  988942  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2320  10558  988942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988942p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  988942  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell19     2597   4887  988942  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell19     3350   8237  988942  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2320  10558  988942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell6        0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11725
-------------------------------------   ----- 
End-of-path arrival time (ps)           11725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell34     1250   1250  1065418  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell2      4831   6081  1065418  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   9431  1065418  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  11725  1065418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9975204p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20566
-------------------------------------   ----- 
End-of-path arrival time (ps)           20566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_1                macrocell12     5657   9157  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  12507  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2929  15436  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  20566  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  20566  9975204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9974626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21144
-------------------------------------   ----- 
End-of-path arrival time (ps)           21144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                                    macrocell48     1250   1250  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_0                macrocell5      7902   9152  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  12502  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3512  16014  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  21144  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  21144  9974626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988942p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  988942  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell19     2597   4887  988942  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell19     3350   8237  988942  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2320  10558  988942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989069p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   2290   2290  988942  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2581   4871  989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989790p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell66     1250   1250  989688  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   2900   4150  989790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 991688p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  991688  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell67     2292   4802  991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 991688p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  991688  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell68     2292   4802  991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_542/main_1
Capture Clock  : Net_542/clock_0
Path slack     : 991688p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  991688  RISE       1
Net_542/main_1                      macrocell69     2292   4802  991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_542/clock_0                                            macrocell69         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_542/main_0
Capture Clock  : Net_542/clock_0
Path slack     : 992345p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell66   1250   1250  989688  RISE       1
Net_542/main_0                 macrocell69   2895   4145  992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_542/clock_0                                            macrocell69         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell67   1250   1250  992935  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell68   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992944  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell66    2336   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994082p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell68    1250   1250  994082  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   4168   5418  994082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11725
-------------------------------------   ----- 
End-of-path arrival time (ps)           11725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell34     1250   1250  1065418  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell2      4831   6081  1065418  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   9431  1065418  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  11725  1065418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1068812p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14021
-------------------------------------   ----- 
End-of-path arrival time (ps)           14021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068812  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell3      4217   7797  1068812  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell3      3350  11147  1068812  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2875  14021  1068812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell34     1250   1250  1065418  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5785   7035  1070288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1072027p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068812  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell35     4217   7797  1072027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1072239p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7585
-------------------------------------   ---- 
End-of-path arrival time (ps)           7585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell34   1250   1250  1065418  RISE       1
\UART_1:BUART:txn\/main_1    macrocell33   6335   7585  1072239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1072239p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7585
-------------------------------------   ---- 
End-of-path arrival time (ps)           7585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell34   1250   1250  1065418  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell37   6335   7585  1072239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072741p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell35     1250   1250  1067073  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3332   4582  1072741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1073209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073209  RISE       1
\UART_1:BUART:txn\/main_3                macrocell33     2244   6614  1073209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3819
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069007  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3629   3819  1073505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1073742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell34   1250   1250  1065418  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell34   4831   6081  1073742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1073742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell34   1250   1250  1065418  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell36   4831   6081  1073742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074339p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell34   1250   1250  1065418  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell35   4234   5484  1074339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1074373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell37   1250   1250  1074373  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell34   4200   5450  1074373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell37   1250   1250  1074373  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell36   4200   5450  1074373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell36   1250   1250  1067945  RISE       1
\UART_1:BUART:txn\/main_4    macrocell33   4121   5371  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell36   1250   1250  1067945  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell37   4121   5371  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075226p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell35   1250   1250  1067073  RISE       1
\UART_1:BUART:txn\/main_2    macrocell33   3347   4597  1075226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075226p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell35   1250   1250  1067073  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell37   3347   4597  1075226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell37   1250   1250  1074373  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell35   3293   4543  1075280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075342p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell36   1250   1250  1067945  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell35   3231   4481  1075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell35   1250   1250  1067073  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell34   3176   4426  1075397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell35   1250   1250  1067073  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell36   3176   4426  1075397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075514  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell33     4120   4310  1075514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069007  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell37     4116   4306  1075517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell33   1250   1250  1075877  RISE       1
\UART_1:BUART:txn\/main_0  macrocell33   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1076038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell37   1250   1250  1074373  RISE       1
\UART_1:BUART:txn\/main_6   macrocell33   2535   3785  1076038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell36   1250   1250  1067945  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell34   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell36   1250   1250  1067945  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell36   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell35   1250   1250  1067073  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell35   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1076406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3417
-------------------------------------   ---- 
End-of-path arrival time (ps)           3417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069007  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell35     3227   3417  1076406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2818
-------------------------------------   ---- 
End-of-path arrival time (ps)           2818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075514  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell34     2628   2818  1077005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1077005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2818
-------------------------------------   ---- 
End-of-path arrival time (ps)           2818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075514  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell36     2628   2818  1077005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069007  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell34     2302   2492  1077332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1077332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069007  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell36     2302   2492  1077332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9974626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21144
-------------------------------------   ----- 
End-of-path arrival time (ps)           21144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                                    macrocell48     1250   1250  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_0                macrocell5      7902   9152  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  12502  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3512  16014  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  21144  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  21144  9974626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9975204p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20566
-------------------------------------   ----- 
End-of-path arrival time (ps)           20566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_1                macrocell12     5657   9157  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  12507  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2929  15436  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  20566  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  20566  9975204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9976904p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17036
-------------------------------------   ----- 
End-of-path arrival time (ps)           17036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                                    macrocell48     1250   1250  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_0                macrocell5      7902   9152  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  12502  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   4534  17036  9976904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9977585p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16355
-------------------------------------   ----- 
End-of-path arrival time (ps)           16355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_1                macrocell12     5657   9157  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  12507  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   3848  16355  9977585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9977926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                                    macrocell48     1250   1250  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_0                macrocell5      7902   9152  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  12502  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3512  16014  9977926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9978504p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15436
-------------------------------------   ----- 
End-of-path arrival time (ps)           15436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_1                macrocell12     5657   9157  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  12507  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2929  15436  9978504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9980209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19291
-------------------------------------   ----- 
End-of-path arrival time (ps)           19291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/main_0            macrocell8      6532  10032  9980209  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/q                 macrocell8      3350  13382  9980209  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    5909  19291  9980209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9981008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q                                    macrocell45     1250   1250  9978257  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/main_2          macrocell9      4138   5388  9978257  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/q               macrocell9      3350   8738  9978257  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   4193  12932  9981008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9981557p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12383
-------------------------------------   ----- 
End-of-path arrival time (ps)           12383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q                                    macrocell45     1250   1250  9978257  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/main_2          macrocell9      4138   5388  9978257  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/q               macrocell9      3350   8738  9978257  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3645  12383  9981557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_7
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9981700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14790
-------------------------------------   ----- 
End-of-path arrival time (ps)           14790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q       macrocell63   1250   1250  9981700  RISE       1
\QuadDec_Sensor:Net_1251_split\/main_4  macrocell57   7890   9140  9981700  RISE       1
\QuadDec_Sensor:Net_1251_split\/q       macrocell57   3350  12490  9981700  RISE       1
\QuadDec_Sensor:Net_1251\/main_7        macrocell52   2300  14790  9981700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_4
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9982358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q  macrocell63   1250   1250  9981700  RISE       1
\QuadDec_Sensor:Net_1251\/main_4   macrocell52  12882  14132  9982358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1251\/main_7
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9982757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13733
-------------------------------------   ----- 
End-of-path arrival time (ps)           13733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q             macrocell48   1250   1250  9974626  RISE       1
\QuadDec_Motor:Net_1251_split\/main_1  macrocell43   6845   8095  9982757  RISE       1
\QuadDec_Motor:Net_1251_split\/q       macrocell43   3350  11445  9982757  RISE       1
\QuadDec_Motor:Net_1251\/main_7        macrocell38   2288  13733  9982757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9982787p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16713
-------------------------------------   ----- 
End-of-path arrival time (ps)           16713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_2\/main_0            macrocell7      6358   9748  9982787  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_2\/q                 macrocell7      3350  13098  9982787  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    3615  16713  9982787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9982922p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13568
-------------------------------------   ----- 
End-of-path arrival time (ps)           13568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q  macrocell63   1250   1250  9981700  RISE       1
\QuadDec_Sensor:Net_1260\/main_1   macrocell62  12318  13568  9982922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9983531p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q                                    macrocell59     1250   1250  9980231  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     2598   3848  9980231  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   7198  9980231  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   3212  10409  9983531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9983690p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15810
-------------------------------------   ----- 
End-of-path arrival time (ps)           15810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_3\/main_0            macrocell15     6651  10151  9983690  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_3\/q                 macrocell15     3350  13501  9983690  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    2309  15810  9983690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9983958p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_0\/main_0             macrocell6      2920   6550  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_0\/q                  macrocell6      3350   9900  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    5642  15542  9983958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Net_1275\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1275\/clock_0
Path slack     : 9984002p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12488
-------------------------------------   ----- 
End-of-path arrival time (ps)           12488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Net_1275\/main_0                             macrocell55     8988  12488  9984002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1275\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9984391p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q                macrocell52    1250   1250  9984391  RISE       1
\QuadDec_Sensor:Net_530\/main_1            macrocell17    4939   6189  9984391  RISE       1
\QuadDec_Sensor:Net_530\/q                 macrocell17    3350   9539  9984391  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_0  statusicell5   5570  15109  9984391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9984426p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9514
-------------------------------------   ---- 
End-of-path arrival time (ps)           9514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q                                    macrocell59     1250   1250  9980231  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     2598   3848  9980231  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   7198  9980231  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   2316   9514  9984426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_4
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9984655p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11835
-------------------------------------   ----- 
End-of-path arrival time (ps)           11835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q  macrocell63   1250   1250  9981700  RISE       1
\QuadDec_Sensor:Net_1203\/main_4   macrocell59  10585  11835  9984655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9984655p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11835
-------------------------------------   ----- 
End-of-path arrival time (ps)           11835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q         macrocell63   1250   1250  9981700  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_3  macrocell65  10585  11835  9984655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 9985147p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11343
-------------------------------------   ----- 
End-of-path arrival time (ps)           11343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell40     7843  11343  9985147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell40         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1251\/main_1
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9985664p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell48   1250   1250  9974626  RISE       1
\QuadDec_Motor:Net_1251\/main_1  macrocell38   9576  10826  9985664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1203\/main_5
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9985814p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10676
-------------------------------------   ----- 
End-of-path arrival time (ps)           10676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell50   1250   1250  9984557  RISE       1
\QuadDec_Motor:Net_1203\/main_5     macrocell45   9426  10676  9985814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9986337p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13163
-------------------------------------   ----- 
End-of-path arrival time (ps)           13163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1251\/q                macrocell38    1250   1250  9984285  RISE       1
\QuadDec_Motor:Net_611\/main_1            macrocell11    5656   6906  9986337  RISE       1
\QuadDec_Motor:Net_611\/q                 macrocell11    3350  10256  9986337  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_1  statusicell3   2907  13163  9986337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 9986339p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell54     6651  10151  9986339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell54         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9986434p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9975204  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    9566  13066  9986434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Net_1275\/main_0
Capture Clock  : \QuadDec_Motor:Net_1275\/clock_0
Path slack     : 9986458p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10032
-------------------------------------   ----- 
End-of-path arrival time (ps)           10032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9975749  RISE       1
\QuadDec_Motor:Net_1275\/main_0                             macrocell41     6532  10032  9986458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1275\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:Net_1203\/main_2
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9986584p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9906
-------------------------------------   ---- 
End-of-path arrival time (ps)           9906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  9984510  RISE       1
\QuadDec_Motor:Net_1203\/main_2         macrocell45   8656   9906  9986584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9986727p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q     macrocell50   1250   1250  9984557  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_4  macrocell49   8513   9763  9986727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9986729p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9761
-------------------------------------   ---- 
End-of-path arrival time (ps)           9761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell39     6371   9761  9986729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9987088p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9402
-------------------------------------   ---- 
End-of-path arrival time (ps)           9402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  9984201  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_2   macrocell49   8152   9402  9987088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9987188p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q                                    macrocell52     1250   1250  9984391  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   5502   6752  9987188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1260\/main_2
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9987268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell50   1250   1250  9984557  RISE       1
\QuadDec_Motor:Net_1260\/main_2     macrocell48   7972   9222  9987268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9987268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q       macrocell50   1250   1250  9984557  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_4  macrocell51   7972   9222  9987268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9987338p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9152
-------------------------------------   ---- 
End-of-path arrival time (ps)           9152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q               macrocell48   1250   1250  9974626  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_0  macrocell50   7902   9152  9987338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9987501p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  9984510  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_1   macrocell49   7739   8989  9987501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9987585p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1251\/q                                    macrocell38     1250   1250  9984285  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   5105   6355  9987585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9987662p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11838
-------------------------------------   ----- 
End-of-path arrival time (ps)           11838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q                macrocell52    1250   1250  9984391  RISE       1
\QuadDec_Sensor:Net_611\/main_1            macrocell18    4939   6189  9987662  RISE       1
\QuadDec_Sensor:Net_611\/q                 macrocell18    3350   9539  9987662  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_1  statusicell5   2299  11838  9987662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Net_1275\/main_1
Capture Clock  : \QuadDec_Motor:Net_1275\/clock_0
Path slack     : 9987795p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  9977156  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  9977156  RISE       1
\QuadDec_Motor:Net_1275\/main_1                             macrocell41     5305   8695  9987795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1275\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9987888p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_0\/main_0             macrocell13     2305   5935  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_0\/q                  macrocell13     3350   9285  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2327  11612  9987888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9987914p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q       macrocell51   1250   1250  9983600  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_5  macrocell50   7326   8576  9987914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9987978p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q   macrocell47   1250   1250  9984201  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_2  macrocell51   7262   8512  9987978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9988018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1251\/q                                    macrocell38     1250   1250  9984285  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   4672   5922  9988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9988035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8455
-------------------------------------   ---- 
End-of-path arrival time (ps)           8455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q   macrocell46   1250   1250  9984510  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_1  macrocell51   7205   8455  9988035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1275\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9988076p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11424
-------------------------------------   ----- 
End-of-path arrival time (ps)           11424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1275\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1275\/q                macrocell41    1250   1250  9986570  RISE       1
\QuadDec_Motor:Net_530\/main_0            macrocell10    4498   5748  9988076  RISE       1
\QuadDec_Motor:Net_530\/q                 macrocell10    3350   9098  9988076  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_0  statusicell3   2326  11424  9988076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9988090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                macrocell48    1250   1250  9974626  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_2  statusicell3  10160  11410  9988090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9988144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_2\/main_0            macrocell14     2298   5688  9988144  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_2\/q                 macrocell14     3350   9038  9988144  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2318  11356  9988144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:Net_1203\/main_3
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9988369p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  9984201  RISE       1
\QuadDec_Motor:Net_1203\/main_3         macrocell45   6871   8121  9988369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9988625p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q  macrocell30   1250   1250  9988625  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_0  macrocell61   6615   7865  9988625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9988664p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q       macrocell62   1250   1250  9978383  RISE       1
\QuadDec_Sensor:Net_1251\/main_1  macrocell52   6576   7826  9988664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1251\/main_6
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9988666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell51   1250   1250  9983600  RISE       1
\QuadDec_Motor:Net_1251\/main_6     macrocell38   6574   7824  9988666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9988695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q       macrocell62   1250   1250  9978383  RISE       1
\QuadDec_Sensor:Net_1203\/main_0  macrocell59   6545   7795  9988695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9988695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q               macrocell62   1250   1250  9978383  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_0  macrocell65   6545   7795  9988695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_5
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9988834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q  macrocell64   1250   1250  9984542  RISE       1
\QuadDec_Sensor:Net_1203\/main_5     macrocell59   6406   7656  9988834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9988834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q       macrocell64   1250   1250  9984542  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_4  macrocell65   6406   7656  9988834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 9989031p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q       macrocell31   1250   1250  9989031  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/main_0  macrocell32   6209   7459  9989031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/clock_0         macrocell32         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9989044p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q  macrocell31   1250   1250  9989031  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_1  macrocell61   6196   7446  9989044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9989254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q                                    macrocell52     1250   1250  9984391  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   3436   4686  9989254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:Net_1251\/main_3
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9989273p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  9984201  RISE       1
\QuadDec_Motor:Net_1251\/main_3         macrocell38   5967   7217  9989273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9989293p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q             macrocell62   1250   1250  9978383  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_0  macrocell63   5947   7197  9989293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9989293p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q               macrocell62   1250   1250  9978383  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_0  macrocell64   5947   7197  9989293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 9989360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q       macrocell28   1250   1250  9989360  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/main_0  macrocell29   5880   7130  9989360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/clock_0         macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989579p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9921
-------------------------------------   ---- 
End-of-path arrival time (ps)           9921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9975749  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    6421   9921  9989579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:Net_1251\/main_2
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9989586p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  9984510  RISE       1
\QuadDec_Motor:Net_1251\/main_2         macrocell38   5654   6904  9989586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_2
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9989595p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q  macrocell64   1250   1250  9984542  RISE       1
\QuadDec_Sensor:Net_1260\/main_2     macrocell62   5645   6895  9989595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9989636p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/clock_0         macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q  macrocell27   1250   1250  9989636  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_0  macrocell60   5604   6854  9989636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1251\/main_5
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9989637p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell50   1250   1250  9984557  RISE       1
\QuadDec_Motor:Net_1251\/main_5     macrocell38   5603   6853  9989637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9989638p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q         macrocell49   1250   1250  9984930  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_3  macrocell50   5602   6852  9989638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989653p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 10000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                             macrocell48    1250   1250  9974626  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   9097  10347  9989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9989670p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q          macrocell63    1250   1250  9981700  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_3  statusicell5   8580   9830  9989670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_2
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9989861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  9985672  RISE       1
\QuadDec_Sensor:Net_1203\/main_2         macrocell59   5379   6629  9989861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9989861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  9985672  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_1  macrocell65   5379   6629  9989861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Sensor:Net_1275\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1275\/clock_0
Path slack     : 9989881p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  9976835  RISE       1
\QuadDec_Sensor:Net_1275\/main_1                             macrocell55     3219   6609  9989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1275\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9989925p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q  macrocell28   1250   1250  9989360  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_1  macrocell60   5315   6565  9989925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 9989940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  9983958  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/main_0          macrocell42     2920   6550  9989940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell42         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_3
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9990101p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  9985780  RISE       1
\QuadDec_Sensor:Net_1203\/main_3         macrocell59   5139   6389  9990101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9990101p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  9985780  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_2  macrocell65   5139   6389  9990101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_6
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9990108p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q  macrocell65   1250   1250  9985032  RISE       1
\QuadDec_Sensor:Net_1251\/main_6     macrocell52   5132   6382  9990108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 9990141p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/clock_0          macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q       macrocell21   1250   1250  9990141  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/main_0  macrocell22   5099   6349  9990141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0          macrocell22         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9990141p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/clock_0          macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q  macrocell21   1250   1250  9990141  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_0  macrocell46   5099   6349  9990141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9990173p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q       macrocell62   1250   1250  9978383  RISE       1
\QuadDec_Sensor:Net_1260\/main_0  macrocell62   5067   6317  9990173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9990175p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q     macrocell65   1250   1250  9985032  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_5  macrocell63   5065   6315  9990175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9990175p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q       macrocell65   1250   1250  9985032  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_5  macrocell64   5065   6315  9990175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9990192p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                             macrocell62    1250   1250  9978383  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   8558   9808  9990192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9990267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9233
-------------------------------------   ---- 
End-of-path arrival time (ps)           9233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                macrocell62    1250   1250  9978383  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_2  statusicell5   7983   9233  9990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1251\/main_4
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9990546p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell49   1250   1250  9984930  RISE       1
\QuadDec_Motor:Net_1251\/main_4   macrocell38   4694   5944  9990546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 9990555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  9987888  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/main_0          macrocell56     2305   5935  9990555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell56         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1203\/main_0
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9990604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell48   1250   1250  9974626  RISE       1
\QuadDec_Motor:Net_1203\/main_0  macrocell45   4636   5886  9990604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9990739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q       macrocell47   1250   1250  9984201  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_3  macrocell47   4501   5751  9990739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_2
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9990772p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  9985672  RISE       1
\QuadDec_Sensor:Net_1251\/main_2         macrocell52   4468   5718  9990772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9990802p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  9976835  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell53     2298   5688  9990802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9990815p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  9985672  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_1   macrocell63   4425   5675  9990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9990815p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  9985672  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_1  macrocell64   4425   5675  9990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_5
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9990870p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q  macrocell64   1250   1250  9984542  RISE       1
\QuadDec_Sensor:Net_1251\/main_5     macrocell52   4370   5620  9990870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 9990975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q       macrocell30   1250   1250  9988625  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/main_0  macrocell31   4265   5515  9990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0         macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 9991050p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/clock_0         macrocell27         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q       macrocell27   1250   1250  9989636  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/main_0  macrocell28   4190   5440  9991050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0         macrocell28         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 9991102p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q                              macrocell45   1250   1250  9978257  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell44   4138   5388  9991102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell44         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_3
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9991135p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q  macrocell65   1250   1250  9985032  RISE       1
\QuadDec_Sensor:Net_1260\/main_3     macrocell62   4105   5355  9991135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9991369p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  9985780  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_2   macrocell63   3871   5121  9991369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9991369p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  9985780  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_2  macrocell64   3871   5121  9991369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1203\/main_6
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9991633p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell51   1250   1250  9983600  RISE       1
\QuadDec_Motor:Net_1203\/main_6     macrocell45   3607   4857  9991633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_3
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9991702p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  9985780  RISE       1
\QuadDec_Sensor:Net_1251\/main_3         macrocell52   3538   4788  9991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9991702p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q       macrocell61   1250   1250  9985780  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_3  macrocell61   3538   4788  9991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9991716p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q   macrocell47   1250   1250  9984201  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_2  macrocell50   3524   4774  9991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9991732p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q       macrocell60   1250   1250  9985672  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_3  macrocell60   3508   4758  9991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1203\/main_4
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9991794p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell49   1250   1250  9984930  RISE       1
\QuadDec_Motor:Net_1203\/main_4   macrocell45   3446   4696  9991794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9991808p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q       macrocell52   1250   1250  9984391  RISE       1
\QuadDec_Sensor:Net_1251\/main_0  macrocell52   3432   4682  9991808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9991911p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q             macrocell48   1250   1250  9974626  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_0  macrocell49   3329   4579  9991911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9992022p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q   macrocell46   1250   1250  9984510  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_1  macrocell50   3218   4468  9992022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 9992037p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q       macrocell25   1250   1250  9992037  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/main_0  macrocell26   3203   4453  9992037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/clock_0          macrocell26         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1260\/main_0
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9992171p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell48   1250   1250  9974626  RISE       1
\QuadDec_Motor:Net_1260\/main_0  macrocell48   3069   4319  9992171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9992171p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q               macrocell48   1250   1250  9974626  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_0  macrocell51   3069   4319  9992171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Net_1251\/main_0
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9992179p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1251\/q       macrocell38   1250   1250  9984285  RISE       1
\QuadDec_Motor:Net_1251\/main_0  macrocell38   3061   4311  9992179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/q  macrocell26   1250   1250  9992316  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_2  macrocell47   2924   4174  9992316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 9992318p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/clock_0          macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q       macrocell24   1250   1250  9992318  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/main_0  macrocell25   2922   4172  9992318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0          macrocell25         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992318p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/clock_0          macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q  macrocell24   1250   1250  9992318  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_0  macrocell47   2922   4172  9992318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1260\/main_3
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9992548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell51   1250   1250  9983600  RISE       1
\QuadDec_Motor:Net_1260\/main_3     macrocell48   2692   3942  9992548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9992548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q       macrocell51   1250   1250  9983600  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_5  macrocell51   2692   3942  9992548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9992565p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q     macrocell51   1250   1250  9983600  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_5  macrocell49   2675   3925  9992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_6
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9992612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q  macrocell65   1250   1250  9985032  RISE       1
\QuadDec_Sensor:Net_1203\/main_6     macrocell59   2628   3878  9992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9992612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q       macrocell65   1250   1250  9985032  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_5  macrocell65   2628   3878  9992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9992614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q     macrocell64   1250   1250  9984542  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_4  macrocell63   2626   3876  9992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9992614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q       macrocell64   1250   1250  9984542  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_4  macrocell64   2626   3876  9992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Net_1203\/main_1
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9992616p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q       macrocell45   1250   1250  9978257  RISE       1
\QuadDec_Motor:Net_1203\/main_1  macrocell45   2624   3874  9992616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9992622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q       macrocell50   1250   1250  9984557  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_4  macrocell50   2618   3868  9992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 9992642p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT    slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q                              macrocell59   1250   1250  9980231  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell58   2598   3848  9992642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell58         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9992643p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q       macrocell59   1250   1250  9980231  RISE       1
\QuadDec_Sensor:Net_1203\/main_1  macrocell59   2597   3847  9992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9992710p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q       macrocell49   1250   1250  9984930  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_3  macrocell49   2530   3780  9992710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1260\/main_1
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9992713p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell49   1250   1250  9984930  RISE       1
\QuadDec_Motor:Net_1260\/main_1   macrocell48   2527   3777  9992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9992713p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q         macrocell49   1250   1250  9984930  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_3  macrocell51   2527   3777  9992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/q  macrocell32   1250   1250  9992929  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_2  macrocell61   2311   3561  9992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 9992930p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q       macrocell22   1250   1250  9992930  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/main_0  macrocell23   2310   3560  9992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/clock_0          macrocell23         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992930p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q  macrocell22   1250   1250  9992930  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_1  macrocell46   2310   3560  9992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/q  macrocell29   1250   1250  9992938  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_2  macrocell60   2302   3552  9992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q       macrocell46   1250   1250  9984510  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_3  macrocell46   2299   3549  9992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/clock_0          macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/q  macrocell23   1250   1250  9992943  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_2  macrocell46   2297   3547  9992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q  macrocell25   1250   1250  9992037  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_1  macrocell47   2297   3547  9992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9992944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q       macrocell63   1250   1250  9981700  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_3  macrocell63   2296   3546  9992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9992944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q         macrocell63   1250   1250  9981700  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_3  macrocell64   2296   3546  9992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9993541p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q          macrocell49    1250   1250  9984930  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_3  statusicell3   4709   5959  9993541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

