{
   "nodes": 
[{"index":0,"id":361,"name":"Formal_verification","group":0,"x":654.7,"y":494.7,"keywords":"verification,formal,program,technique,validation"},{"index":1,"id":3282,"name":"SyncCharts","group":0,"x":631.2,"y":448.1,"keywords":"syncchart,esterel,reactive,programming,synchronou"},{"index":2,"id":4733,"name":"Esterel_Studio","group":0,"x":629.6,"y":468.6,"keywords":"esterel,formal,vhdl,specification,verilog"},{"index":3,"id":4969,"name":"SIGNAL_(programming_language)","group":0,"x":617.3,"y":478.8,"keywords":"flow,elementary,data,synchronized,describing"},{"index":4,"id":4990,"name":"Esterel","group":0,"x":633.6,"y":458.5,"keywords":"esterel,instant,statement,signal,absent"}]
, 
"links": 
[{"source":1,"target":2,"value":2},{"source":1,"target":4,"value":2},{"source":2,"target":1,"value":2},{"source":2,"target":4,"value":2},{"source":3,"target":4,"value":2},{"source":3,"target":0,"value":2},{"source":4,"target":2,"value":2}]
}