

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_45_4'
================================================================
* Date:           Tue Apr  1 19:50:27 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4  |        ?|        ?|        15|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cx = alloca i32 1"   --->   Operation 18 'alloca' 'cx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cy = alloca i32 1"   --->   Operation 19 'alloca' 'cy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%iChannel = alloca i32 1"   --->   Operation 21 'alloca' 'iChannel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coeffs"   --->   Operation 23 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln45_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln45_1"   --->   Operation 24 'read' 'icmp_ln45_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp2_cast_mid135_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp2_cast_mid135"   --->   Operation 25 'read' 'tmp2_cast_mid135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln17"   --->   Operation 26 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln17_1"   --->   Operation 27 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln43_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln43"   --->   Operation 28 'read' 'zext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 29 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mul_ln38_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln38"   --->   Operation 30 'read' 'mul_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln43_cast = zext i32 %zext_ln43_read"   --->   Operation 31 'zext' 'zext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp2_cast_mid135_cast = zext i32 %tmp2_cast_mid135_read"   --->   Operation 32 'zext' 'tmp2_cast_mid135_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_23, i32 0, i32 0, void @empty_17, i32 0, i32 200000, void @empty_21, void @empty_16, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten55"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cx"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i96 %indvar_flatten55" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 41 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.12ns)   --->   "%icmp_ln43 = icmp_eq  i96 %indvar_flatten55_load, i96 %mul_ln17_1_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 42 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (4.43ns)   --->   "%add_ln43_1 = add i96 %indvar_flatten55_load, i96 1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 43 'add' 'add_ln43_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc32.loopexit, void %VITIS_LOOP_58_5.loopexit.exitStub" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 44 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.77ns)   --->   "%icmp_ln44 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln17_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 45 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln44_2 = add i64 %indvar_flatten_load, i64 1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 46 'add' 'add_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%select_ln44_4 = select i1 %icmp_ln44, i64 1, i64 %add_ln44_2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 47 'select' 'select_ln44_4' <Predicate = (!icmp_ln43)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln45 = store i96 %add_ln43_1, i96 %indvar_flatten55" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 48 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln45 = store i64 %select_ln44_4, i64 %indvar_flatten" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 49 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 50 'br' 'br_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.75>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %arrayidx2813.exit"   --->   Operation 51 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cy_2 = load i32 %cy" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 52 'load' 'cy_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %cy_2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 53 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%cx_load = load i32 %cx" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 54 'load' 'cx_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.69ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i32 0, i32 %cy_2" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 55 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln44)   --->   "%or_ln43 = or i1 %icmp_ln44, i1 %first_iter_0" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 56 'or' 'or_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln43_3 = select i1 %icmp_ln44, i10 0, i10 %trunc_ln44" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 57 'select' 'select_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i32 %cx_load, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 58 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43 & !icmp_ln44)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln43_4 = select i1 %icmp_ln44, i1 %icmp_ln45_1_read, i1 %icmp_ln45" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 59 'select' 'select_ln43_4' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %select_ln43, i32 1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 60 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln44 = or i1 %select_ln43_4, i1 %or_ln43" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 61 'or' 'or_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44_1 = or i1 %select_ln43_4, i1 %icmp_ln44" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 62 'or' 'or_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44_1, i32 0, i32 %cx_load" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 63 'select' 'select_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%trunc_ln44_1 = trunc i32 %add_ln44" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 64 'trunc' 'trunc_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %select_ln43_4, i10 %trunc_ln44_1, i10 %select_ln43_3" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 65 'select' 'select_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln44_3 = select i1 %select_ln43_4, i32 %add_ln44, i32 %select_ln43" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 66 'select' 'select_ln44_3' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %or_ln44, void %for.inc.split, void %for.first.iter.for.inc" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 67 'br' 'br_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln44_3, i32 %cy" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 68 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%iChannel_2 = load i32 %iChannel" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 69 'load' 'iChannel_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (6.91ns)   --->   "%empty_59 = mul i32 %cy_2, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 70 'mul' 'empty_59' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %iChannel_2, i32 1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 71 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i32 %add_ln43, i32 %iChannel_2" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 72 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %select_ln43_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 73 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %select_ln43_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 74 'trunc' 'empty_62' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln43, i2 0" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 75 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_63 = sub i10 %tmp_1, i10 %empty_62" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 76 'sub' 'empty_63' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_64 = add i10 %empty_63, i10 %select_ln44_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 77 'add' 'empty_64' <Predicate = (!icmp_ln43)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [2/2] (6.91ns)   --->   "%p_mid1 = mul i32 %add_ln44, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 78 'mul' 'p_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln45 = add i32 %select_ln44, i32 1" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 79 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln43_1, i32 %iChannel" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 80 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %add_ln45, i32 %cx" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 81 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 82 [2/2] (6.91ns)   --->   "%empty = mul i32 %iChannel_2, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 82 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (6.91ns)   --->   "%empty_59 = mul i32 %cy_2, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 83 'mul' 'empty_59' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [2/2] (6.91ns)   --->   "%p_mid125 = mul i32 %add_ln43, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 84 'mul' 'p_mid125' <Predicate = (!icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (6.91ns)   --->   "%p_mid1 = mul i32 %add_ln44, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 85 'mul' 'p_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 86 [1/2] (6.91ns)   --->   "%empty = mul i32 %iChannel_2, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 86 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast5 = zext i32 %empty_59" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 87 'zext' 'p_cast5' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.55ns)   --->   "%tmp2 = add i33 %zext_ln43_cast, i33 %p_cast5" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 88 'add' 'tmp2' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/2] (6.91ns)   --->   "%p_mid125 = mul i32 %add_ln43, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 89 'mul' 'p_mid125' <Predicate = (!icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast5_mid1 = zext i32 %p_mid1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 90 'zext' 'p_cast5_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%tmp2_mid1 = add i33 %zext_ln43_cast, i33 %p_cast5_mid1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 91 'add' 'tmp2_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.11>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %empty" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 93 'zext' 'zext_ln44' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i33 %tmp2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 94 'zext' 'tmp2_cast' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (2.59ns)   --->   "%empty_60 = add i34 %tmp2_cast, i34 %zext_ln44" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 95 'add' 'empty_60' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 96 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i32 %p_mid125" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 97 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43 & icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%select_ln43_2 = select i1 %icmp_ln44, i32 %p_mid125, i32 %empty" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 98 'select' 'select_ln43_2' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%zext_ln43_2 = zext i32 %select_ln43_2" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 99 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.55ns)   --->   "%p_mid137 = add i33 %tmp2_cast_mid135_cast, i33 %zext_ln43_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 100 'add' 'p_mid137' <Predicate = (!icmp_ln43 & icmp_ln44 & !select_ln43_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%p_mid137_cast = zext i33 %p_mid137" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 101 'zext' 'p_mid137_cast' <Predicate = (!icmp_ln43 & icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%tmp2_cast_mid1 = zext i33 %tmp2_mid1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 102 'zext' 'tmp2_cast_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (2.59ns) (out node of the LUT)   --->   "%p_mid110 = add i34 %tmp2_cast_mid1, i34 %zext_ln43_2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 103 'add' 'p_mid110' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln43_5 = select i1 %icmp_ln44, i34 %p_mid137_cast, i34 %empty_60" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 104 'select' 'select_ln43_5' <Predicate = (!icmp_ln43 & !select_ln43_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln44_2 = select i1 %select_ln43_4, i34 %p_mid110, i34 %select_ln43_5" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 105 'select' 'select_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%sext_ln45_mid2_v_v_v_v_v = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %select_ln44_2, i2 0" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 106 'bitconcatenate' 'sext_ln45_mid2_v_v_v_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%zext_ln44_1 = zext i36 %sext_ln45_mid2_v_v_v_v_v" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 107 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln44_1 = add i64 %zext_ln44_1, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 108 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln45_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44_1, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 109 'partselect' 'sext_ln45_mid2_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %select_ln44" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 110 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.95ns)   --->   "%switch_ln47 = switch i2 %trunc_ln47, void %arrayidx2813.case.2, i2 0, void %arrayidx2813.case.0, i2 1, void %arrayidx2813.case.1" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 111 'switch' 'switch_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.95>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %sext_ln45_mid2_v" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 112 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln44" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 113 'getelementptr' 'gmem_addr_1' <Predicate = (or_ln44)> <Delay = 0.00>
ST_8 : Operation 114 [7/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 114 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln44" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 115 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 116 [6/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 116 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 117 [5/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 117 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 118 [4/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 118 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 119 [3/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 119 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 120 [2/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 120 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 121 [1/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 121 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.split" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 122 'br' 'br_ln45' <Predicate = (or_ln44)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 123 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [HLS_Optimized/conv2d.cpp:48]   --->   Operation 124 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_64" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 128 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %p_cast" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 129 'getelementptr' 'coeff_cache_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr = getelementptr i32 %coeff_cache_1, i64 0, i64 %p_cast" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 130 'getelementptr' 'coeff_cache_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr = getelementptr i32 %coeff_cache_2, i64 0, i64 %p_cast" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 131 'getelementptr' 'coeff_cache_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_read, i10 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 133 'store' 'store_ln47' <Predicate = (trunc_ln47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx2813.exit" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 134 'br' 'br_ln47' <Predicate = (trunc_ln47 == 1)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_read, i10 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 135 'store' 'store_ln47' <Predicate = (trunc_ln47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx2813.exit" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 136 'br' 'br_ln47' <Predicate = (trunc_ln47 == 0)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_read, i10 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 137 'store' 'store_ln47' <Predicate = (trunc_ln47 != 0 & trunc_ln47 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx2813.exit" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 138 'br' 'br_ln47' <Predicate = (trunc_ln47 != 0 & trunc_ln47 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln17_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp2_cast_mid135]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln45_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ coeff_cache_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ coeff_cache_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cx                       (alloca        ) [ 01111000000000000]
cy                       (alloca        ) [ 01110000000000000]
indvar_flatten           (alloca        ) [ 01100000000000000]
iChannel                 (alloca        ) [ 01111000000000000]
indvar_flatten55         (alloca        ) [ 01100000000000000]
coeffs_read              (read          ) [ 01111111000000000]
icmp_ln45_1_read         (read          ) [ 01110000000000000]
tmp2_cast_mid135_read    (read          ) [ 00000000000000000]
mul_ln17_read            (read          ) [ 01100000000000000]
mul_ln17_1_read          (read          ) [ 01100000000000000]
zext_ln43_read           (read          ) [ 00000000000000000]
convWidth_read           (read          ) [ 01111111111111100]
mul_ln38_read            (read          ) [ 01111110000000000]
zext_ln43_cast           (zext          ) [ 01111110000000000]
tmp2_cast_mid135_cast    (zext          ) [ 01111111000000000]
specinterface_ln0        (specinterface ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
br_ln0                   (br            ) [ 01110000000000000]
indvar_flatten_load      (load          ) [ 00000000000000000]
indvar_flatten55_load    (load          ) [ 00000000000000000]
icmp_ln43                (icmp          ) [ 01111111111111111]
add_ln43_1               (add           ) [ 00000000000000000]
br_ln43                  (br            ) [ 00000000000000000]
icmp_ln44                (icmp          ) [ 01011111000000000]
add_ln44_2               (add           ) [ 00000000000000000]
select_ln44_4            (select        ) [ 00000000000000000]
store_ln45               (store         ) [ 00000000000000000]
store_ln45               (store         ) [ 00000000000000000]
br_ln45                  (br            ) [ 01110000000000000]
first_iter_0             (phi           ) [ 01010000000000000]
cy_2                     (load          ) [ 01001100000000000]
trunc_ln44               (trunc         ) [ 00000000000000000]
cx_load                  (load          ) [ 00000000000000000]
select_ln43              (select        ) [ 00000000000000000]
or_ln43                  (or            ) [ 00000000000000000]
select_ln43_3            (select        ) [ 00000000000000000]
icmp_ln45                (icmp          ) [ 00000000000000000]
select_ln43_4            (select        ) [ 01001111000000000]
add_ln44                 (add           ) [ 01001100000000000]
or_ln44                  (or            ) [ 01001111111111100]
or_ln44_1                (or            ) [ 00000000000000000]
select_ln44              (select        ) [ 01001111000000000]
trunc_ln44_1             (trunc         ) [ 00000000000000000]
select_ln44_1            (select        ) [ 01001000000000000]
select_ln44_3            (select        ) [ 00000000000000000]
br_ln45                  (br            ) [ 00000000000000000]
store_ln45               (store         ) [ 00000000000000000]
iChannel_2               (load          ) [ 01000110000000000]
add_ln43                 (add           ) [ 01000110000000000]
select_ln43_1            (select        ) [ 00000000000000000]
trunc_ln43               (trunc         ) [ 00000000000000000]
empty_62                 (trunc         ) [ 00000000000000000]
tmp_1                    (bitconcatenate) [ 00000000000000000]
empty_63                 (sub           ) [ 00000000000000000]
empty_64                 (add           ) [ 01000111111111111]
add_ln45                 (add           ) [ 00000000000000000]
store_ln45               (store         ) [ 00000000000000000]
store_ln45               (store         ) [ 00000000000000000]
empty_59                 (mul           ) [ 01000010000000000]
p_mid1                   (mul           ) [ 01000010000000000]
empty                    (mul           ) [ 01000001000000000]
p_cast5                  (zext          ) [ 00000000000000000]
tmp2                     (add           ) [ 01000001000000000]
p_mid125                 (mul           ) [ 01000001000000000]
p_cast5_mid1             (zext          ) [ 00000000000000000]
tmp2_mid1                (add           ) [ 01000001000000000]
specbitsmap_ln0          (specbitsmap   ) [ 00000000000000000]
zext_ln44                (zext          ) [ 00000000000000000]
tmp2_cast                (zext          ) [ 00000000000000000]
empty_60                 (add           ) [ 00000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000]
zext_ln43_1              (zext          ) [ 00000000000000000]
select_ln43_2            (select        ) [ 00000000000000000]
zext_ln43_2              (zext          ) [ 00000000000000000]
p_mid137                 (add           ) [ 00000000000000000]
p_mid137_cast            (zext          ) [ 00000000000000000]
tmp2_cast_mid1           (zext          ) [ 00000000000000000]
p_mid110                 (add           ) [ 00000000000000000]
select_ln43_5            (select        ) [ 00000000000000000]
select_ln44_2            (select        ) [ 00000000000000000]
sext_ln45_mid2_v_v_v_v_v (bitconcatenate) [ 00000000000000000]
zext_ln44_1              (zext          ) [ 00000000000000000]
add_ln44_1               (add           ) [ 00000000000000000]
sext_ln45_mid2_v         (partselect    ) [ 01000000100000000]
trunc_ln47               (trunc         ) [ 01000000111111111]
switch_ln47              (switch        ) [ 00000000000000000]
sext_ln44                (sext          ) [ 00000000000000000]
gmem_addr_1              (getelementptr ) [ 01000000011111100]
gmem_addr                (getelementptr ) [ 01000000011111110]
empty_61                 (readreq       ) [ 00000000000000000]
br_ln45                  (br            ) [ 00000000000000000]
specloopname_ln45        (specloopname  ) [ 00000000000000000]
gmem_addr_read           (read          ) [ 01000000000000001]
specloopname_ln0         (specloopname  ) [ 00000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000]
specloopname_ln0         (specloopname  ) [ 00000000000000000]
p_cast                   (zext          ) [ 00000000000000000]
coeff_cache_addr         (getelementptr ) [ 00000000000000000]
coeff_cache_1_addr       (getelementptr ) [ 00000000000000000]
coeff_cache_2_addr       (getelementptr ) [ 00000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000]
store_ln47               (store         ) [ 00000000000000000]
br_ln47                  (br            ) [ 00000000000000000]
store_ln47               (store         ) [ 00000000000000000]
br_ln47                  (br            ) [ 00000000000000000]
store_ln47               (store         ) [ 00000000000000000]
br_ln47                  (br            ) [ 00000000000000000]
ret_ln0                  (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln38">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln43">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln17_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp2_cast_mid135">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2_cast_mid135"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="icmp_ln45_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln45_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coeff_cache">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coeff_cache_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coeff_cache_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="coeffs">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i34.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="cx_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cx/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cy_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cy/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="iChannel_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChannel/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten55_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten55/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="coeffs_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln45_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln45_1_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp2_cast_mid135_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp2_cast_mid135_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mul_ln17_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln17_1_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="96" slack="0"/>
<pin id="144" dir="0" index="1" bw="96" slack="0"/>
<pin id="145" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_1_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln43_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln43_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="convWidth_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln38_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln38_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="7"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_61/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="gmem_addr_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="7"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/15 "/>
</bind>
</comp>

<comp id="177" class="1004" name="coeff_cache_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr/16 "/>
</bind>
</comp>

<comp id="184" class="1004" name="coeff_cache_1_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_1_addr/16 "/>
</bind>
</comp>

<comp id="191" class="1004" name="coeff_cache_2_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_2_addr/16 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln47_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/16 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln47_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/16 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln47_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/16 "/>
</bind>
</comp>

<comp id="216" class="1005" name="first_iter_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="first_iter_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="2"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln43_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp2_cast_mid135_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="33" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast_mid135_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="96" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten55_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="96" slack="1"/>
<pin id="267" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten55_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln43_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="96" slack="0"/>
<pin id="270" dir="0" index="1" bw="96" slack="1"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln43_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="96" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln44_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln44_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln44_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="64" slack="0"/>
<pin id="294" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_4/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln45_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="96" slack="0"/>
<pin id="300" dir="0" index="1" bw="96" slack="1"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln45_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="cy_2_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cy_2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln44_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="cx_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cx_load/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln43_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln43_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln43_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_3/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln45_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln43_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="2"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_4/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln44_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln44_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln44_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="1"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_1/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln44_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln44_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln44_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="0" index="2" bw="10" slack="0"/>
<pin id="381" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln44_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_3/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln45_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="2"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="iChannel_2_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="3"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChannel_2/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="3"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_59/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln43_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln43_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="2"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln43_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="empty_62_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_63_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_63/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="empty_64_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="10" slack="1"/>
<pin id="443" dir="1" index="2" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="3"/>
<pin id="448" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln45_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln45_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="3"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln45_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="3"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="4"/>
<pin id="467" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="4"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid125/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_cast5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="5"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_cast5_mid1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5_mid1/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp2_mid1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="5"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln44_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp2_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="33" slack="1"/>
<pin id="493" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="empty_60_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="33" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln43_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln43_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="5"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="0" index="2" bw="32" slack="1"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln43_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_mid137_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="6"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid137/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_mid137_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="33" slack="0"/>
<pin id="519" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid137_cast/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp2_cast_mid1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="33" slack="1"/>
<pin id="523" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast_mid1/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_mid110_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="33" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid110/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln43_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="5"/>
<pin id="532" dir="0" index="1" bw="33" slack="0"/>
<pin id="533" dir="0" index="2" bw="34" slack="0"/>
<pin id="534" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_5/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln44_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="4"/>
<pin id="539" dir="0" index="1" bw="34" slack="0"/>
<pin id="540" dir="0" index="2" bw="34" slack="0"/>
<pin id="541" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln45_mid2_v_v_v_v_v_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="36" slack="0"/>
<pin id="546" dir="0" index="1" bw="34" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln45_mid2_v_v_v_v_v/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln44_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="36" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln44_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="36" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="6"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln45_mid2_v_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="62" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="0" index="2" bw="3" slack="0"/>
<pin id="565" dir="0" index="3" bw="7" slack="0"/>
<pin id="566" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln45_mid2_v/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln47_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="4"/>
<pin id="573" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln44_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="62" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="gmem_addr_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="62" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="gmem_addr_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="62" slack="0"/>
<pin id="587" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="12"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/16 "/>
</bind>
</comp>

<comp id="596" class="1005" name="cx_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cx "/>
</bind>
</comp>

<comp id="603" class="1005" name="cy_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cy "/>
</bind>
</comp>

<comp id="610" class="1005" name="indvar_flatten_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="617" class="1005" name="iChannel_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iChannel "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten55_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="96" slack="0"/>
<pin id="626" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten55 "/>
</bind>
</comp>

<comp id="631" class="1005" name="coeffs_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="6"/>
<pin id="633" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="icmp_ln45_1_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="2"/>
<pin id="638" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln45_1_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="mul_ln17_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="mul_ln17_1_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="96" slack="1"/>
<pin id="648" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_1_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="convWidth_read_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="2"/>
<pin id="653" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="659" class="1005" name="mul_ln38_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="4"/>
<pin id="661" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln38_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="zext_ln43_cast_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="33" slack="5"/>
<pin id="667" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln43_cast "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp2_cast_mid135_cast_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="33" slack="6"/>
<pin id="673" dir="1" index="1" bw="33" slack="6"/>
</pin_list>
<bind>
<opset="tmp2_cast_mid135_cast "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln43_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln44_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="692" class="1005" name="cy_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cy_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="select_ln43_4_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="select_ln43_4 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln44_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="707" class="1005" name="or_ln44_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="5"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln44 "/>
</bind>
</comp>

<comp id="711" class="1005" name="select_ln44_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="717" class="1005" name="select_ln44_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="1"/>
<pin id="719" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="iChannel_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iChannel_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln43_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="732" class="1005" name="empty_64_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="12"/>
<pin id="734" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="737" class="1005" name="empty_59_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="742" class="1005" name="p_mid1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="empty_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp2_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="33" slack="1"/>
<pin id="755" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="758" class="1005" name="p_mid125_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid125 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp2_mid1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="33" slack="1"/>
<pin id="766" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_mid1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="sext_ln45_mid2_v_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="62" slack="1"/>
<pin id="771" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_mid2_v "/>
</bind>
</comp>

<comp id="774" class="1005" name="trunc_ln47_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="9"/>
<pin id="776" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="778" class="1005" name="gmem_addr_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="gmem_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="7"/>
<pin id="785" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="gmem_addr_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="86" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="92" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="184" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="177" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="191" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="148" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="130" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="265" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="262" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="262" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="279" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="273" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="290" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="308" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="221" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="311" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="315" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="318" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="342" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="325" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="342" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="315" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="348" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="342" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="330" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="342" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="348" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="318" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="398" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="411" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="418" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="68" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="453"><net_src comp="24" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="411" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="449" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="488" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="511"><net_src comp="503" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="500" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="508" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="517" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="494" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="524" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="530" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="76" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="537" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="82" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="581"><net_src comp="0" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="577" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="588"><net_src comp="0" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="574" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="590" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="599"><net_src comp="98" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="606"><net_src comp="102" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="613"><net_src comp="106" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="620"><net_src comp="110" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="627"><net_src comp="114" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="634"><net_src comp="118" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="639"><net_src comp="124" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="644"><net_src comp="136" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="649"><net_src comp="142" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="654"><net_src comp="154" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="662"><net_src comp="160" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="668"><net_src comp="229" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="674"><net_src comp="233" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="679"><net_src comp="268" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="279" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="691"><net_src comp="680" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="695"><net_src comp="308" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="700"><net_src comp="342" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="705"><net_src comp="348" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="710"><net_src comp="354" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="365" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="720"><net_src comp="377" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="725"><net_src comp="398" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="730"><net_src comp="405" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="735"><net_src comp="440" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="740"><net_src comp="401" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="745"><net_src comp="445" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="750"><net_src comp="464" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="756"><net_src comp="475" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="761"><net_src comp="468" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="767"><net_src comp="483" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="772"><net_src comp="561" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="777"><net_src comp="571" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="577" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="786"><net_src comp="584" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="791"><net_src comp="172" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="210" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coeff_cache | {16 }
	Port: coeff_cache_1 | {16 }
	Port: coeff_cache_2 | {16 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : gmem | {8 9 10 11 12 13 14 15 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : mul_ln38 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : convWidth | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : zext_ln43 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : mul_ln17_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : mul_ln17 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : tmp2_cast_mid135 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : icmp_ln45_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : coeffs | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln43 : 1
		add_ln43_1 : 1
		br_ln43 : 2
		icmp_ln44 : 1
		add_ln44_2 : 1
		select_ln44_4 : 2
		store_ln45 : 2
		store_ln45 : 3
	State 3
		trunc_ln44 : 1
		select_ln43 : 1
		or_ln43 : 1
		select_ln43_3 : 2
		icmp_ln45 : 1
		select_ln43_4 : 2
		add_ln44 : 2
		or_ln44 : 3
		or_ln44_1 : 3
		select_ln44 : 3
		trunc_ln44_1 : 3
		select_ln44_1 : 4
		select_ln44_3 : 3
		br_ln45 : 3
		store_ln45 : 4
	State 4
		add_ln43 : 1
		select_ln43_1 : 2
		trunc_ln43 : 3
		empty_62 : 3
		tmp_1 : 4
		empty_63 : 5
		empty_64 : 6
		store_ln45 : 3
		store_ln45 : 1
	State 5
	State 6
		tmp2 : 1
		tmp2_mid1 : 1
	State 7
		empty_60 : 1
		zext_ln43_2 : 1
		p_mid137 : 1
		p_mid137_cast : 2
		p_mid110 : 2
		select_ln43_5 : 3
		select_ln44_2 : 4
		sext_ln45_mid2_v_v_v_v_v : 5
		zext_ln44_1 : 6
		add_ln44_1 : 7
		sext_ln45_mid2_v : 8
		switch_ln47 : 1
	State 8
		gmem_addr_1 : 1
		empty_61 : 2
		gmem_addr : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		coeff_cache_addr : 1
		coeff_cache_1_addr : 1
		coeff_cache_2_addr : 1
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_401            |    3    |   165   |    50   |
|    mul   |             grp_fu_445            |    3    |   165   |    50   |
|          |             grp_fu_464            |    3    |   165   |    50   |
|          |             grp_fu_468            |    3    |   165   |    50   |
|----------|-----------------------------------|---------|---------|---------|
|          |         add_ln43_1_fu_273         |    0    |    0    |   103   |
|          |         add_ln44_2_fu_284         |    0    |    0    |    71   |
|          |          add_ln44_fu_348          |    0    |    0    |    39   |
|          |          add_ln43_fu_405          |    0    |    0    |    39   |
|          |          empty_64_fu_440          |    0    |    0    |    10   |
|    add   |          add_ln45_fu_449          |    0    |    0    |    39   |
|          |            tmp2_fu_475            |    0    |    0    |    39   |
|          |          tmp2_mid1_fu_483         |    0    |    0    |    39   |
|          |          empty_60_fu_494          |    0    |    0    |    40   |
|          |          p_mid137_fu_512          |    0    |    0    |    39   |
|          |          p_mid110_fu_524          |    0    |    0    |    40   |
|          |         add_ln44_1_fu_556         |    0    |    0    |    71   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln44_4_fu_290       |    0    |    0    |    64   |
|          |         select_ln43_fu_318        |    0    |    0    |    32   |
|          |        select_ln43_3_fu_330       |    0    |    0    |    10   |
|          |        select_ln43_4_fu_342       |    0    |    0    |    2    |
|          |         select_ln44_fu_365        |    0    |    0    |    32   |
|  select  |        select_ln44_1_fu_377       |    0    |    0    |    10   |
|          |        select_ln44_3_fu_385       |    0    |    0    |    32   |
|          |        select_ln43_1_fu_411       |    0    |    0    |    32   |
|          |        select_ln43_2_fu_503       |    0    |    0    |    32   |
|          |        select_ln43_5_fu_530       |    0    |    0    |    34   |
|          |        select_ln44_2_fu_537       |    0    |    0    |    34   |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln43_fu_268         |    0    |    0    |    39   |
|   icmp   |          icmp_ln44_fu_279         |    0    |    0    |    29   |
|          |          icmp_ln45_fu_337         |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          empty_63_fu_434          |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |           or_ln43_fu_325          |    0    |    0    |    2    |
|    or    |           or_ln44_fu_354          |    0    |    0    |    2    |
|          |          or_ln44_1_fu_360         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |      coeffs_read_read_fu_118      |    0    |    0    |    0    |
|          |    icmp_ln45_1_read_read_fu_124   |    0    |    0    |    0    |
|          | tmp2_cast_mid135_read_read_fu_130 |    0    |    0    |    0    |
|          |     mul_ln17_read_read_fu_136     |    0    |    0    |    0    |
|   read   |    mul_ln17_1_read_read_fu_142    |    0    |    0    |    0    |
|          |     zext_ln43_read_read_fu_148    |    0    |    0    |    0    |
|          |     convWidth_read_read_fu_154    |    0    |    0    |    0    |
|          |     mul_ln38_read_read_fu_160     |    0    |    0    |    0    |
|          |     gmem_addr_read_read_fu_172    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_166        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       zext_ln43_cast_fu_229       |    0    |    0    |    0    |
|          |    tmp2_cast_mid135_cast_fu_233   |    0    |    0    |    0    |
|          |           p_cast5_fu_472          |    0    |    0    |    0    |
|          |        p_cast5_mid1_fu_480        |    0    |    0    |    0    |
|          |          zext_ln44_fu_488         |    0    |    0    |    0    |
|   zext   |          tmp2_cast_fu_491         |    0    |    0    |    0    |
|          |         zext_ln43_1_fu_500        |    0    |    0    |    0    |
|          |         zext_ln43_2_fu_508        |    0    |    0    |    0    |
|          |        p_mid137_cast_fu_517       |    0    |    0    |    0    |
|          |       tmp2_cast_mid1_fu_521       |    0    |    0    |    0    |
|          |         zext_ln44_1_fu_552        |    0    |    0    |    0    |
|          |           p_cast_fu_590           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln44_fu_311         |    0    |    0    |    0    |
|          |        trunc_ln44_1_fu_373        |    0    |    0    |    0    |
|   trunc  |         trunc_ln43_fu_418         |    0    |    0    |    0    |
|          |          empty_62_fu_422          |    0    |    0    |    0    |
|          |         trunc_ln47_fu_571         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_1_fu_426           |    0    |    0    |    0    |
|          |  sext_ln45_mid2_v_v_v_v_v_fu_544  |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|      sext_ln45_mid2_v_fu_561      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |          sext_ln44_fu_574         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    12   |   660   |   1185  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln43_reg_727      |   32   |
|       add_ln44_reg_702      |   32   |
|     coeffs_read_reg_631     |   64   |
|    convWidth_read_reg_651   |   32   |
|          cx_reg_596         |   32   |
|         cy_2_reg_692        |   32   |
|          cy_reg_603         |   32   |
|       empty_59_reg_737      |   32   |
|       empty_64_reg_732      |   10   |
|        empty_reg_747        |   32   |
|     first_iter_0_reg_216    |    1   |
|     gmem_addr_1_reg_778     |   32   |
|    gmem_addr_read_reg_788   |   32   |
|      gmem_addr_reg_783      |   32   |
|      iChannel_2_reg_722     |   32   |
|       iChannel_reg_617      |   32   |
|      icmp_ln43_reg_676      |    1   |
|      icmp_ln44_reg_680      |    1   |
|   icmp_ln45_1_read_reg_636  |    1   |
|   indvar_flatten55_reg_624  |   96   |
|    indvar_flatten_reg_610   |   64   |
|   mul_ln17_1_read_reg_646   |   96   |
|    mul_ln17_read_reg_641    |   64   |
|    mul_ln38_read_reg_659    |   32   |
|       or_ln44_reg_707       |    1   |
|       p_mid125_reg_758      |   32   |
|        p_mid1_reg_742       |   32   |
|    select_ln43_4_reg_697    |    1   |
|    select_ln44_1_reg_717    |   10   |
|     select_ln44_reg_711     |   32   |
|   sext_ln45_mid2_v_reg_769  |   62   |
|tmp2_cast_mid135_cast_reg_671|   33   |
|      tmp2_mid1_reg_764      |   33   |
|         tmp2_reg_753        |   33   |
|      trunc_ln47_reg_774     |    2   |
|    zext_ln43_cast_reg_665   |   33   |
+-----------------------------+--------+
|            Total            |  1150  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_166  |  p1  |   2  |  32  |   64   ||    9    |
| first_iter_0_reg_216 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   660  |  1185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |  1150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    3   |  1810  |  1194  |
+-----------+--------+--------+--------+--------+
