{
  "processor": "C&T 65545",
  "manufacturer": "Chips and Technologies",
  "year": 1993,
  "schema_version": "1.0",
  "source": "65545 VGA controller datasheet, Chips and Technologies 1993",
  "instruction_count": 24,
  "instructions": [
    {"mnemonic": "LINE_DRAW", "opcode": "0x80", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Bresenham line draw engine"},
    {"mnemonic": "RECT_FILL", "opcode": "0x84", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Rectangle fill"},
    {"mnemonic": "BITBLT_FWD", "opcode": "0x88", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Forward BitBLT"},
    {"mnemonic": "BITBLT_REV", "opcode": "0x8C", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Reverse BitBLT for overlapping regions"},
    {"mnemonic": "PIX_WR", "opcode": "0x90", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "direct", "flags_affected": "none", "notes": "Pixel write with ROP"},
    {"mnemonic": "PIX_RD", "opcode": "0x94", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "direct", "flags_affected": "none", "notes": "Pixel read"},
    {"mnemonic": "REG_WR_8", "opcode": "0x00", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "8-bit VGA register write"},
    {"mnemonic": "REG_RD_8", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "8-bit VGA register read"},
    {"mnemonic": "EXT_REG_WR", "opcode": "0x02", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Extended register write (C&T specific)"},
    {"mnemonic": "EXT_REG_RD", "opcode": "0x03", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Extended register read"},
    {"mnemonic": "FLAT_PANEL_CFG", "opcode": "0x04", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Flat panel configuration register"},
    {"mnemonic": "PWR_MGMT", "opcode": "0x05", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Power management register (DPMS/laptop)"},
    {"mnemonic": "SRC_ADDR", "opcode": "0x10", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Source address register"},
    {"mnemonic": "DST_ADDR", "opcode": "0x14", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Destination address register"},
    {"mnemonic": "WIDTH_HEIGHT", "opcode": "0x18", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Width/height for blit operations"},
    {"mnemonic": "VRAM_RD", "opcode": "0x20", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "DRAM/VRAM read"},
    {"mnemonic": "VRAM_WR", "opcode": "0x24", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "DRAM/VRAM write"},
    {"mnemonic": "VRAM_BURST", "opcode": "0x28", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Burst memory access"},
    {"mnemonic": "ENG_STAT", "opcode": "0x30", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Engine status check"},
    {"mnemonic": "ENG_WAIT", "opcode": "0x34", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for engine idle"},
    {"mnemonic": "VSYNC_WAIT", "opcode": "0x38", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for vertical sync"},
    {"mnemonic": "DITHER_CFG", "opcode": "0x40", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Flat panel dithering configuration"},
    {"mnemonic": "STRETCH", "opcode": "0x44", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Panel stretching/centering for underscan"},
    {"mnemonic": "PAL_WR", "opcode": "0x50", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Palette RAM write (VGA DAC)"}
  ]
}
