// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        weights_0_val,
        weights_1_val,
        weights_2_val,
        weights_3_val,
        weights_4_val,
        weights_5_val,
        weights_6_val,
        weights_7_val,
        weights_8_val,
        weights_9_val,
        weights_10_val,
        weights_11_val,
        weights_12_val,
        weights_13_val,
        weights_14_val,
        weights_15_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] data_0_val;
input  [12:0] data_1_val;
input  [12:0] data_2_val;
input  [12:0] data_3_val;
input  [12:0] data_4_val;
input  [12:0] data_5_val;
input  [12:0] data_6_val;
input  [12:0] data_7_val;
input  [12:0] data_8_val;
input  [12:0] data_9_val;
input  [12:0] data_10_val;
input  [12:0] data_11_val;
input  [12:0] data_12_val;
input  [12:0] data_13_val;
input  [12:0] data_14_val;
input  [12:0] data_15_val;
input  [12:0] weights_0_val;
input  [12:0] weights_1_val;
input  [12:0] weights_2_val;
input  [12:0] weights_3_val;
input  [12:0] weights_4_val;
input  [12:0] weights_5_val;
input  [12:0] weights_6_val;
input  [12:0] weights_7_val;
input  [12:0] weights_8_val;
input  [12:0] weights_9_val;
input  [12:0] weights_10_val;
input  [12:0] weights_11_val;
input  [12:0] weights_12_val;
input  [12:0] weights_13_val;
input  [12:0] weights_14_val;
input  [12:0] weights_15_val;
input  [3:0] idx;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
output  [12:0] ap_return_3;
input   ap_ce;

reg[12:0] ap_return_0;
reg[12:0] ap_return_1;
reg[12:0] ap_return_2;
reg[12:0] ap_return_3;

wire   [0:0] tmp_fu_1308_p3;
reg   [0:0] tmp_reg_6595;
wire    ap_block_pp0_stage0_11001;
wire   [12:0] add_ln42_fu_1376_p2;
reg   [12:0] add_ln42_reg_6600;
wire   [0:0] and_ln42_112_fu_1396_p2;
reg   [0:0] and_ln42_112_reg_6605;
wire   [0:0] icmp_ln42_65_fu_1428_p2;
reg   [0:0] icmp_ln42_65_reg_6610;
wire   [0:0] and_ln42_115_fu_1494_p2;
reg   [0:0] and_ln42_115_reg_6615;
wire   [0:0] and_ln42_116_fu_1500_p2;
reg   [0:0] and_ln42_116_reg_6621;
wire   [0:0] tmp_3363_fu_1511_p3;
reg   [0:0] tmp_3363_reg_6626;
wire   [12:0] add_ln42_16_fu_1579_p2;
reg   [12:0] add_ln42_16_reg_6631;
wire   [0:0] and_ln42_119_fu_1599_p2;
reg   [0:0] and_ln42_119_reg_6636;
wire   [0:0] icmp_ln42_69_fu_1631_p2;
reg   [0:0] icmp_ln42_69_reg_6641;
wire   [0:0] and_ln42_122_fu_1697_p2;
reg   [0:0] and_ln42_122_reg_6646;
wire   [0:0] and_ln42_123_fu_1703_p2;
reg   [0:0] and_ln42_123_reg_6652;
wire   [0:0] tmp_3369_fu_1714_p3;
reg   [0:0] tmp_3369_reg_6657;
wire   [12:0] add_ln42_17_fu_1782_p2;
reg   [12:0] add_ln42_17_reg_6662;
wire   [0:0] and_ln42_126_fu_1802_p2;
reg   [0:0] and_ln42_126_reg_6667;
wire   [0:0] icmp_ln42_73_fu_1834_p2;
reg   [0:0] icmp_ln42_73_reg_6672;
wire   [0:0] and_ln42_129_fu_1900_p2;
reg   [0:0] and_ln42_129_reg_6677;
wire   [0:0] and_ln42_130_fu_1906_p2;
reg   [0:0] and_ln42_130_reg_6683;
wire   [0:0] tmp_3375_fu_1917_p3;
reg   [0:0] tmp_3375_reg_6688;
wire   [12:0] add_ln42_18_fu_1985_p2;
reg   [12:0] add_ln42_18_reg_6693;
wire   [0:0] and_ln42_133_fu_2005_p2;
reg   [0:0] and_ln42_133_reg_6698;
wire   [0:0] icmp_ln42_77_fu_2037_p2;
reg   [0:0] icmp_ln42_77_reg_6703;
wire   [0:0] and_ln42_136_fu_2103_p2;
reg   [0:0] and_ln42_136_reg_6708;
wire   [0:0] and_ln42_137_fu_2109_p2;
reg   [0:0] and_ln42_137_reg_6714;
wire   [0:0] tmp_3381_fu_2188_p3;
reg   [0:0] tmp_3381_reg_6719;
wire   [12:0] add_ln42_19_fu_2256_p2;
reg   [12:0] add_ln42_19_reg_6724;
wire   [0:0] and_ln42_140_fu_2276_p2;
reg   [0:0] and_ln42_140_reg_6729;
wire   [0:0] icmp_ln42_81_fu_2308_p2;
reg   [0:0] icmp_ln42_81_reg_6734;
wire   [0:0] and_ln42_143_fu_2374_p2;
reg   [0:0] and_ln42_143_reg_6739;
wire   [0:0] and_ln42_144_fu_2380_p2;
reg   [0:0] and_ln42_144_reg_6745;
wire   [0:0] tmp_3387_fu_2391_p3;
reg   [0:0] tmp_3387_reg_6750;
wire   [12:0] add_ln42_20_fu_2459_p2;
reg   [12:0] add_ln42_20_reg_6755;
wire   [0:0] and_ln42_147_fu_2479_p2;
reg   [0:0] and_ln42_147_reg_6760;
wire   [0:0] icmp_ln42_85_fu_2511_p2;
reg   [0:0] icmp_ln42_85_reg_6765;
wire   [0:0] and_ln42_150_fu_2577_p2;
reg   [0:0] and_ln42_150_reg_6770;
wire   [0:0] and_ln42_151_fu_2583_p2;
reg   [0:0] and_ln42_151_reg_6776;
wire   [0:0] tmp_3393_fu_2594_p3;
reg   [0:0] tmp_3393_reg_6781;
wire   [12:0] add_ln42_21_fu_2662_p2;
reg   [12:0] add_ln42_21_reg_6786;
wire   [0:0] and_ln42_154_fu_2682_p2;
reg   [0:0] and_ln42_154_reg_6791;
wire   [0:0] icmp_ln42_89_fu_2714_p2;
reg   [0:0] icmp_ln42_89_reg_6796;
wire   [0:0] and_ln42_157_fu_2780_p2;
reg   [0:0] and_ln42_157_reg_6801;
wire   [0:0] and_ln42_158_fu_2786_p2;
reg   [0:0] and_ln42_158_reg_6807;
wire   [0:0] tmp_3399_fu_2797_p3;
reg   [0:0] tmp_3399_reg_6812;
wire   [12:0] add_ln42_22_fu_2865_p2;
reg   [12:0] add_ln42_22_reg_6817;
wire   [0:0] and_ln42_161_fu_2885_p2;
reg   [0:0] and_ln42_161_reg_6822;
wire   [0:0] icmp_ln42_93_fu_2917_p2;
reg   [0:0] icmp_ln42_93_reg_6827;
wire   [0:0] and_ln42_164_fu_2983_p2;
reg   [0:0] and_ln42_164_reg_6832;
wire   [0:0] and_ln42_165_fu_2989_p2;
reg   [0:0] and_ln42_165_reg_6838;
wire   [0:0] tmp_3405_fu_3068_p3;
reg   [0:0] tmp_3405_reg_6843;
wire   [12:0] add_ln42_23_fu_3136_p2;
reg   [12:0] add_ln42_23_reg_6848;
wire   [0:0] and_ln42_168_fu_3156_p2;
reg   [0:0] and_ln42_168_reg_6853;
wire   [0:0] icmp_ln42_97_fu_3188_p2;
reg   [0:0] icmp_ln42_97_reg_6858;
wire   [0:0] and_ln42_171_fu_3254_p2;
reg   [0:0] and_ln42_171_reg_6863;
wire   [0:0] and_ln42_172_fu_3260_p2;
reg   [0:0] and_ln42_172_reg_6869;
wire   [0:0] tmp_3411_fu_3271_p3;
reg   [0:0] tmp_3411_reg_6874;
wire   [12:0] add_ln42_24_fu_3339_p2;
reg   [12:0] add_ln42_24_reg_6879;
wire   [0:0] and_ln42_175_fu_3359_p2;
reg   [0:0] and_ln42_175_reg_6884;
wire   [0:0] icmp_ln42_101_fu_3391_p2;
reg   [0:0] icmp_ln42_101_reg_6889;
wire   [0:0] and_ln42_178_fu_3457_p2;
reg   [0:0] and_ln42_178_reg_6894;
wire   [0:0] and_ln42_179_fu_3463_p2;
reg   [0:0] and_ln42_179_reg_6900;
wire   [0:0] tmp_3417_fu_3474_p3;
reg   [0:0] tmp_3417_reg_6905;
wire   [12:0] add_ln42_25_fu_3542_p2;
reg   [12:0] add_ln42_25_reg_6910;
wire   [0:0] and_ln42_182_fu_3562_p2;
reg   [0:0] and_ln42_182_reg_6915;
wire   [0:0] icmp_ln42_105_fu_3594_p2;
reg   [0:0] icmp_ln42_105_reg_6920;
wire   [0:0] and_ln42_185_fu_3660_p2;
reg   [0:0] and_ln42_185_reg_6925;
wire   [0:0] and_ln42_186_fu_3666_p2;
reg   [0:0] and_ln42_186_reg_6931;
wire   [0:0] tmp_3423_fu_3677_p3;
reg   [0:0] tmp_3423_reg_6936;
wire   [12:0] add_ln42_26_fu_3745_p2;
reg   [12:0] add_ln42_26_reg_6941;
wire   [0:0] and_ln42_189_fu_3765_p2;
reg   [0:0] and_ln42_189_reg_6946;
wire   [0:0] icmp_ln42_109_fu_3797_p2;
reg   [0:0] icmp_ln42_109_reg_6951;
wire   [0:0] and_ln42_192_fu_3863_p2;
reg   [0:0] and_ln42_192_reg_6956;
wire   [0:0] and_ln42_193_fu_3869_p2;
reg   [0:0] and_ln42_193_reg_6962;
wire   [0:0] tmp_3429_fu_3948_p3;
reg   [0:0] tmp_3429_reg_6967;
wire   [12:0] add_ln42_27_fu_4016_p2;
reg   [12:0] add_ln42_27_reg_6972;
wire   [0:0] and_ln42_196_fu_4036_p2;
reg   [0:0] and_ln42_196_reg_6977;
wire   [0:0] icmp_ln42_113_fu_4068_p2;
reg   [0:0] icmp_ln42_113_reg_6982;
wire   [0:0] and_ln42_199_fu_4134_p2;
reg   [0:0] and_ln42_199_reg_6987;
wire   [0:0] and_ln42_200_fu_4140_p2;
reg   [0:0] and_ln42_200_reg_6993;
wire   [0:0] tmp_3435_fu_4151_p3;
reg   [0:0] tmp_3435_reg_6998;
wire   [12:0] add_ln42_28_fu_4219_p2;
reg   [12:0] add_ln42_28_reg_7003;
wire   [0:0] and_ln42_203_fu_4239_p2;
reg   [0:0] and_ln42_203_reg_7008;
wire   [0:0] icmp_ln42_117_fu_4271_p2;
reg   [0:0] icmp_ln42_117_reg_7013;
wire   [0:0] and_ln42_206_fu_4337_p2;
reg   [0:0] and_ln42_206_reg_7018;
wire   [0:0] and_ln42_207_fu_4343_p2;
reg   [0:0] and_ln42_207_reg_7024;
wire   [0:0] tmp_3441_fu_4354_p3;
reg   [0:0] tmp_3441_reg_7029;
wire   [12:0] add_ln42_29_fu_4422_p2;
reg   [12:0] add_ln42_29_reg_7034;
wire   [0:0] and_ln42_210_fu_4442_p2;
reg   [0:0] and_ln42_210_reg_7039;
wire   [0:0] icmp_ln42_121_fu_4474_p2;
reg   [0:0] icmp_ln42_121_reg_7044;
wire   [0:0] and_ln42_213_fu_4540_p2;
reg   [0:0] and_ln42_213_reg_7049;
wire   [0:0] and_ln42_214_fu_4546_p2;
reg   [0:0] and_ln42_214_reg_7055;
wire   [0:0] tmp_3447_fu_4557_p3;
reg   [0:0] tmp_3447_reg_7060;
wire   [12:0] add_ln42_30_fu_4625_p2;
reg   [12:0] add_ln42_30_reg_7065;
wire   [0:0] and_ln42_217_fu_4645_p2;
reg   [0:0] and_ln42_217_reg_7070;
wire   [0:0] icmp_ln42_125_fu_4677_p2;
reg   [0:0] icmp_ln42_125_reg_7075;
wire   [0:0] and_ln42_220_fu_4743_p2;
reg   [0:0] and_ln42_220_reg_7080;
wire   [0:0] and_ln42_221_fu_4749_p2;
reg   [0:0] and_ln42_221_reg_7086;
wire   [12:0] add_ln58_32_fu_6203_p2;
reg   [12:0] add_ln58_32_reg_7091;
reg   [0:0] tmp_3469_reg_7097;
reg   [0:0] tmp_3470_reg_7104;
wire   [12:0] add_ln58_33_fu_6239_p2;
reg   [12:0] add_ln58_33_reg_7111;
reg   [0:0] tmp_3471_reg_7117;
reg   [0:0] tmp_3472_reg_7124;
wire   [12:0] add_ln58_34_fu_6275_p2;
reg   [12:0] add_ln58_34_reg_7131;
reg   [0:0] tmp_3473_reg_7137;
reg   [0:0] tmp_3474_reg_7144;
wire   [12:0] add_ln58_35_fu_6311_p2;
reg   [12:0] add_ln58_35_reg_7151;
reg   [0:0] tmp_3475_reg_7157;
reg   [0:0] tmp_3476_reg_7164;
wire  signed [12:0] mul_ln73_30_fu_354_p0;
wire  signed [25:0] sext_ln73_34_fu_3935_p1;
wire    ap_block_pp0_stage0;
wire  signed [12:0] mul_ln73_fu_355_p0;
wire  signed [25:0] sext_ln73_fu_1295_p1;
wire  signed [12:0] mul_ln73_24_fu_356_p0;
wire  signed [25:0] sext_ln73_29_fu_3055_p1;
wire  signed [12:0] mul_ln73_19_fu_357_p0;
wire  signed [25:0] sext_ln73_24_fu_2175_p1;
wire  signed [12:0] mul_ln73_20_fu_358_p0;
wire  signed [12:0] mul_ln73_16_fu_359_p0;
wire  signed [12:0] mul_ln73_21_fu_360_p0;
wire  signed [12:0] mul_ln73_26_fu_361_p0;
wire  signed [12:0] mul_ln73_18_fu_362_p0;
wire  signed [12:0] mul_ln73_23_fu_363_p0;
wire  signed [12:0] mul_ln73_25_fu_364_p0;
wire  signed [12:0] mul_ln73_27_fu_365_p0;
wire  signed [12:0] mul_ln73_22_fu_366_p0;
wire  signed [12:0] mul_ln73_28_fu_367_p0;
wire  signed [12:0] mul_ln73_29_fu_368_p0;
wire  signed [12:0] mul_ln73_17_fu_369_p0;
wire   [12:0] a_fu_1235_p27;
wire   [12:0] a_fu_1235_p29;
wire   [25:0] mul_ln73_fu_355_p2;
wire   [7:0] trunc_ln42_fu_1342_p1;
wire   [0:0] tmp_3358_fu_1326_p3;
wire   [0:0] icmp_ln42_fu_1346_p2;
wire   [0:0] or_ln42_fu_1360_p2;
wire   [0:0] tmp_3359_fu_1334_p3;
wire   [0:0] and_ln42_fu_1366_p2;
wire   [12:0] trunc_ln_fu_1316_p4;
wire   [12:0] zext_ln42_fu_1372_p1;
wire   [0:0] tmp_3361_fu_1382_p3;
wire   [0:0] tmp_3360_fu_1352_p3;
wire   [0:0] xor_ln42_fu_1390_p2;
wire   [2:0] tmp_8_fu_1402_p4;
wire   [3:0] tmp_s_fu_1418_p4;
wire   [0:0] icmp_ln42_66_fu_1434_p2;
wire   [0:0] tmp_3362_fu_1448_p3;
wire   [0:0] icmp_ln42_64_fu_1412_p2;
wire   [0:0] xor_ln42_127_fu_1456_p2;
wire   [0:0] and_ln42_113_fu_1462_p2;
wire   [0:0] select_ln42_fu_1440_p3;
wire   [0:0] xor_ln42_64_fu_1476_p2;
wire   [0:0] or_ln42_48_fu_1482_p2;
wire   [0:0] xor_ln42_65_fu_1488_p2;
wire   [0:0] select_ln42_64_fu_1468_p3;
wire   [25:0] mul_ln73_16_fu_359_p2;
wire   [7:0] trunc_ln42_31_fu_1545_p1;
wire   [0:0] tmp_3364_fu_1529_p3;
wire   [0:0] icmp_ln42_67_fu_1549_p2;
wire   [0:0] or_ln42_50_fu_1563_p2;
wire   [0:0] tmp_3365_fu_1537_p3;
wire   [0:0] and_ln42_118_fu_1569_p2;
wire   [12:0] trunc_ln42_s_fu_1519_p4;
wire   [12:0] zext_ln42_16_fu_1575_p1;
wire   [0:0] tmp_3367_fu_1585_p3;
wire   [0:0] tmp_3366_fu_1555_p3;
wire   [0:0] xor_ln42_67_fu_1593_p2;
wire   [2:0] tmp_1247_fu_1605_p4;
wire   [3:0] tmp_1248_fu_1621_p4;
wire   [0:0] icmp_ln42_70_fu_1637_p2;
wire   [0:0] tmp_3368_fu_1651_p3;
wire   [0:0] icmp_ln42_68_fu_1615_p2;
wire   [0:0] xor_ln42_128_fu_1659_p2;
wire   [0:0] and_ln42_120_fu_1665_p2;
wire   [0:0] select_ln42_67_fu_1643_p3;
wire   [0:0] xor_ln42_68_fu_1679_p2;
wire   [0:0] or_ln42_51_fu_1685_p2;
wire   [0:0] xor_ln42_69_fu_1691_p2;
wire   [0:0] select_ln42_68_fu_1671_p3;
wire   [25:0] mul_ln73_17_fu_369_p2;
wire   [7:0] trunc_ln42_32_fu_1748_p1;
wire   [0:0] tmp_3370_fu_1732_p3;
wire   [0:0] icmp_ln42_71_fu_1752_p2;
wire   [0:0] or_ln42_53_fu_1766_p2;
wire   [0:0] tmp_3371_fu_1740_p3;
wire   [0:0] and_ln42_125_fu_1772_p2;
wire   [12:0] trunc_ln42_15_fu_1722_p4;
wire   [12:0] zext_ln42_17_fu_1778_p1;
wire   [0:0] tmp_3373_fu_1788_p3;
wire   [0:0] tmp_3372_fu_1758_p3;
wire   [0:0] xor_ln42_71_fu_1796_p2;
wire   [2:0] tmp_1249_fu_1808_p4;
wire   [3:0] tmp_1250_fu_1824_p4;
wire   [0:0] icmp_ln42_74_fu_1840_p2;
wire   [0:0] tmp_3374_fu_1854_p3;
wire   [0:0] icmp_ln42_72_fu_1818_p2;
wire   [0:0] xor_ln42_129_fu_1862_p2;
wire   [0:0] and_ln42_127_fu_1868_p2;
wire   [0:0] select_ln42_71_fu_1846_p3;
wire   [0:0] xor_ln42_72_fu_1882_p2;
wire   [0:0] or_ln42_54_fu_1888_p2;
wire   [0:0] xor_ln42_73_fu_1894_p2;
wire   [0:0] select_ln42_72_fu_1874_p3;
wire   [25:0] mul_ln73_18_fu_362_p2;
wire   [7:0] trunc_ln42_33_fu_1951_p1;
wire   [0:0] tmp_3376_fu_1935_p3;
wire   [0:0] icmp_ln42_75_fu_1955_p2;
wire   [0:0] or_ln42_56_fu_1969_p2;
wire   [0:0] tmp_3377_fu_1943_p3;
wire   [0:0] and_ln42_132_fu_1975_p2;
wire   [12:0] trunc_ln42_16_fu_1925_p4;
wire   [12:0] zext_ln42_18_fu_1981_p1;
wire   [0:0] tmp_3379_fu_1991_p3;
wire   [0:0] tmp_3378_fu_1961_p3;
wire   [0:0] xor_ln42_75_fu_1999_p2;
wire   [2:0] tmp_1251_fu_2011_p4;
wire   [3:0] tmp_1252_fu_2027_p4;
wire   [0:0] icmp_ln42_78_fu_2043_p2;
wire   [0:0] tmp_3380_fu_2057_p3;
wire   [0:0] icmp_ln42_76_fu_2021_p2;
wire   [0:0] xor_ln42_130_fu_2065_p2;
wire   [0:0] and_ln42_134_fu_2071_p2;
wire   [0:0] select_ln42_75_fu_2049_p3;
wire   [0:0] xor_ln42_76_fu_2085_p2;
wire   [0:0] or_ln42_57_fu_2091_p2;
wire   [0:0] xor_ln42_77_fu_2097_p2;
wire   [0:0] select_ln42_76_fu_2077_p3;
wire   [12:0] a_4_fu_2115_p27;
wire   [12:0] a_4_fu_2115_p29;
wire   [25:0] mul_ln73_19_fu_357_p2;
wire   [7:0] trunc_ln42_34_fu_2222_p1;
wire   [0:0] tmp_3382_fu_2206_p3;
wire   [0:0] icmp_ln42_79_fu_2226_p2;
wire   [0:0] or_ln42_59_fu_2240_p2;
wire   [0:0] tmp_3383_fu_2214_p3;
wire   [0:0] and_ln42_139_fu_2246_p2;
wire   [12:0] trunc_ln42_17_fu_2196_p4;
wire   [12:0] zext_ln42_19_fu_2252_p1;
wire   [0:0] tmp_3385_fu_2262_p3;
wire   [0:0] tmp_3384_fu_2232_p3;
wire   [0:0] xor_ln42_79_fu_2270_p2;
wire   [2:0] tmp_1253_fu_2282_p4;
wire   [3:0] tmp_1254_fu_2298_p4;
wire   [0:0] icmp_ln42_82_fu_2314_p2;
wire   [0:0] tmp_3386_fu_2328_p3;
wire   [0:0] icmp_ln42_80_fu_2292_p2;
wire   [0:0] xor_ln42_131_fu_2336_p2;
wire   [0:0] and_ln42_141_fu_2342_p2;
wire   [0:0] select_ln42_79_fu_2320_p3;
wire   [0:0] xor_ln42_80_fu_2356_p2;
wire   [0:0] or_ln42_60_fu_2362_p2;
wire   [0:0] xor_ln42_81_fu_2368_p2;
wire   [0:0] select_ln42_80_fu_2348_p3;
wire   [25:0] mul_ln73_20_fu_358_p2;
wire   [7:0] trunc_ln42_35_fu_2425_p1;
wire   [0:0] tmp_3388_fu_2409_p3;
wire   [0:0] icmp_ln42_83_fu_2429_p2;
wire   [0:0] or_ln42_62_fu_2443_p2;
wire   [0:0] tmp_3389_fu_2417_p3;
wire   [0:0] and_ln42_146_fu_2449_p2;
wire   [12:0] trunc_ln42_18_fu_2399_p4;
wire   [12:0] zext_ln42_20_fu_2455_p1;
wire   [0:0] tmp_3391_fu_2465_p3;
wire   [0:0] tmp_3390_fu_2435_p3;
wire   [0:0] xor_ln42_83_fu_2473_p2;
wire   [2:0] tmp_1255_fu_2485_p4;
wire   [3:0] tmp_1256_fu_2501_p4;
wire   [0:0] icmp_ln42_86_fu_2517_p2;
wire   [0:0] tmp_3392_fu_2531_p3;
wire   [0:0] icmp_ln42_84_fu_2495_p2;
wire   [0:0] xor_ln42_132_fu_2539_p2;
wire   [0:0] and_ln42_148_fu_2545_p2;
wire   [0:0] select_ln42_83_fu_2523_p3;
wire   [0:0] xor_ln42_84_fu_2559_p2;
wire   [0:0] or_ln42_63_fu_2565_p2;
wire   [0:0] xor_ln42_85_fu_2571_p2;
wire   [0:0] select_ln42_84_fu_2551_p3;
wire   [25:0] mul_ln73_21_fu_360_p2;
wire   [7:0] trunc_ln42_36_fu_2628_p1;
wire   [0:0] tmp_3394_fu_2612_p3;
wire   [0:0] icmp_ln42_87_fu_2632_p2;
wire   [0:0] or_ln42_65_fu_2646_p2;
wire   [0:0] tmp_3395_fu_2620_p3;
wire   [0:0] and_ln42_153_fu_2652_p2;
wire   [12:0] trunc_ln42_19_fu_2602_p4;
wire   [12:0] zext_ln42_21_fu_2658_p1;
wire   [0:0] tmp_3397_fu_2668_p3;
wire   [0:0] tmp_3396_fu_2638_p3;
wire   [0:0] xor_ln42_87_fu_2676_p2;
wire   [2:0] tmp_1257_fu_2688_p4;
wire   [3:0] tmp_1258_fu_2704_p4;
wire   [0:0] icmp_ln42_90_fu_2720_p2;
wire   [0:0] tmp_3398_fu_2734_p3;
wire   [0:0] icmp_ln42_88_fu_2698_p2;
wire   [0:0] xor_ln42_133_fu_2742_p2;
wire   [0:0] and_ln42_155_fu_2748_p2;
wire   [0:0] select_ln42_87_fu_2726_p3;
wire   [0:0] xor_ln42_88_fu_2762_p2;
wire   [0:0] or_ln42_66_fu_2768_p2;
wire   [0:0] xor_ln42_89_fu_2774_p2;
wire   [0:0] select_ln42_88_fu_2754_p3;
wire   [25:0] mul_ln73_22_fu_366_p2;
wire   [7:0] trunc_ln42_37_fu_2831_p1;
wire   [0:0] tmp_3400_fu_2815_p3;
wire   [0:0] icmp_ln42_91_fu_2835_p2;
wire   [0:0] or_ln42_68_fu_2849_p2;
wire   [0:0] tmp_3401_fu_2823_p3;
wire   [0:0] and_ln42_160_fu_2855_p2;
wire   [12:0] trunc_ln42_20_fu_2805_p4;
wire   [12:0] zext_ln42_22_fu_2861_p1;
wire   [0:0] tmp_3403_fu_2871_p3;
wire   [0:0] tmp_3402_fu_2841_p3;
wire   [0:0] xor_ln42_91_fu_2879_p2;
wire   [2:0] tmp_1259_fu_2891_p4;
wire   [3:0] tmp_1260_fu_2907_p4;
wire   [0:0] icmp_ln42_94_fu_2923_p2;
wire   [0:0] tmp_3404_fu_2937_p3;
wire   [0:0] icmp_ln42_92_fu_2901_p2;
wire   [0:0] xor_ln42_134_fu_2945_p2;
wire   [0:0] and_ln42_162_fu_2951_p2;
wire   [0:0] select_ln42_91_fu_2929_p3;
wire   [0:0] xor_ln42_92_fu_2965_p2;
wire   [0:0] or_ln42_69_fu_2971_p2;
wire   [0:0] xor_ln42_93_fu_2977_p2;
wire   [0:0] select_ln42_92_fu_2957_p3;
wire   [12:0] a_5_fu_2995_p27;
wire   [12:0] a_5_fu_2995_p29;
wire   [25:0] mul_ln73_23_fu_363_p2;
wire   [7:0] trunc_ln42_38_fu_3102_p1;
wire   [0:0] tmp_3406_fu_3086_p3;
wire   [0:0] icmp_ln42_95_fu_3106_p2;
wire   [0:0] or_ln42_71_fu_3120_p2;
wire   [0:0] tmp_3407_fu_3094_p3;
wire   [0:0] and_ln42_167_fu_3126_p2;
wire   [12:0] trunc_ln42_21_fu_3076_p4;
wire   [12:0] zext_ln42_23_fu_3132_p1;
wire   [0:0] tmp_3409_fu_3142_p3;
wire   [0:0] tmp_3408_fu_3112_p3;
wire   [0:0] xor_ln42_95_fu_3150_p2;
wire   [2:0] tmp_1261_fu_3162_p4;
wire   [3:0] tmp_1262_fu_3178_p4;
wire   [0:0] icmp_ln42_98_fu_3194_p2;
wire   [0:0] tmp_3410_fu_3208_p3;
wire   [0:0] icmp_ln42_96_fu_3172_p2;
wire   [0:0] xor_ln42_135_fu_3216_p2;
wire   [0:0] and_ln42_169_fu_3222_p2;
wire   [0:0] select_ln42_95_fu_3200_p3;
wire   [0:0] xor_ln42_96_fu_3236_p2;
wire   [0:0] or_ln42_72_fu_3242_p2;
wire   [0:0] xor_ln42_97_fu_3248_p2;
wire   [0:0] select_ln42_96_fu_3228_p3;
wire   [25:0] mul_ln73_24_fu_356_p2;
wire   [7:0] trunc_ln42_39_fu_3305_p1;
wire   [0:0] tmp_3412_fu_3289_p3;
wire   [0:0] icmp_ln42_99_fu_3309_p2;
wire   [0:0] or_ln42_74_fu_3323_p2;
wire   [0:0] tmp_3413_fu_3297_p3;
wire   [0:0] and_ln42_174_fu_3329_p2;
wire   [12:0] trunc_ln42_22_fu_3279_p4;
wire   [12:0] zext_ln42_24_fu_3335_p1;
wire   [0:0] tmp_3415_fu_3345_p3;
wire   [0:0] tmp_3414_fu_3315_p3;
wire   [0:0] xor_ln42_99_fu_3353_p2;
wire   [2:0] tmp_1263_fu_3365_p4;
wire   [3:0] tmp_1264_fu_3381_p4;
wire   [0:0] icmp_ln42_102_fu_3397_p2;
wire   [0:0] tmp_3416_fu_3411_p3;
wire   [0:0] icmp_ln42_100_fu_3375_p2;
wire   [0:0] xor_ln42_136_fu_3419_p2;
wire   [0:0] and_ln42_176_fu_3425_p2;
wire   [0:0] select_ln42_99_fu_3403_p3;
wire   [0:0] xor_ln42_100_fu_3439_p2;
wire   [0:0] or_ln42_75_fu_3445_p2;
wire   [0:0] xor_ln42_101_fu_3451_p2;
wire   [0:0] select_ln42_100_fu_3431_p3;
wire   [25:0] mul_ln73_25_fu_364_p2;
wire   [7:0] trunc_ln42_40_fu_3508_p1;
wire   [0:0] tmp_3418_fu_3492_p3;
wire   [0:0] icmp_ln42_103_fu_3512_p2;
wire   [0:0] or_ln42_77_fu_3526_p2;
wire   [0:0] tmp_3419_fu_3500_p3;
wire   [0:0] and_ln42_181_fu_3532_p2;
wire   [12:0] trunc_ln42_23_fu_3482_p4;
wire   [12:0] zext_ln42_25_fu_3538_p1;
wire   [0:0] tmp_3421_fu_3548_p3;
wire   [0:0] tmp_3420_fu_3518_p3;
wire   [0:0] xor_ln42_103_fu_3556_p2;
wire   [2:0] tmp_1265_fu_3568_p4;
wire   [3:0] tmp_1266_fu_3584_p4;
wire   [0:0] icmp_ln42_106_fu_3600_p2;
wire   [0:0] tmp_3422_fu_3614_p3;
wire   [0:0] icmp_ln42_104_fu_3578_p2;
wire   [0:0] xor_ln42_137_fu_3622_p2;
wire   [0:0] and_ln42_183_fu_3628_p2;
wire   [0:0] select_ln42_103_fu_3606_p3;
wire   [0:0] xor_ln42_104_fu_3642_p2;
wire   [0:0] or_ln42_78_fu_3648_p2;
wire   [0:0] xor_ln42_105_fu_3654_p2;
wire   [0:0] select_ln42_104_fu_3634_p3;
wire   [25:0] mul_ln73_26_fu_361_p2;
wire   [7:0] trunc_ln42_41_fu_3711_p1;
wire   [0:0] tmp_3424_fu_3695_p3;
wire   [0:0] icmp_ln42_107_fu_3715_p2;
wire   [0:0] or_ln42_80_fu_3729_p2;
wire   [0:0] tmp_3425_fu_3703_p3;
wire   [0:0] and_ln42_188_fu_3735_p2;
wire   [12:0] trunc_ln42_24_fu_3685_p4;
wire   [12:0] zext_ln42_26_fu_3741_p1;
wire   [0:0] tmp_3427_fu_3751_p3;
wire   [0:0] tmp_3426_fu_3721_p3;
wire   [0:0] xor_ln42_107_fu_3759_p2;
wire   [2:0] tmp_1267_fu_3771_p4;
wire   [3:0] tmp_1268_fu_3787_p4;
wire   [0:0] icmp_ln42_110_fu_3803_p2;
wire   [0:0] tmp_3428_fu_3817_p3;
wire   [0:0] icmp_ln42_108_fu_3781_p2;
wire   [0:0] xor_ln42_138_fu_3825_p2;
wire   [0:0] and_ln42_190_fu_3831_p2;
wire   [0:0] select_ln42_107_fu_3809_p3;
wire   [0:0] xor_ln42_108_fu_3845_p2;
wire   [0:0] or_ln42_81_fu_3851_p2;
wire   [0:0] xor_ln42_109_fu_3857_p2;
wire   [0:0] select_ln42_108_fu_3837_p3;
wire   [12:0] a_6_fu_3875_p27;
wire   [12:0] a_6_fu_3875_p29;
wire   [25:0] mul_ln73_27_fu_365_p2;
wire   [7:0] trunc_ln42_42_fu_3982_p1;
wire   [0:0] tmp_3430_fu_3966_p3;
wire   [0:0] icmp_ln42_111_fu_3986_p2;
wire   [0:0] or_ln42_83_fu_4000_p2;
wire   [0:0] tmp_3431_fu_3974_p3;
wire   [0:0] and_ln42_195_fu_4006_p2;
wire   [12:0] trunc_ln42_25_fu_3956_p4;
wire   [12:0] zext_ln42_27_fu_4012_p1;
wire   [0:0] tmp_3433_fu_4022_p3;
wire   [0:0] tmp_3432_fu_3992_p3;
wire   [0:0] xor_ln42_111_fu_4030_p2;
wire   [2:0] tmp_1269_fu_4042_p4;
wire   [3:0] tmp_1270_fu_4058_p4;
wire   [0:0] icmp_ln42_114_fu_4074_p2;
wire   [0:0] tmp_3434_fu_4088_p3;
wire   [0:0] icmp_ln42_112_fu_4052_p2;
wire   [0:0] xor_ln42_139_fu_4096_p2;
wire   [0:0] and_ln42_197_fu_4102_p2;
wire   [0:0] select_ln42_111_fu_4080_p3;
wire   [0:0] xor_ln42_112_fu_4116_p2;
wire   [0:0] or_ln42_84_fu_4122_p2;
wire   [0:0] xor_ln42_113_fu_4128_p2;
wire   [0:0] select_ln42_112_fu_4108_p3;
wire   [25:0] mul_ln73_28_fu_367_p2;
wire   [7:0] trunc_ln42_43_fu_4185_p1;
wire   [0:0] tmp_3436_fu_4169_p3;
wire   [0:0] icmp_ln42_115_fu_4189_p2;
wire   [0:0] or_ln42_86_fu_4203_p2;
wire   [0:0] tmp_3437_fu_4177_p3;
wire   [0:0] and_ln42_202_fu_4209_p2;
wire   [12:0] trunc_ln42_26_fu_4159_p4;
wire   [12:0] zext_ln42_28_fu_4215_p1;
wire   [0:0] tmp_3439_fu_4225_p3;
wire   [0:0] tmp_3438_fu_4195_p3;
wire   [0:0] xor_ln42_115_fu_4233_p2;
wire   [2:0] tmp_1271_fu_4245_p4;
wire   [3:0] tmp_1272_fu_4261_p4;
wire   [0:0] icmp_ln42_118_fu_4277_p2;
wire   [0:0] tmp_3440_fu_4291_p3;
wire   [0:0] icmp_ln42_116_fu_4255_p2;
wire   [0:0] xor_ln42_140_fu_4299_p2;
wire   [0:0] and_ln42_204_fu_4305_p2;
wire   [0:0] select_ln42_115_fu_4283_p3;
wire   [0:0] xor_ln42_116_fu_4319_p2;
wire   [0:0] or_ln42_87_fu_4325_p2;
wire   [0:0] xor_ln42_117_fu_4331_p2;
wire   [0:0] select_ln42_116_fu_4311_p3;
wire   [25:0] mul_ln73_29_fu_368_p2;
wire   [7:0] trunc_ln42_44_fu_4388_p1;
wire   [0:0] tmp_3442_fu_4372_p3;
wire   [0:0] icmp_ln42_119_fu_4392_p2;
wire   [0:0] or_ln42_89_fu_4406_p2;
wire   [0:0] tmp_3443_fu_4380_p3;
wire   [0:0] and_ln42_209_fu_4412_p2;
wire   [12:0] trunc_ln42_27_fu_4362_p4;
wire   [12:0] zext_ln42_29_fu_4418_p1;
wire   [0:0] tmp_3445_fu_4428_p3;
wire   [0:0] tmp_3444_fu_4398_p3;
wire   [0:0] xor_ln42_119_fu_4436_p2;
wire   [2:0] tmp_1273_fu_4448_p4;
wire   [3:0] tmp_1274_fu_4464_p4;
wire   [0:0] icmp_ln42_122_fu_4480_p2;
wire   [0:0] tmp_3446_fu_4494_p3;
wire   [0:0] icmp_ln42_120_fu_4458_p2;
wire   [0:0] xor_ln42_141_fu_4502_p2;
wire   [0:0] and_ln42_211_fu_4508_p2;
wire   [0:0] select_ln42_119_fu_4486_p3;
wire   [0:0] xor_ln42_120_fu_4522_p2;
wire   [0:0] or_ln42_90_fu_4528_p2;
wire   [0:0] xor_ln42_121_fu_4534_p2;
wire   [0:0] select_ln42_120_fu_4514_p3;
wire   [25:0] mul_ln73_30_fu_354_p2;
wire   [7:0] trunc_ln42_45_fu_4591_p1;
wire   [0:0] tmp_3448_fu_4575_p3;
wire   [0:0] icmp_ln42_123_fu_4595_p2;
wire   [0:0] or_ln42_92_fu_4609_p2;
wire   [0:0] tmp_3449_fu_4583_p3;
wire   [0:0] and_ln42_216_fu_4615_p2;
wire   [12:0] trunc_ln42_28_fu_4565_p4;
wire   [12:0] zext_ln42_30_fu_4621_p1;
wire   [0:0] tmp_3451_fu_4631_p3;
wire   [0:0] tmp_3450_fu_4601_p3;
wire   [0:0] xor_ln42_123_fu_4639_p2;
wire   [2:0] tmp_1275_fu_4651_p4;
wire   [3:0] tmp_1276_fu_4667_p4;
wire   [0:0] icmp_ln42_126_fu_4683_p2;
wire   [0:0] tmp_3452_fu_4697_p3;
wire   [0:0] icmp_ln42_124_fu_4661_p2;
wire   [0:0] xor_ln42_142_fu_4705_p2;
wire   [0:0] and_ln42_218_fu_4711_p2;
wire   [0:0] select_ln42_123_fu_4689_p3;
wire   [0:0] xor_ln42_124_fu_4725_p2;
wire   [0:0] or_ln42_93_fu_4731_p2;
wire   [0:0] xor_ln42_125_fu_4737_p2;
wire   [0:0] select_ln42_124_fu_4717_p3;
wire   [0:0] and_ln42_114_fu_4755_p2;
wire   [0:0] or_ln42_95_fu_4759_p2;
wire   [0:0] xor_ln42_66_fu_4764_p2;
wire   [0:0] and_ln42_117_fu_4770_p2;
wire   [0:0] or_ln42_49_fu_4782_p2;
wire   [12:0] select_ln42_65_fu_4775_p3;
wire   [0:0] and_ln42_121_fu_4794_p2;
wire   [0:0] or_ln42_96_fu_4798_p2;
wire   [0:0] xor_ln42_70_fu_4803_p2;
wire   [0:0] and_ln42_124_fu_4809_p2;
wire   [0:0] or_ln42_52_fu_4821_p2;
wire   [12:0] select_ln42_69_fu_4814_p3;
wire   [0:0] and_ln42_128_fu_4833_p2;
wire   [0:0] or_ln42_97_fu_4837_p2;
wire   [0:0] xor_ln42_74_fu_4842_p2;
wire   [0:0] and_ln42_131_fu_4848_p2;
wire   [0:0] or_ln42_55_fu_4860_p2;
wire   [12:0] select_ln42_73_fu_4853_p3;
wire   [0:0] and_ln42_135_fu_4872_p2;
wire   [0:0] or_ln42_98_fu_4876_p2;
wire   [0:0] xor_ln42_78_fu_4881_p2;
wire   [0:0] and_ln42_138_fu_4887_p2;
wire   [0:0] or_ln42_58_fu_4899_p2;
wire   [12:0] select_ln42_77_fu_4892_p3;
wire   [0:0] and_ln42_142_fu_4911_p2;
wire   [0:0] or_ln42_99_fu_4915_p2;
wire   [0:0] xor_ln42_82_fu_4920_p2;
wire   [0:0] and_ln42_145_fu_4926_p2;
wire   [0:0] or_ln42_61_fu_4938_p2;
wire   [12:0] select_ln42_81_fu_4931_p3;
wire   [0:0] and_ln42_149_fu_4950_p2;
wire   [0:0] or_ln42_100_fu_4954_p2;
wire   [0:0] xor_ln42_86_fu_4959_p2;
wire   [0:0] and_ln42_152_fu_4965_p2;
wire   [0:0] or_ln42_64_fu_4977_p2;
wire   [12:0] select_ln42_85_fu_4970_p3;
wire   [0:0] and_ln42_156_fu_4989_p2;
wire   [0:0] or_ln42_101_fu_4993_p2;
wire   [0:0] xor_ln42_90_fu_4998_p2;
wire   [0:0] and_ln42_159_fu_5004_p2;
wire   [0:0] or_ln42_67_fu_5016_p2;
wire   [12:0] select_ln42_89_fu_5009_p3;
wire   [0:0] and_ln42_163_fu_5028_p2;
wire   [0:0] or_ln42_102_fu_5032_p2;
wire   [0:0] xor_ln42_94_fu_5037_p2;
wire   [0:0] and_ln42_166_fu_5043_p2;
wire   [0:0] or_ln42_70_fu_5055_p2;
wire   [12:0] select_ln42_93_fu_5048_p3;
wire   [0:0] and_ln42_170_fu_5067_p2;
wire   [0:0] or_ln42_103_fu_5071_p2;
wire   [0:0] xor_ln42_98_fu_5076_p2;
wire   [0:0] and_ln42_173_fu_5082_p2;
wire   [0:0] or_ln42_73_fu_5094_p2;
wire   [12:0] select_ln42_97_fu_5087_p3;
wire   [0:0] and_ln42_177_fu_5106_p2;
wire   [0:0] or_ln42_104_fu_5110_p2;
wire   [0:0] xor_ln42_102_fu_5115_p2;
wire   [0:0] and_ln42_180_fu_5121_p2;
wire   [0:0] or_ln42_76_fu_5133_p2;
wire   [12:0] select_ln42_101_fu_5126_p3;
wire   [0:0] and_ln42_184_fu_5145_p2;
wire   [0:0] or_ln42_105_fu_5149_p2;
wire   [0:0] xor_ln42_106_fu_5154_p2;
wire   [0:0] and_ln42_187_fu_5160_p2;
wire   [0:0] or_ln42_79_fu_5172_p2;
wire   [12:0] select_ln42_105_fu_5165_p3;
wire   [0:0] and_ln42_191_fu_5184_p2;
wire   [0:0] or_ln42_106_fu_5188_p2;
wire   [0:0] xor_ln42_110_fu_5193_p2;
wire   [0:0] and_ln42_194_fu_5199_p2;
wire   [0:0] or_ln42_82_fu_5211_p2;
wire   [12:0] select_ln42_109_fu_5204_p3;
wire   [0:0] and_ln42_198_fu_5223_p2;
wire   [0:0] or_ln42_107_fu_5227_p2;
wire   [0:0] xor_ln42_114_fu_5232_p2;
wire   [0:0] and_ln42_201_fu_5238_p2;
wire   [0:0] or_ln42_85_fu_5250_p2;
wire   [12:0] select_ln42_113_fu_5243_p3;
wire   [0:0] and_ln42_205_fu_5262_p2;
wire   [0:0] or_ln42_108_fu_5266_p2;
wire   [0:0] xor_ln42_118_fu_5271_p2;
wire   [0:0] and_ln42_208_fu_5277_p2;
wire   [0:0] or_ln42_88_fu_5289_p2;
wire   [12:0] select_ln42_117_fu_5282_p3;
wire   [0:0] and_ln42_212_fu_5301_p2;
wire   [0:0] or_ln42_109_fu_5305_p2;
wire   [0:0] xor_ln42_122_fu_5310_p2;
wire   [0:0] and_ln42_215_fu_5316_p2;
wire   [0:0] or_ln42_91_fu_5328_p2;
wire   [12:0] select_ln42_121_fu_5321_p3;
wire   [0:0] and_ln42_219_fu_5340_p2;
wire   [0:0] or_ln42_110_fu_5344_p2;
wire   [0:0] xor_ln42_126_fu_5349_p2;
wire   [0:0] and_ln42_222_fu_5355_p2;
wire   [0:0] or_ln42_94_fu_5367_p2;
wire   [12:0] select_ln42_125_fu_5360_p3;
wire  signed [12:0] select_ln42_66_fu_4787_p3;
wire  signed [12:0] select_ln42_82_fu_4943_p3;
wire  signed [13:0] sext_ln58_24_fu_5383_p1;
wire  signed [13:0] sext_ln58_fu_5379_p1;
wire   [13:0] add_ln58_fu_5393_p2;
wire   [12:0] add_ln58_24_fu_5387_p2;
wire   [0:0] tmp_3453_fu_5399_p3;
wire   [0:0] tmp_3454_fu_5407_p3;
wire   [0:0] xor_ln58_fu_5415_p2;
wire   [0:0] xor_ln58_48_fu_5427_p2;
wire   [0:0] xor_ln58_49_fu_5439_p2;
wire   [0:0] and_ln58_fu_5421_p2;
wire   [0:0] xor_ln58_50_fu_5445_p2;
wire   [0:0] and_ln58_24_fu_5433_p2;
wire   [0:0] or_ln58_fu_5451_p2;
wire   [12:0] select_ln58_fu_5457_p3;
wire   [12:0] select_ln58_36_fu_5465_p3;
wire  signed [12:0] select_ln42_70_fu_4826_p3;
wire  signed [12:0] select_ln42_86_fu_4982_p3;
wire  signed [13:0] sext_ln58_26_fu_5485_p1;
wire  signed [13:0] sext_ln58_25_fu_5481_p1;
wire   [13:0] add_ln58_12_fu_5495_p2;
wire   [12:0] add_ln58_25_fu_5489_p2;
wire   [0:0] tmp_3455_fu_5501_p3;
wire   [0:0] tmp_3456_fu_5509_p3;
wire   [0:0] xor_ln58_51_fu_5517_p2;
wire   [0:0] xor_ln58_52_fu_5529_p2;
wire   [0:0] xor_ln58_53_fu_5541_p2;
wire   [0:0] and_ln58_25_fu_5523_p2;
wire   [0:0] xor_ln58_54_fu_5547_p2;
wire   [0:0] and_ln58_26_fu_5535_p2;
wire   [0:0] or_ln58_12_fu_5553_p2;
wire   [12:0] select_ln58_38_fu_5559_p3;
wire   [12:0] select_ln58_39_fu_5567_p3;
wire  signed [12:0] select_ln42_74_fu_4865_p3;
wire  signed [12:0] select_ln42_90_fu_5021_p3;
wire  signed [13:0] sext_ln58_28_fu_5587_p1;
wire  signed [13:0] sext_ln58_27_fu_5583_p1;
wire   [13:0] add_ln58_13_fu_5597_p2;
wire   [12:0] add_ln58_26_fu_5591_p2;
wire   [0:0] tmp_3457_fu_5603_p3;
wire   [0:0] tmp_3458_fu_5611_p3;
wire   [0:0] xor_ln58_55_fu_5619_p2;
wire   [0:0] xor_ln58_56_fu_5631_p2;
wire   [0:0] xor_ln58_57_fu_5643_p2;
wire   [0:0] and_ln58_27_fu_5625_p2;
wire   [0:0] xor_ln58_58_fu_5649_p2;
wire   [0:0] and_ln58_28_fu_5637_p2;
wire   [0:0] or_ln58_13_fu_5655_p2;
wire   [12:0] select_ln58_41_fu_5661_p3;
wire   [12:0] select_ln58_42_fu_5669_p3;
wire  signed [12:0] select_ln42_78_fu_4904_p3;
wire  signed [12:0] select_ln42_94_fu_5060_p3;
wire  signed [13:0] sext_ln58_30_fu_5689_p1;
wire  signed [13:0] sext_ln58_29_fu_5685_p1;
wire   [13:0] add_ln58_14_fu_5699_p2;
wire   [12:0] add_ln58_27_fu_5693_p2;
wire   [0:0] tmp_3459_fu_5705_p3;
wire   [0:0] tmp_3460_fu_5713_p3;
wire   [0:0] xor_ln58_59_fu_5721_p2;
wire   [0:0] xor_ln58_60_fu_5733_p2;
wire   [0:0] xor_ln58_61_fu_5745_p2;
wire   [0:0] and_ln58_29_fu_5727_p2;
wire   [0:0] xor_ln58_62_fu_5751_p2;
wire   [0:0] and_ln58_30_fu_5739_p2;
wire   [0:0] or_ln58_14_fu_5757_p2;
wire   [12:0] select_ln58_44_fu_5763_p3;
wire   [12:0] select_ln58_45_fu_5771_p3;
wire  signed [12:0] select_ln58_37_fu_5473_p3;
wire  signed [12:0] select_ln42_98_fu_5099_p3;
wire  signed [13:0] sext_ln58_32_fu_5791_p1;
wire  signed [13:0] sext_ln58_31_fu_5787_p1;
wire   [13:0] add_ln58_15_fu_5801_p2;
wire   [12:0] add_ln58_28_fu_5795_p2;
wire   [0:0] tmp_3461_fu_5807_p3;
wire   [0:0] tmp_3462_fu_5815_p3;
wire   [0:0] xor_ln58_63_fu_5823_p2;
wire   [0:0] xor_ln58_64_fu_5835_p2;
wire   [0:0] xor_ln58_65_fu_5847_p2;
wire   [0:0] and_ln58_31_fu_5829_p2;
wire   [0:0] xor_ln58_66_fu_5853_p2;
wire   [0:0] and_ln58_32_fu_5841_p2;
wire   [0:0] or_ln58_15_fu_5859_p2;
wire   [12:0] select_ln58_47_fu_5865_p3;
wire   [12:0] select_ln58_48_fu_5873_p3;
wire  signed [12:0] select_ln58_40_fu_5575_p3;
wire  signed [12:0] select_ln42_102_fu_5138_p3;
wire  signed [13:0] sext_ln58_34_fu_5893_p1;
wire  signed [13:0] sext_ln58_33_fu_5889_p1;
wire   [13:0] add_ln58_16_fu_5903_p2;
wire   [12:0] add_ln58_29_fu_5897_p2;
wire   [0:0] tmp_3463_fu_5909_p3;
wire   [0:0] tmp_3464_fu_5917_p3;
wire   [0:0] xor_ln58_67_fu_5925_p2;
wire   [0:0] xor_ln58_68_fu_5937_p2;
wire   [0:0] xor_ln58_69_fu_5949_p2;
wire   [0:0] and_ln58_33_fu_5931_p2;
wire   [0:0] xor_ln58_70_fu_5955_p2;
wire   [0:0] and_ln58_34_fu_5943_p2;
wire   [0:0] or_ln58_16_fu_5961_p2;
wire   [12:0] select_ln58_50_fu_5967_p3;
wire   [12:0] select_ln58_51_fu_5975_p3;
wire  signed [12:0] select_ln58_43_fu_5677_p3;
wire  signed [12:0] select_ln42_106_fu_5177_p3;
wire  signed [13:0] sext_ln58_36_fu_5995_p1;
wire  signed [13:0] sext_ln58_35_fu_5991_p1;
wire   [13:0] add_ln58_17_fu_6005_p2;
wire   [12:0] add_ln58_30_fu_5999_p2;
wire   [0:0] tmp_3465_fu_6011_p3;
wire   [0:0] tmp_3466_fu_6019_p3;
wire   [0:0] xor_ln58_71_fu_6027_p2;
wire   [0:0] xor_ln58_72_fu_6039_p2;
wire   [0:0] xor_ln58_73_fu_6051_p2;
wire   [0:0] and_ln58_35_fu_6033_p2;
wire   [0:0] xor_ln58_74_fu_6057_p2;
wire   [0:0] and_ln58_36_fu_6045_p2;
wire   [0:0] or_ln58_17_fu_6063_p2;
wire   [12:0] select_ln58_53_fu_6069_p3;
wire   [12:0] select_ln58_54_fu_6077_p3;
wire  signed [12:0] select_ln58_46_fu_5779_p3;
wire  signed [12:0] select_ln42_110_fu_5216_p3;
wire  signed [13:0] sext_ln58_38_fu_6097_p1;
wire  signed [13:0] sext_ln58_37_fu_6093_p1;
wire   [13:0] add_ln58_18_fu_6107_p2;
wire   [12:0] add_ln58_31_fu_6101_p2;
wire   [0:0] tmp_3467_fu_6113_p3;
wire   [0:0] tmp_3468_fu_6121_p3;
wire   [0:0] xor_ln58_75_fu_6129_p2;
wire   [0:0] xor_ln58_76_fu_6141_p2;
wire   [0:0] xor_ln58_77_fu_6153_p2;
wire   [0:0] and_ln58_37_fu_6135_p2;
wire   [0:0] xor_ln58_78_fu_6159_p2;
wire   [0:0] and_ln58_38_fu_6147_p2;
wire   [0:0] or_ln58_18_fu_6165_p2;
wire   [12:0] select_ln58_56_fu_6171_p3;
wire   [12:0] select_ln58_57_fu_6179_p3;
wire  signed [12:0] select_ln58_49_fu_5881_p3;
wire  signed [12:0] select_ln42_114_fu_5255_p3;
wire  signed [13:0] sext_ln58_40_fu_6199_p1;
wire  signed [13:0] sext_ln58_39_fu_6195_p1;
wire   [13:0] add_ln58_19_fu_6209_p2;
wire  signed [12:0] select_ln58_52_fu_5983_p3;
wire  signed [12:0] select_ln42_118_fu_5294_p3;
wire  signed [13:0] sext_ln58_42_fu_6235_p1;
wire  signed [13:0] sext_ln58_41_fu_6231_p1;
wire   [13:0] add_ln58_20_fu_6245_p2;
wire  signed [12:0] select_ln58_55_fu_6085_p3;
wire  signed [12:0] select_ln42_122_fu_5333_p3;
wire  signed [13:0] sext_ln58_44_fu_6271_p1;
wire  signed [13:0] sext_ln58_43_fu_6267_p1;
wire   [13:0] add_ln58_21_fu_6281_p2;
wire  signed [12:0] select_ln58_58_fu_6187_p3;
wire  signed [12:0] select_ln42_126_fu_5372_p3;
wire  signed [13:0] sext_ln58_46_fu_6307_p1;
wire  signed [13:0] sext_ln58_45_fu_6303_p1;
wire   [13:0] add_ln58_22_fu_6317_p2;
wire   [0:0] xor_ln58_79_fu_6339_p2;
wire   [0:0] xor_ln58_80_fu_6349_p2;
wire   [0:0] xor_ln58_81_fu_6359_p2;
wire   [0:0] and_ln58_39_fu_6344_p2;
wire   [0:0] xor_ln58_82_fu_6363_p2;
wire   [0:0] and_ln58_40_fu_6354_p2;
wire   [0:0] or_ln58_19_fu_6369_p2;
wire   [12:0] select_ln58_59_fu_6375_p3;
wire   [12:0] select_ln58_60_fu_6382_p3;
wire   [0:0] xor_ln58_83_fu_6397_p2;
wire   [0:0] xor_ln58_84_fu_6407_p2;
wire   [0:0] xor_ln58_85_fu_6417_p2;
wire   [0:0] and_ln58_41_fu_6402_p2;
wire   [0:0] xor_ln58_86_fu_6421_p2;
wire   [0:0] and_ln58_42_fu_6412_p2;
wire   [0:0] or_ln58_20_fu_6427_p2;
wire   [12:0] select_ln58_62_fu_6433_p3;
wire   [12:0] select_ln58_63_fu_6440_p3;
wire   [0:0] xor_ln58_87_fu_6455_p2;
wire   [0:0] xor_ln58_88_fu_6465_p2;
wire   [0:0] xor_ln58_89_fu_6475_p2;
wire   [0:0] and_ln58_43_fu_6460_p2;
wire   [0:0] xor_ln58_90_fu_6479_p2;
wire   [0:0] and_ln58_44_fu_6470_p2;
wire   [0:0] or_ln58_21_fu_6485_p2;
wire   [12:0] select_ln58_65_fu_6491_p3;
wire   [12:0] select_ln58_66_fu_6498_p3;
wire   [0:0] xor_ln58_91_fu_6513_p2;
wire   [0:0] xor_ln58_92_fu_6523_p2;
wire   [0:0] xor_ln58_93_fu_6533_p2;
wire   [0:0] and_ln58_45_fu_6518_p2;
wire   [0:0] xor_ln58_94_fu_6537_p2;
wire   [0:0] and_ln58_46_fu_6528_p2;
wire   [0:0] or_ln58_22_fu_6543_p2;
wire   [12:0] select_ln58_68_fu_6549_p3;
wire   [12:0] select_ln58_69_fu_6556_p3;
wire   [12:0] select_ln58_61_fu_6389_p3;
wire   [12:0] select_ln58_64_fu_6447_p3;
wire   [12:0] select_ln58_67_fu_6505_p3;
wire   [12:0] select_ln58_70_fu_6563_p3;
reg    ap_ce_reg;
reg   [12:0] data_0_val_int_reg;
reg   [12:0] data_1_val_int_reg;
reg   [12:0] data_2_val_int_reg;
reg   [12:0] data_3_val_int_reg;
reg   [12:0] data_4_val_int_reg;
reg   [12:0] data_5_val_int_reg;
reg   [12:0] data_6_val_int_reg;
reg   [12:0] data_7_val_int_reg;
reg   [12:0] data_8_val_int_reg;
reg   [12:0] data_9_val_int_reg;
reg   [12:0] data_10_val_int_reg;
reg   [12:0] data_11_val_int_reg;
reg   [12:0] data_12_val_int_reg;
reg   [12:0] data_13_val_int_reg;
reg   [12:0] data_14_val_int_reg;
reg   [12:0] data_15_val_int_reg;
reg  signed [12:0] weights_0_val_int_reg;
reg  signed [12:0] weights_1_val_int_reg;
reg  signed [12:0] weights_2_val_int_reg;
reg  signed [12:0] weights_3_val_int_reg;
reg  signed [12:0] weights_4_val_int_reg;
reg  signed [12:0] weights_5_val_int_reg;
reg  signed [12:0] weights_6_val_int_reg;
reg  signed [12:0] weights_7_val_int_reg;
reg  signed [12:0] weights_8_val_int_reg;
reg  signed [12:0] weights_9_val_int_reg;
reg  signed [12:0] weights_10_val_int_reg;
reg  signed [12:0] weights_11_val_int_reg;
reg  signed [12:0] weights_12_val_int_reg;
reg  signed [12:0] weights_13_val_int_reg;
reg  signed [12:0] weights_14_val_int_reg;
reg  signed [12:0] weights_15_val_int_reg;
reg   [3:0] idx_int_reg;
reg   [12:0] ap_return_0_int_reg;
reg   [12:0] ap_return_1_int_reg;
reg   [12:0] ap_return_2_int_reg;
reg   [12:0] ap_return_3_int_reg;
wire   [3:0] a_fu_1235_p1;
wire   [3:0] a_fu_1235_p3;
wire   [3:0] a_fu_1235_p5;
wire   [3:0] a_fu_1235_p7;
wire   [3:0] a_fu_1235_p9;
wire   [3:0] a_fu_1235_p11;
wire   [3:0] a_fu_1235_p13;
wire   [3:0] a_fu_1235_p15;
wire  signed [3:0] a_fu_1235_p17;
wire  signed [3:0] a_fu_1235_p19;
wire  signed [3:0] a_fu_1235_p21;
wire  signed [3:0] a_fu_1235_p23;
wire  signed [3:0] a_fu_1235_p25;
wire   [3:0] a_4_fu_2115_p1;
wire   [3:0] a_4_fu_2115_p3;
wire   [3:0] a_4_fu_2115_p5;
wire   [3:0] a_4_fu_2115_p7;
wire   [3:0] a_4_fu_2115_p9;
wire   [3:0] a_4_fu_2115_p11;
wire   [3:0] a_4_fu_2115_p13;
wire   [3:0] a_4_fu_2115_p15;
wire  signed [3:0] a_4_fu_2115_p17;
wire  signed [3:0] a_4_fu_2115_p19;
wire  signed [3:0] a_4_fu_2115_p21;
wire  signed [3:0] a_4_fu_2115_p23;
wire  signed [3:0] a_4_fu_2115_p25;
wire   [3:0] a_5_fu_2995_p1;
wire   [3:0] a_5_fu_2995_p3;
wire   [3:0] a_5_fu_2995_p5;
wire   [3:0] a_5_fu_2995_p7;
wire   [3:0] a_5_fu_2995_p9;
wire   [3:0] a_5_fu_2995_p11;
wire   [3:0] a_5_fu_2995_p13;
wire   [3:0] a_5_fu_2995_p15;
wire  signed [3:0] a_5_fu_2995_p17;
wire  signed [3:0] a_5_fu_2995_p19;
wire  signed [3:0] a_5_fu_2995_p21;
wire  signed [3:0] a_5_fu_2995_p23;
wire  signed [3:0] a_5_fu_2995_p25;
wire   [3:0] a_6_fu_3875_p1;
wire   [3:0] a_6_fu_3875_p3;
wire   [3:0] a_6_fu_3875_p5;
wire   [3:0] a_6_fu_3875_p7;
wire   [3:0] a_6_fu_3875_p9;
wire   [3:0] a_6_fu_3875_p11;
wire   [3:0] a_6_fu_3875_p13;
wire   [3:0] a_6_fu_3875_p15;
wire  signed [3:0] a_6_fu_3875_p17;
wire  signed [3:0] a_6_fu_3875_p19;
wire  signed [3:0] a_6_fu_3875_p21;
wire  signed [3:0] a_6_fu_3875_p23;
wire  signed [3:0] a_6_fu_3875_p25;

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U703(
    .din0(mul_ln73_30_fu_354_p0),
    .din1(weights_15_val_int_reg),
    .dout(mul_ln73_30_fu_354_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U704(
    .din0(mul_ln73_fu_355_p0),
    .din1(weights_0_val_int_reg),
    .dout(mul_ln73_fu_355_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U705(
    .din0(mul_ln73_24_fu_356_p0),
    .din1(weights_9_val_int_reg),
    .dout(mul_ln73_24_fu_356_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U706(
    .din0(mul_ln73_19_fu_357_p0),
    .din1(weights_4_val_int_reg),
    .dout(mul_ln73_19_fu_357_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U707(
    .din0(mul_ln73_20_fu_358_p0),
    .din1(weights_5_val_int_reg),
    .dout(mul_ln73_20_fu_358_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U708(
    .din0(mul_ln73_16_fu_359_p0),
    .din1(weights_1_val_int_reg),
    .dout(mul_ln73_16_fu_359_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U709(
    .din0(mul_ln73_21_fu_360_p0),
    .din1(weights_6_val_int_reg),
    .dout(mul_ln73_21_fu_360_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U710(
    .din0(mul_ln73_26_fu_361_p0),
    .din1(weights_11_val_int_reg),
    .dout(mul_ln73_26_fu_361_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U711(
    .din0(mul_ln73_18_fu_362_p0),
    .din1(weights_3_val_int_reg),
    .dout(mul_ln73_18_fu_362_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U712(
    .din0(mul_ln73_23_fu_363_p0),
    .din1(weights_8_val_int_reg),
    .dout(mul_ln73_23_fu_363_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U713(
    .din0(mul_ln73_25_fu_364_p0),
    .din1(weights_10_val_int_reg),
    .dout(mul_ln73_25_fu_364_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U714(
    .din0(mul_ln73_27_fu_365_p0),
    .din1(weights_12_val_int_reg),
    .dout(mul_ln73_27_fu_365_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U715(
    .din0(mul_ln73_22_fu_366_p0),
    .din1(weights_7_val_int_reg),
    .dout(mul_ln73_22_fu_366_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U716(
    .din0(mul_ln73_28_fu_367_p0),
    .din1(weights_13_val_int_reg),
    .dout(mul_ln73_28_fu_367_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U717(
    .din0(mul_ln73_29_fu_368_p0),
    .din1(weights_14_val_int_reg),
    .dout(mul_ln73_29_fu_368_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U718(
    .din0(mul_ln73_17_fu_369_p0),
    .din1(weights_2_val_int_reg),
    .dout(mul_ln73_17_fu_369_p2)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U719(
    .din0(data_0_val_int_reg),
    .din1(data_1_val_int_reg),
    .din2(data_2_val_int_reg),
    .din3(data_3_val_int_reg),
    .din4(data_4_val_int_reg),
    .din5(data_5_val_int_reg),
    .din6(data_6_val_int_reg),
    .din7(data_7_val_int_reg),
    .din8(data_8_val_int_reg),
    .din9(data_9_val_int_reg),
    .din10(data_10_val_int_reg),
    .din11(data_11_val_int_reg),
    .din12(data_12_val_int_reg),
    .def(a_fu_1235_p27),
    .sel(idx_int_reg),
    .dout(a_fu_1235_p29)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U720(
    .din0(data_1_val_int_reg),
    .din1(data_2_val_int_reg),
    .din2(data_3_val_int_reg),
    .din3(data_4_val_int_reg),
    .din4(data_5_val_int_reg),
    .din5(data_6_val_int_reg),
    .din6(data_7_val_int_reg),
    .din7(data_8_val_int_reg),
    .din8(data_9_val_int_reg),
    .din9(data_10_val_int_reg),
    .din10(data_11_val_int_reg),
    .din11(data_12_val_int_reg),
    .din12(data_13_val_int_reg),
    .def(a_4_fu_2115_p27),
    .sel(idx_int_reg),
    .dout(a_4_fu_2115_p29)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U721(
    .din0(data_2_val_int_reg),
    .din1(data_3_val_int_reg),
    .din2(data_4_val_int_reg),
    .din3(data_5_val_int_reg),
    .din4(data_6_val_int_reg),
    .din5(data_7_val_int_reg),
    .din6(data_8_val_int_reg),
    .din7(data_9_val_int_reg),
    .din8(data_10_val_int_reg),
    .din9(data_11_val_int_reg),
    .din10(data_12_val_int_reg),
    .din11(data_13_val_int_reg),
    .din12(data_14_val_int_reg),
    .def(a_5_fu_2995_p27),
    .sel(idx_int_reg),
    .dout(a_5_fu_2995_p29)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U722(
    .din0(data_3_val_int_reg),
    .din1(data_4_val_int_reg),
    .din2(data_5_val_int_reg),
    .din3(data_6_val_int_reg),
    .din4(data_7_val_int_reg),
    .din5(data_8_val_int_reg),
    .din6(data_9_val_int_reg),
    .din7(data_10_val_int_reg),
    .din8(data_11_val_int_reg),
    .din9(data_12_val_int_reg),
    .din10(data_13_val_int_reg),
    .din11(data_14_val_int_reg),
    .din12(data_15_val_int_reg),
    .def(a_6_fu_3875_p27),
    .sel(idx_int_reg),
    .dout(a_6_fu_3875_p29)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln42_16_reg_6631 <= add_ln42_16_fu_1579_p2;
        add_ln42_17_reg_6662 <= add_ln42_17_fu_1782_p2;
        add_ln42_18_reg_6693 <= add_ln42_18_fu_1985_p2;
        add_ln42_19_reg_6724 <= add_ln42_19_fu_2256_p2;
        add_ln42_20_reg_6755 <= add_ln42_20_fu_2459_p2;
        add_ln42_21_reg_6786 <= add_ln42_21_fu_2662_p2;
        add_ln42_22_reg_6817 <= add_ln42_22_fu_2865_p2;
        add_ln42_23_reg_6848 <= add_ln42_23_fu_3136_p2;
        add_ln42_24_reg_6879 <= add_ln42_24_fu_3339_p2;
        add_ln42_25_reg_6910 <= add_ln42_25_fu_3542_p2;
        add_ln42_26_reg_6941 <= add_ln42_26_fu_3745_p2;
        add_ln42_27_reg_6972 <= add_ln42_27_fu_4016_p2;
        add_ln42_28_reg_7003 <= add_ln42_28_fu_4219_p2;
        add_ln42_29_reg_7034 <= add_ln42_29_fu_4422_p2;
        add_ln42_30_reg_7065 <= add_ln42_30_fu_4625_p2;
        add_ln42_reg_6600 <= add_ln42_fu_1376_p2;
        add_ln58_32_reg_7091 <= add_ln58_32_fu_6203_p2;
        add_ln58_33_reg_7111 <= add_ln58_33_fu_6239_p2;
        add_ln58_34_reg_7131 <= add_ln58_34_fu_6275_p2;
        add_ln58_35_reg_7151 <= add_ln58_35_fu_6311_p2;
        and_ln42_112_reg_6605 <= and_ln42_112_fu_1396_p2;
        and_ln42_115_reg_6615 <= and_ln42_115_fu_1494_p2;
        and_ln42_116_reg_6621 <= and_ln42_116_fu_1500_p2;
        and_ln42_119_reg_6636 <= and_ln42_119_fu_1599_p2;
        and_ln42_122_reg_6646 <= and_ln42_122_fu_1697_p2;
        and_ln42_123_reg_6652 <= and_ln42_123_fu_1703_p2;
        and_ln42_126_reg_6667 <= and_ln42_126_fu_1802_p2;
        and_ln42_129_reg_6677 <= and_ln42_129_fu_1900_p2;
        and_ln42_130_reg_6683 <= and_ln42_130_fu_1906_p2;
        and_ln42_133_reg_6698 <= and_ln42_133_fu_2005_p2;
        and_ln42_136_reg_6708 <= and_ln42_136_fu_2103_p2;
        and_ln42_137_reg_6714 <= and_ln42_137_fu_2109_p2;
        and_ln42_140_reg_6729 <= and_ln42_140_fu_2276_p2;
        and_ln42_143_reg_6739 <= and_ln42_143_fu_2374_p2;
        and_ln42_144_reg_6745 <= and_ln42_144_fu_2380_p2;
        and_ln42_147_reg_6760 <= and_ln42_147_fu_2479_p2;
        and_ln42_150_reg_6770 <= and_ln42_150_fu_2577_p2;
        and_ln42_151_reg_6776 <= and_ln42_151_fu_2583_p2;
        and_ln42_154_reg_6791 <= and_ln42_154_fu_2682_p2;
        and_ln42_157_reg_6801 <= and_ln42_157_fu_2780_p2;
        and_ln42_158_reg_6807 <= and_ln42_158_fu_2786_p2;
        and_ln42_161_reg_6822 <= and_ln42_161_fu_2885_p2;
        and_ln42_164_reg_6832 <= and_ln42_164_fu_2983_p2;
        and_ln42_165_reg_6838 <= and_ln42_165_fu_2989_p2;
        and_ln42_168_reg_6853 <= and_ln42_168_fu_3156_p2;
        and_ln42_171_reg_6863 <= and_ln42_171_fu_3254_p2;
        and_ln42_172_reg_6869 <= and_ln42_172_fu_3260_p2;
        and_ln42_175_reg_6884 <= and_ln42_175_fu_3359_p2;
        and_ln42_178_reg_6894 <= and_ln42_178_fu_3457_p2;
        and_ln42_179_reg_6900 <= and_ln42_179_fu_3463_p2;
        and_ln42_182_reg_6915 <= and_ln42_182_fu_3562_p2;
        and_ln42_185_reg_6925 <= and_ln42_185_fu_3660_p2;
        and_ln42_186_reg_6931 <= and_ln42_186_fu_3666_p2;
        and_ln42_189_reg_6946 <= and_ln42_189_fu_3765_p2;
        and_ln42_192_reg_6956 <= and_ln42_192_fu_3863_p2;
        and_ln42_193_reg_6962 <= and_ln42_193_fu_3869_p2;
        and_ln42_196_reg_6977 <= and_ln42_196_fu_4036_p2;
        and_ln42_199_reg_6987 <= and_ln42_199_fu_4134_p2;
        and_ln42_200_reg_6993 <= and_ln42_200_fu_4140_p2;
        and_ln42_203_reg_7008 <= and_ln42_203_fu_4239_p2;
        and_ln42_206_reg_7018 <= and_ln42_206_fu_4337_p2;
        and_ln42_207_reg_7024 <= and_ln42_207_fu_4343_p2;
        and_ln42_210_reg_7039 <= and_ln42_210_fu_4442_p2;
        and_ln42_213_reg_7049 <= and_ln42_213_fu_4540_p2;
        and_ln42_214_reg_7055 <= and_ln42_214_fu_4546_p2;
        and_ln42_217_reg_7070 <= and_ln42_217_fu_4645_p2;
        and_ln42_220_reg_7080 <= and_ln42_220_fu_4743_p2;
        and_ln42_221_reg_7086 <= and_ln42_221_fu_4749_p2;
        icmp_ln42_101_reg_6889 <= icmp_ln42_101_fu_3391_p2;
        icmp_ln42_105_reg_6920 <= icmp_ln42_105_fu_3594_p2;
        icmp_ln42_109_reg_6951 <= icmp_ln42_109_fu_3797_p2;
        icmp_ln42_113_reg_6982 <= icmp_ln42_113_fu_4068_p2;
        icmp_ln42_117_reg_7013 <= icmp_ln42_117_fu_4271_p2;
        icmp_ln42_121_reg_7044 <= icmp_ln42_121_fu_4474_p2;
        icmp_ln42_125_reg_7075 <= icmp_ln42_125_fu_4677_p2;
        icmp_ln42_65_reg_6610 <= icmp_ln42_65_fu_1428_p2;
        icmp_ln42_69_reg_6641 <= icmp_ln42_69_fu_1631_p2;
        icmp_ln42_73_reg_6672 <= icmp_ln42_73_fu_1834_p2;
        icmp_ln42_77_reg_6703 <= icmp_ln42_77_fu_2037_p2;
        icmp_ln42_81_reg_6734 <= icmp_ln42_81_fu_2308_p2;
        icmp_ln42_85_reg_6765 <= icmp_ln42_85_fu_2511_p2;
        icmp_ln42_89_reg_6796 <= icmp_ln42_89_fu_2714_p2;
        icmp_ln42_93_reg_6827 <= icmp_ln42_93_fu_2917_p2;
        icmp_ln42_97_reg_6858 <= icmp_ln42_97_fu_3188_p2;
        tmp_3363_reg_6626 <= mul_ln73_16_fu_359_p2[32'd25];
        tmp_3369_reg_6657 <= mul_ln73_17_fu_369_p2[32'd25];
        tmp_3375_reg_6688 <= mul_ln73_18_fu_362_p2[32'd25];
        tmp_3381_reg_6719 <= mul_ln73_19_fu_357_p2[32'd25];
        tmp_3387_reg_6750 <= mul_ln73_20_fu_358_p2[32'd25];
        tmp_3393_reg_6781 <= mul_ln73_21_fu_360_p2[32'd25];
        tmp_3399_reg_6812 <= mul_ln73_22_fu_366_p2[32'd25];
        tmp_3405_reg_6843 <= mul_ln73_23_fu_363_p2[32'd25];
        tmp_3411_reg_6874 <= mul_ln73_24_fu_356_p2[32'd25];
        tmp_3417_reg_6905 <= mul_ln73_25_fu_364_p2[32'd25];
        tmp_3423_reg_6936 <= mul_ln73_26_fu_361_p2[32'd25];
        tmp_3429_reg_6967 <= mul_ln73_27_fu_365_p2[32'd25];
        tmp_3435_reg_6998 <= mul_ln73_28_fu_367_p2[32'd25];
        tmp_3441_reg_7029 <= mul_ln73_29_fu_368_p2[32'd25];
        tmp_3447_reg_7060 <= mul_ln73_30_fu_354_p2[32'd25];
        tmp_3469_reg_7097 <= add_ln58_19_fu_6209_p2[32'd13];
        tmp_3470_reg_7104 <= add_ln58_32_fu_6203_p2[32'd12];
        tmp_3471_reg_7117 <= add_ln58_20_fu_6245_p2[32'd13];
        tmp_3472_reg_7124 <= add_ln58_33_fu_6239_p2[32'd12];
        tmp_3473_reg_7137 <= add_ln58_21_fu_6281_p2[32'd13];
        tmp_3474_reg_7144 <= add_ln58_34_fu_6275_p2[32'd12];
        tmp_3475_reg_7157 <= add_ln58_22_fu_6317_p2[32'd13];
        tmp_3476_reg_7164 <= add_ln58_35_fu_6311_p2[32'd12];
        tmp_reg_6595 <= mul_ln73_fu_355_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln58_61_fu_6389_p3;
        ap_return_1_int_reg <= select_ln58_64_fu_6447_p3;
        ap_return_2_int_reg <= select_ln58_67_fu_6505_p3;
        ap_return_3_int_reg <= select_ln58_70_fu_6563_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_val_int_reg <= data_0_val;
        data_10_val_int_reg <= data_10_val;
        data_11_val_int_reg <= data_11_val;
        data_12_val_int_reg <= data_12_val;
        data_13_val_int_reg <= data_13_val;
        data_14_val_int_reg <= data_14_val;
        data_15_val_int_reg <= data_15_val;
        data_1_val_int_reg <= data_1_val;
        data_2_val_int_reg <= data_2_val;
        data_3_val_int_reg <= data_3_val;
        data_4_val_int_reg <= data_4_val;
        data_5_val_int_reg <= data_5_val;
        data_6_val_int_reg <= data_6_val;
        data_7_val_int_reg <= data_7_val;
        data_8_val_int_reg <= data_8_val;
        data_9_val_int_reg <= data_9_val;
        idx_int_reg <= idx;
        weights_0_val_int_reg <= weights_0_val;
        weights_10_val_int_reg <= weights_10_val;
        weights_11_val_int_reg <= weights_11_val;
        weights_12_val_int_reg <= weights_12_val;
        weights_13_val_int_reg <= weights_13_val;
        weights_14_val_int_reg <= weights_14_val;
        weights_15_val_int_reg <= weights_15_val;
        weights_1_val_int_reg <= weights_1_val;
        weights_2_val_int_reg <= weights_2_val;
        weights_3_val_int_reg <= weights_3_val;
        weights_4_val_int_reg <= weights_4_val;
        weights_5_val_int_reg <= weights_5_val;
        weights_6_val_int_reg <= weights_6_val;
        weights_7_val_int_reg <= weights_7_val;
        weights_8_val_int_reg <= weights_8_val;
        weights_9_val_int_reg <= weights_9_val;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln58_61_fu_6389_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln58_64_fu_6447_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln58_67_fu_6505_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = select_ln58_70_fu_6563_p3;
    end else begin
        ap_return_3 = 'bx;
    end
end

assign a_4_fu_2115_p27 = 'bx;

assign a_5_fu_2995_p27 = 'bx;

assign a_6_fu_3875_p27 = 'bx;

assign a_fu_1235_p27 = 'bx;

assign add_ln42_16_fu_1579_p2 = (trunc_ln42_s_fu_1519_p4 + zext_ln42_16_fu_1575_p1);

assign add_ln42_17_fu_1782_p2 = (trunc_ln42_15_fu_1722_p4 + zext_ln42_17_fu_1778_p1);

assign add_ln42_18_fu_1985_p2 = (trunc_ln42_16_fu_1925_p4 + zext_ln42_18_fu_1981_p1);

assign add_ln42_19_fu_2256_p2 = (trunc_ln42_17_fu_2196_p4 + zext_ln42_19_fu_2252_p1);

assign add_ln42_20_fu_2459_p2 = (trunc_ln42_18_fu_2399_p4 + zext_ln42_20_fu_2455_p1);

assign add_ln42_21_fu_2662_p2 = (trunc_ln42_19_fu_2602_p4 + zext_ln42_21_fu_2658_p1);

assign add_ln42_22_fu_2865_p2 = (trunc_ln42_20_fu_2805_p4 + zext_ln42_22_fu_2861_p1);

assign add_ln42_23_fu_3136_p2 = (trunc_ln42_21_fu_3076_p4 + zext_ln42_23_fu_3132_p1);

assign add_ln42_24_fu_3339_p2 = (trunc_ln42_22_fu_3279_p4 + zext_ln42_24_fu_3335_p1);

assign add_ln42_25_fu_3542_p2 = (trunc_ln42_23_fu_3482_p4 + zext_ln42_25_fu_3538_p1);

assign add_ln42_26_fu_3745_p2 = (trunc_ln42_24_fu_3685_p4 + zext_ln42_26_fu_3741_p1);

assign add_ln42_27_fu_4016_p2 = (trunc_ln42_25_fu_3956_p4 + zext_ln42_27_fu_4012_p1);

assign add_ln42_28_fu_4219_p2 = (trunc_ln42_26_fu_4159_p4 + zext_ln42_28_fu_4215_p1);

assign add_ln42_29_fu_4422_p2 = (trunc_ln42_27_fu_4362_p4 + zext_ln42_29_fu_4418_p1);

assign add_ln42_30_fu_4625_p2 = (trunc_ln42_28_fu_4565_p4 + zext_ln42_30_fu_4621_p1);

assign add_ln42_fu_1376_p2 = (trunc_ln_fu_1316_p4 + zext_ln42_fu_1372_p1);

assign add_ln58_12_fu_5495_p2 = ($signed(sext_ln58_26_fu_5485_p1) + $signed(sext_ln58_25_fu_5481_p1));

assign add_ln58_13_fu_5597_p2 = ($signed(sext_ln58_28_fu_5587_p1) + $signed(sext_ln58_27_fu_5583_p1));

assign add_ln58_14_fu_5699_p2 = ($signed(sext_ln58_30_fu_5689_p1) + $signed(sext_ln58_29_fu_5685_p1));

assign add_ln58_15_fu_5801_p2 = ($signed(sext_ln58_32_fu_5791_p1) + $signed(sext_ln58_31_fu_5787_p1));

assign add_ln58_16_fu_5903_p2 = ($signed(sext_ln58_34_fu_5893_p1) + $signed(sext_ln58_33_fu_5889_p1));

assign add_ln58_17_fu_6005_p2 = ($signed(sext_ln58_36_fu_5995_p1) + $signed(sext_ln58_35_fu_5991_p1));

assign add_ln58_18_fu_6107_p2 = ($signed(sext_ln58_38_fu_6097_p1) + $signed(sext_ln58_37_fu_6093_p1));

assign add_ln58_19_fu_6209_p2 = ($signed(sext_ln58_40_fu_6199_p1) + $signed(sext_ln58_39_fu_6195_p1));

assign add_ln58_20_fu_6245_p2 = ($signed(sext_ln58_42_fu_6235_p1) + $signed(sext_ln58_41_fu_6231_p1));

assign add_ln58_21_fu_6281_p2 = ($signed(sext_ln58_44_fu_6271_p1) + $signed(sext_ln58_43_fu_6267_p1));

assign add_ln58_22_fu_6317_p2 = ($signed(sext_ln58_46_fu_6307_p1) + $signed(sext_ln58_45_fu_6303_p1));

assign add_ln58_24_fu_5387_p2 = ($signed(select_ln42_82_fu_4943_p3) + $signed(select_ln42_66_fu_4787_p3));

assign add_ln58_25_fu_5489_p2 = ($signed(select_ln42_86_fu_4982_p3) + $signed(select_ln42_70_fu_4826_p3));

assign add_ln58_26_fu_5591_p2 = ($signed(select_ln42_90_fu_5021_p3) + $signed(select_ln42_74_fu_4865_p3));

assign add_ln58_27_fu_5693_p2 = ($signed(select_ln42_94_fu_5060_p3) + $signed(select_ln42_78_fu_4904_p3));

assign add_ln58_28_fu_5795_p2 = ($signed(select_ln42_98_fu_5099_p3) + $signed(select_ln58_37_fu_5473_p3));

assign add_ln58_29_fu_5897_p2 = ($signed(select_ln42_102_fu_5138_p3) + $signed(select_ln58_40_fu_5575_p3));

assign add_ln58_30_fu_5999_p2 = ($signed(select_ln42_106_fu_5177_p3) + $signed(select_ln58_43_fu_5677_p3));

assign add_ln58_31_fu_6101_p2 = ($signed(select_ln42_110_fu_5216_p3) + $signed(select_ln58_46_fu_5779_p3));

assign add_ln58_32_fu_6203_p2 = ($signed(select_ln42_114_fu_5255_p3) + $signed(select_ln58_49_fu_5881_p3));

assign add_ln58_33_fu_6239_p2 = ($signed(select_ln42_118_fu_5294_p3) + $signed(select_ln58_52_fu_5983_p3));

assign add_ln58_34_fu_6275_p2 = ($signed(select_ln42_122_fu_5333_p3) + $signed(select_ln58_55_fu_6085_p3));

assign add_ln58_35_fu_6311_p2 = ($signed(select_ln42_126_fu_5372_p3) + $signed(select_ln58_58_fu_6187_p3));

assign add_ln58_fu_5393_p2 = ($signed(sext_ln58_24_fu_5383_p1) + $signed(sext_ln58_fu_5379_p1));

assign and_ln42_112_fu_1396_p2 = (xor_ln42_fu_1390_p2 & tmp_3360_fu_1352_p3);

assign and_ln42_113_fu_1462_p2 = (xor_ln42_127_fu_1456_p2 & icmp_ln42_64_fu_1412_p2);

assign and_ln42_114_fu_4755_p2 = (icmp_ln42_65_reg_6610 & and_ln42_112_reg_6605);

assign and_ln42_115_fu_1494_p2 = (xor_ln42_65_fu_1488_p2 & or_ln42_48_fu_1482_p2);

assign and_ln42_116_fu_1500_p2 = (tmp_3361_fu_1382_p3 & select_ln42_64_fu_1468_p3);

assign and_ln42_117_fu_4770_p2 = (xor_ln42_66_fu_4764_p2 & tmp_reg_6595);

assign and_ln42_118_fu_1569_p2 = (tmp_3365_fu_1537_p3 & or_ln42_50_fu_1563_p2);

assign and_ln42_119_fu_1599_p2 = (xor_ln42_67_fu_1593_p2 & tmp_3366_fu_1555_p3);

assign and_ln42_120_fu_1665_p2 = (xor_ln42_128_fu_1659_p2 & icmp_ln42_68_fu_1615_p2);

assign and_ln42_121_fu_4794_p2 = (icmp_ln42_69_reg_6641 & and_ln42_119_reg_6636);

assign and_ln42_122_fu_1697_p2 = (xor_ln42_69_fu_1691_p2 & or_ln42_51_fu_1685_p2);

assign and_ln42_123_fu_1703_p2 = (tmp_3367_fu_1585_p3 & select_ln42_68_fu_1671_p3);

assign and_ln42_124_fu_4809_p2 = (xor_ln42_70_fu_4803_p2 & tmp_3363_reg_6626);

assign and_ln42_125_fu_1772_p2 = (tmp_3371_fu_1740_p3 & or_ln42_53_fu_1766_p2);

assign and_ln42_126_fu_1802_p2 = (xor_ln42_71_fu_1796_p2 & tmp_3372_fu_1758_p3);

assign and_ln42_127_fu_1868_p2 = (xor_ln42_129_fu_1862_p2 & icmp_ln42_72_fu_1818_p2);

assign and_ln42_128_fu_4833_p2 = (icmp_ln42_73_reg_6672 & and_ln42_126_reg_6667);

assign and_ln42_129_fu_1900_p2 = (xor_ln42_73_fu_1894_p2 & or_ln42_54_fu_1888_p2);

assign and_ln42_130_fu_1906_p2 = (tmp_3373_fu_1788_p3 & select_ln42_72_fu_1874_p3);

assign and_ln42_131_fu_4848_p2 = (xor_ln42_74_fu_4842_p2 & tmp_3369_reg_6657);

assign and_ln42_132_fu_1975_p2 = (tmp_3377_fu_1943_p3 & or_ln42_56_fu_1969_p2);

assign and_ln42_133_fu_2005_p2 = (xor_ln42_75_fu_1999_p2 & tmp_3378_fu_1961_p3);

assign and_ln42_134_fu_2071_p2 = (xor_ln42_130_fu_2065_p2 & icmp_ln42_76_fu_2021_p2);

assign and_ln42_135_fu_4872_p2 = (icmp_ln42_77_reg_6703 & and_ln42_133_reg_6698);

assign and_ln42_136_fu_2103_p2 = (xor_ln42_77_fu_2097_p2 & or_ln42_57_fu_2091_p2);

assign and_ln42_137_fu_2109_p2 = (tmp_3379_fu_1991_p3 & select_ln42_76_fu_2077_p3);

assign and_ln42_138_fu_4887_p2 = (xor_ln42_78_fu_4881_p2 & tmp_3375_reg_6688);

assign and_ln42_139_fu_2246_p2 = (tmp_3383_fu_2214_p3 & or_ln42_59_fu_2240_p2);

assign and_ln42_140_fu_2276_p2 = (xor_ln42_79_fu_2270_p2 & tmp_3384_fu_2232_p3);

assign and_ln42_141_fu_2342_p2 = (xor_ln42_131_fu_2336_p2 & icmp_ln42_80_fu_2292_p2);

assign and_ln42_142_fu_4911_p2 = (icmp_ln42_81_reg_6734 & and_ln42_140_reg_6729);

assign and_ln42_143_fu_2374_p2 = (xor_ln42_81_fu_2368_p2 & or_ln42_60_fu_2362_p2);

assign and_ln42_144_fu_2380_p2 = (tmp_3385_fu_2262_p3 & select_ln42_80_fu_2348_p3);

assign and_ln42_145_fu_4926_p2 = (xor_ln42_82_fu_4920_p2 & tmp_3381_reg_6719);

assign and_ln42_146_fu_2449_p2 = (tmp_3389_fu_2417_p3 & or_ln42_62_fu_2443_p2);

assign and_ln42_147_fu_2479_p2 = (xor_ln42_83_fu_2473_p2 & tmp_3390_fu_2435_p3);

assign and_ln42_148_fu_2545_p2 = (xor_ln42_132_fu_2539_p2 & icmp_ln42_84_fu_2495_p2);

assign and_ln42_149_fu_4950_p2 = (icmp_ln42_85_reg_6765 & and_ln42_147_reg_6760);

assign and_ln42_150_fu_2577_p2 = (xor_ln42_85_fu_2571_p2 & or_ln42_63_fu_2565_p2);

assign and_ln42_151_fu_2583_p2 = (tmp_3391_fu_2465_p3 & select_ln42_84_fu_2551_p3);

assign and_ln42_152_fu_4965_p2 = (xor_ln42_86_fu_4959_p2 & tmp_3387_reg_6750);

assign and_ln42_153_fu_2652_p2 = (tmp_3395_fu_2620_p3 & or_ln42_65_fu_2646_p2);

assign and_ln42_154_fu_2682_p2 = (xor_ln42_87_fu_2676_p2 & tmp_3396_fu_2638_p3);

assign and_ln42_155_fu_2748_p2 = (xor_ln42_133_fu_2742_p2 & icmp_ln42_88_fu_2698_p2);

assign and_ln42_156_fu_4989_p2 = (icmp_ln42_89_reg_6796 & and_ln42_154_reg_6791);

assign and_ln42_157_fu_2780_p2 = (xor_ln42_89_fu_2774_p2 & or_ln42_66_fu_2768_p2);

assign and_ln42_158_fu_2786_p2 = (tmp_3397_fu_2668_p3 & select_ln42_88_fu_2754_p3);

assign and_ln42_159_fu_5004_p2 = (xor_ln42_90_fu_4998_p2 & tmp_3393_reg_6781);

assign and_ln42_160_fu_2855_p2 = (tmp_3401_fu_2823_p3 & or_ln42_68_fu_2849_p2);

assign and_ln42_161_fu_2885_p2 = (xor_ln42_91_fu_2879_p2 & tmp_3402_fu_2841_p3);

assign and_ln42_162_fu_2951_p2 = (xor_ln42_134_fu_2945_p2 & icmp_ln42_92_fu_2901_p2);

assign and_ln42_163_fu_5028_p2 = (icmp_ln42_93_reg_6827 & and_ln42_161_reg_6822);

assign and_ln42_164_fu_2983_p2 = (xor_ln42_93_fu_2977_p2 & or_ln42_69_fu_2971_p2);

assign and_ln42_165_fu_2989_p2 = (tmp_3403_fu_2871_p3 & select_ln42_92_fu_2957_p3);

assign and_ln42_166_fu_5043_p2 = (xor_ln42_94_fu_5037_p2 & tmp_3399_reg_6812);

assign and_ln42_167_fu_3126_p2 = (tmp_3407_fu_3094_p3 & or_ln42_71_fu_3120_p2);

assign and_ln42_168_fu_3156_p2 = (xor_ln42_95_fu_3150_p2 & tmp_3408_fu_3112_p3);

assign and_ln42_169_fu_3222_p2 = (xor_ln42_135_fu_3216_p2 & icmp_ln42_96_fu_3172_p2);

assign and_ln42_170_fu_5067_p2 = (icmp_ln42_97_reg_6858 & and_ln42_168_reg_6853);

assign and_ln42_171_fu_3254_p2 = (xor_ln42_97_fu_3248_p2 & or_ln42_72_fu_3242_p2);

assign and_ln42_172_fu_3260_p2 = (tmp_3409_fu_3142_p3 & select_ln42_96_fu_3228_p3);

assign and_ln42_173_fu_5082_p2 = (xor_ln42_98_fu_5076_p2 & tmp_3405_reg_6843);

assign and_ln42_174_fu_3329_p2 = (tmp_3413_fu_3297_p3 & or_ln42_74_fu_3323_p2);

assign and_ln42_175_fu_3359_p2 = (xor_ln42_99_fu_3353_p2 & tmp_3414_fu_3315_p3);

assign and_ln42_176_fu_3425_p2 = (xor_ln42_136_fu_3419_p2 & icmp_ln42_100_fu_3375_p2);

assign and_ln42_177_fu_5106_p2 = (icmp_ln42_101_reg_6889 & and_ln42_175_reg_6884);

assign and_ln42_178_fu_3457_p2 = (xor_ln42_101_fu_3451_p2 & or_ln42_75_fu_3445_p2);

assign and_ln42_179_fu_3463_p2 = (tmp_3415_fu_3345_p3 & select_ln42_100_fu_3431_p3);

assign and_ln42_180_fu_5121_p2 = (xor_ln42_102_fu_5115_p2 & tmp_3411_reg_6874);

assign and_ln42_181_fu_3532_p2 = (tmp_3419_fu_3500_p3 & or_ln42_77_fu_3526_p2);

assign and_ln42_182_fu_3562_p2 = (xor_ln42_103_fu_3556_p2 & tmp_3420_fu_3518_p3);

assign and_ln42_183_fu_3628_p2 = (xor_ln42_137_fu_3622_p2 & icmp_ln42_104_fu_3578_p2);

assign and_ln42_184_fu_5145_p2 = (icmp_ln42_105_reg_6920 & and_ln42_182_reg_6915);

assign and_ln42_185_fu_3660_p2 = (xor_ln42_105_fu_3654_p2 & or_ln42_78_fu_3648_p2);

assign and_ln42_186_fu_3666_p2 = (tmp_3421_fu_3548_p3 & select_ln42_104_fu_3634_p3);

assign and_ln42_187_fu_5160_p2 = (xor_ln42_106_fu_5154_p2 & tmp_3417_reg_6905);

assign and_ln42_188_fu_3735_p2 = (tmp_3425_fu_3703_p3 & or_ln42_80_fu_3729_p2);

assign and_ln42_189_fu_3765_p2 = (xor_ln42_107_fu_3759_p2 & tmp_3426_fu_3721_p3);

assign and_ln42_190_fu_3831_p2 = (xor_ln42_138_fu_3825_p2 & icmp_ln42_108_fu_3781_p2);

assign and_ln42_191_fu_5184_p2 = (icmp_ln42_109_reg_6951 & and_ln42_189_reg_6946);

assign and_ln42_192_fu_3863_p2 = (xor_ln42_109_fu_3857_p2 & or_ln42_81_fu_3851_p2);

assign and_ln42_193_fu_3869_p2 = (tmp_3427_fu_3751_p3 & select_ln42_108_fu_3837_p3);

assign and_ln42_194_fu_5199_p2 = (xor_ln42_110_fu_5193_p2 & tmp_3423_reg_6936);

assign and_ln42_195_fu_4006_p2 = (tmp_3431_fu_3974_p3 & or_ln42_83_fu_4000_p2);

assign and_ln42_196_fu_4036_p2 = (xor_ln42_111_fu_4030_p2 & tmp_3432_fu_3992_p3);

assign and_ln42_197_fu_4102_p2 = (xor_ln42_139_fu_4096_p2 & icmp_ln42_112_fu_4052_p2);

assign and_ln42_198_fu_5223_p2 = (icmp_ln42_113_reg_6982 & and_ln42_196_reg_6977);

assign and_ln42_199_fu_4134_p2 = (xor_ln42_113_fu_4128_p2 & or_ln42_84_fu_4122_p2);

assign and_ln42_200_fu_4140_p2 = (tmp_3433_fu_4022_p3 & select_ln42_112_fu_4108_p3);

assign and_ln42_201_fu_5238_p2 = (xor_ln42_114_fu_5232_p2 & tmp_3429_reg_6967);

assign and_ln42_202_fu_4209_p2 = (tmp_3437_fu_4177_p3 & or_ln42_86_fu_4203_p2);

assign and_ln42_203_fu_4239_p2 = (xor_ln42_115_fu_4233_p2 & tmp_3438_fu_4195_p3);

assign and_ln42_204_fu_4305_p2 = (xor_ln42_140_fu_4299_p2 & icmp_ln42_116_fu_4255_p2);

assign and_ln42_205_fu_5262_p2 = (icmp_ln42_117_reg_7013 & and_ln42_203_reg_7008);

assign and_ln42_206_fu_4337_p2 = (xor_ln42_117_fu_4331_p2 & or_ln42_87_fu_4325_p2);

assign and_ln42_207_fu_4343_p2 = (tmp_3439_fu_4225_p3 & select_ln42_116_fu_4311_p3);

assign and_ln42_208_fu_5277_p2 = (xor_ln42_118_fu_5271_p2 & tmp_3435_reg_6998);

assign and_ln42_209_fu_4412_p2 = (tmp_3443_fu_4380_p3 & or_ln42_89_fu_4406_p2);

assign and_ln42_210_fu_4442_p2 = (xor_ln42_119_fu_4436_p2 & tmp_3444_fu_4398_p3);

assign and_ln42_211_fu_4508_p2 = (xor_ln42_141_fu_4502_p2 & icmp_ln42_120_fu_4458_p2);

assign and_ln42_212_fu_5301_p2 = (icmp_ln42_121_reg_7044 & and_ln42_210_reg_7039);

assign and_ln42_213_fu_4540_p2 = (xor_ln42_121_fu_4534_p2 & or_ln42_90_fu_4528_p2);

assign and_ln42_214_fu_4546_p2 = (tmp_3445_fu_4428_p3 & select_ln42_120_fu_4514_p3);

assign and_ln42_215_fu_5316_p2 = (xor_ln42_122_fu_5310_p2 & tmp_3441_reg_7029);

assign and_ln42_216_fu_4615_p2 = (tmp_3449_fu_4583_p3 & or_ln42_92_fu_4609_p2);

assign and_ln42_217_fu_4645_p2 = (xor_ln42_123_fu_4639_p2 & tmp_3450_fu_4601_p3);

assign and_ln42_218_fu_4711_p2 = (xor_ln42_142_fu_4705_p2 & icmp_ln42_124_fu_4661_p2);

assign and_ln42_219_fu_5340_p2 = (icmp_ln42_125_reg_7075 & and_ln42_217_reg_7070);

assign and_ln42_220_fu_4743_p2 = (xor_ln42_125_fu_4737_p2 & or_ln42_93_fu_4731_p2);

assign and_ln42_221_fu_4749_p2 = (tmp_3451_fu_4631_p3 & select_ln42_124_fu_4717_p3);

assign and_ln42_222_fu_5355_p2 = (xor_ln42_126_fu_5349_p2 & tmp_3447_reg_7060);

assign and_ln42_fu_1366_p2 = (tmp_3359_fu_1334_p3 & or_ln42_fu_1360_p2);

assign and_ln58_24_fu_5433_p2 = (xor_ln58_48_fu_5427_p2 & tmp_3453_fu_5399_p3);

assign and_ln58_25_fu_5523_p2 = (xor_ln58_51_fu_5517_p2 & tmp_3456_fu_5509_p3);

assign and_ln58_26_fu_5535_p2 = (xor_ln58_52_fu_5529_p2 & tmp_3455_fu_5501_p3);

assign and_ln58_27_fu_5625_p2 = (xor_ln58_55_fu_5619_p2 & tmp_3458_fu_5611_p3);

assign and_ln58_28_fu_5637_p2 = (xor_ln58_56_fu_5631_p2 & tmp_3457_fu_5603_p3);

assign and_ln58_29_fu_5727_p2 = (xor_ln58_59_fu_5721_p2 & tmp_3460_fu_5713_p3);

assign and_ln58_30_fu_5739_p2 = (xor_ln58_60_fu_5733_p2 & tmp_3459_fu_5705_p3);

assign and_ln58_31_fu_5829_p2 = (xor_ln58_63_fu_5823_p2 & tmp_3462_fu_5815_p3);

assign and_ln58_32_fu_5841_p2 = (xor_ln58_64_fu_5835_p2 & tmp_3461_fu_5807_p3);

assign and_ln58_33_fu_5931_p2 = (xor_ln58_67_fu_5925_p2 & tmp_3464_fu_5917_p3);

assign and_ln58_34_fu_5943_p2 = (xor_ln58_68_fu_5937_p2 & tmp_3463_fu_5909_p3);

assign and_ln58_35_fu_6033_p2 = (xor_ln58_71_fu_6027_p2 & tmp_3466_fu_6019_p3);

assign and_ln58_36_fu_6045_p2 = (xor_ln58_72_fu_6039_p2 & tmp_3465_fu_6011_p3);

assign and_ln58_37_fu_6135_p2 = (xor_ln58_75_fu_6129_p2 & tmp_3468_fu_6121_p3);

assign and_ln58_38_fu_6147_p2 = (xor_ln58_76_fu_6141_p2 & tmp_3467_fu_6113_p3);

assign and_ln58_39_fu_6344_p2 = (xor_ln58_79_fu_6339_p2 & tmp_3470_reg_7104);

assign and_ln58_40_fu_6354_p2 = (xor_ln58_80_fu_6349_p2 & tmp_3469_reg_7097);

assign and_ln58_41_fu_6402_p2 = (xor_ln58_83_fu_6397_p2 & tmp_3472_reg_7124);

assign and_ln58_42_fu_6412_p2 = (xor_ln58_84_fu_6407_p2 & tmp_3471_reg_7117);

assign and_ln58_43_fu_6460_p2 = (xor_ln58_87_fu_6455_p2 & tmp_3474_reg_7144);

assign and_ln58_44_fu_6470_p2 = (xor_ln58_88_fu_6465_p2 & tmp_3473_reg_7137);

assign and_ln58_45_fu_6518_p2 = (xor_ln58_91_fu_6513_p2 & tmp_3476_reg_7164);

assign and_ln58_46_fu_6528_p2 = (xor_ln58_92_fu_6523_p2 & tmp_3475_reg_7157);

assign and_ln58_fu_5421_p2 = (xor_ln58_fu_5415_p2 & tmp_3454_fu_5407_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign icmp_ln42_100_fu_3375_p2 = ((tmp_1263_fu_3365_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_101_fu_3391_p2 = ((tmp_1264_fu_3381_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_102_fu_3397_p2 = ((tmp_1264_fu_3381_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_103_fu_3512_p2 = ((trunc_ln42_40_fu_3508_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_104_fu_3578_p2 = ((tmp_1265_fu_3568_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_105_fu_3594_p2 = ((tmp_1266_fu_3584_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_106_fu_3600_p2 = ((tmp_1266_fu_3584_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_107_fu_3715_p2 = ((trunc_ln42_41_fu_3711_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_108_fu_3781_p2 = ((tmp_1267_fu_3771_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_109_fu_3797_p2 = ((tmp_1268_fu_3787_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_110_fu_3803_p2 = ((tmp_1268_fu_3787_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_111_fu_3986_p2 = ((trunc_ln42_42_fu_3982_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_112_fu_4052_p2 = ((tmp_1269_fu_4042_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_113_fu_4068_p2 = ((tmp_1270_fu_4058_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_114_fu_4074_p2 = ((tmp_1270_fu_4058_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_115_fu_4189_p2 = ((trunc_ln42_43_fu_4185_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_116_fu_4255_p2 = ((tmp_1271_fu_4245_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_117_fu_4271_p2 = ((tmp_1272_fu_4261_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_118_fu_4277_p2 = ((tmp_1272_fu_4261_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_119_fu_4392_p2 = ((trunc_ln42_44_fu_4388_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_120_fu_4458_p2 = ((tmp_1273_fu_4448_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_121_fu_4474_p2 = ((tmp_1274_fu_4464_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_122_fu_4480_p2 = ((tmp_1274_fu_4464_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_123_fu_4595_p2 = ((trunc_ln42_45_fu_4591_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_124_fu_4661_p2 = ((tmp_1275_fu_4651_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_125_fu_4677_p2 = ((tmp_1276_fu_4667_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_126_fu_4683_p2 = ((tmp_1276_fu_4667_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_64_fu_1412_p2 = ((tmp_8_fu_1402_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_65_fu_1428_p2 = ((tmp_s_fu_1418_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_66_fu_1434_p2 = ((tmp_s_fu_1418_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_67_fu_1549_p2 = ((trunc_ln42_31_fu_1545_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_68_fu_1615_p2 = ((tmp_1247_fu_1605_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_69_fu_1631_p2 = ((tmp_1248_fu_1621_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_70_fu_1637_p2 = ((tmp_1248_fu_1621_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_71_fu_1752_p2 = ((trunc_ln42_32_fu_1748_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_72_fu_1818_p2 = ((tmp_1249_fu_1808_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_73_fu_1834_p2 = ((tmp_1250_fu_1824_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_74_fu_1840_p2 = ((tmp_1250_fu_1824_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_75_fu_1955_p2 = ((trunc_ln42_33_fu_1951_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_76_fu_2021_p2 = ((tmp_1251_fu_2011_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_77_fu_2037_p2 = ((tmp_1252_fu_2027_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_78_fu_2043_p2 = ((tmp_1252_fu_2027_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_79_fu_2226_p2 = ((trunc_ln42_34_fu_2222_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_80_fu_2292_p2 = ((tmp_1253_fu_2282_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_81_fu_2308_p2 = ((tmp_1254_fu_2298_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_82_fu_2314_p2 = ((tmp_1254_fu_2298_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_83_fu_2429_p2 = ((trunc_ln42_35_fu_2425_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_84_fu_2495_p2 = ((tmp_1255_fu_2485_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_85_fu_2511_p2 = ((tmp_1256_fu_2501_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_86_fu_2517_p2 = ((tmp_1256_fu_2501_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_87_fu_2632_p2 = ((trunc_ln42_36_fu_2628_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_88_fu_2698_p2 = ((tmp_1257_fu_2688_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_89_fu_2714_p2 = ((tmp_1258_fu_2704_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_90_fu_2720_p2 = ((tmp_1258_fu_2704_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_91_fu_2835_p2 = ((trunc_ln42_37_fu_2831_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_92_fu_2901_p2 = ((tmp_1259_fu_2891_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_93_fu_2917_p2 = ((tmp_1260_fu_2907_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_94_fu_2923_p2 = ((tmp_1260_fu_2907_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_95_fu_3106_p2 = ((trunc_ln42_38_fu_3102_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_96_fu_3172_p2 = ((tmp_1261_fu_3162_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_97_fu_3188_p2 = ((tmp_1262_fu_3178_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_98_fu_3194_p2 = ((tmp_1262_fu_3178_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_99_fu_3309_p2 = ((trunc_ln42_39_fu_3305_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1346_p2 = ((trunc_ln42_fu_1342_p1 != 8'd0) ? 1'b1 : 1'b0);

assign mul_ln73_16_fu_359_p0 = sext_ln73_fu_1295_p1;

assign mul_ln73_17_fu_369_p0 = sext_ln73_fu_1295_p1;

assign mul_ln73_18_fu_362_p0 = sext_ln73_fu_1295_p1;

assign mul_ln73_19_fu_357_p0 = sext_ln73_24_fu_2175_p1;

assign mul_ln73_20_fu_358_p0 = sext_ln73_24_fu_2175_p1;

assign mul_ln73_21_fu_360_p0 = sext_ln73_24_fu_2175_p1;

assign mul_ln73_22_fu_366_p0 = sext_ln73_24_fu_2175_p1;

assign mul_ln73_23_fu_363_p0 = sext_ln73_29_fu_3055_p1;

assign mul_ln73_24_fu_356_p0 = sext_ln73_29_fu_3055_p1;

assign mul_ln73_25_fu_364_p0 = sext_ln73_29_fu_3055_p1;

assign mul_ln73_26_fu_361_p0 = sext_ln73_29_fu_3055_p1;

assign mul_ln73_27_fu_365_p0 = sext_ln73_34_fu_3935_p1;

assign mul_ln73_28_fu_367_p0 = sext_ln73_34_fu_3935_p1;

assign mul_ln73_29_fu_368_p0 = sext_ln73_34_fu_3935_p1;

assign mul_ln73_30_fu_354_p0 = sext_ln73_34_fu_3935_p1;

assign mul_ln73_fu_355_p0 = sext_ln73_fu_1295_p1;

assign or_ln42_100_fu_4954_p2 = (and_ln42_151_reg_6776 | and_ln42_149_fu_4950_p2);

assign or_ln42_101_fu_4993_p2 = (and_ln42_158_reg_6807 | and_ln42_156_fu_4989_p2);

assign or_ln42_102_fu_5032_p2 = (and_ln42_165_reg_6838 | and_ln42_163_fu_5028_p2);

assign or_ln42_103_fu_5071_p2 = (and_ln42_172_reg_6869 | and_ln42_170_fu_5067_p2);

assign or_ln42_104_fu_5110_p2 = (and_ln42_179_reg_6900 | and_ln42_177_fu_5106_p2);

assign or_ln42_105_fu_5149_p2 = (and_ln42_186_reg_6931 | and_ln42_184_fu_5145_p2);

assign or_ln42_106_fu_5188_p2 = (and_ln42_193_reg_6962 | and_ln42_191_fu_5184_p2);

assign or_ln42_107_fu_5227_p2 = (and_ln42_200_reg_6993 | and_ln42_198_fu_5223_p2);

assign or_ln42_108_fu_5266_p2 = (and_ln42_207_reg_7024 | and_ln42_205_fu_5262_p2);

assign or_ln42_109_fu_5305_p2 = (and_ln42_214_reg_7055 | and_ln42_212_fu_5301_p2);

assign or_ln42_110_fu_5344_p2 = (and_ln42_221_reg_7086 | and_ln42_219_fu_5340_p2);

assign or_ln42_48_fu_1482_p2 = (xor_ln42_64_fu_1476_p2 | tmp_3361_fu_1382_p3);

assign or_ln42_49_fu_4782_p2 = (and_ln42_117_fu_4770_p2 | and_ln42_115_reg_6615);

assign or_ln42_50_fu_1563_p2 = (tmp_3364_fu_1529_p3 | icmp_ln42_67_fu_1549_p2);

assign or_ln42_51_fu_1685_p2 = (xor_ln42_68_fu_1679_p2 | tmp_3367_fu_1585_p3);

assign or_ln42_52_fu_4821_p2 = (and_ln42_124_fu_4809_p2 | and_ln42_122_reg_6646);

assign or_ln42_53_fu_1766_p2 = (tmp_3370_fu_1732_p3 | icmp_ln42_71_fu_1752_p2);

assign or_ln42_54_fu_1888_p2 = (xor_ln42_72_fu_1882_p2 | tmp_3373_fu_1788_p3);

assign or_ln42_55_fu_4860_p2 = (and_ln42_131_fu_4848_p2 | and_ln42_129_reg_6677);

assign or_ln42_56_fu_1969_p2 = (tmp_3376_fu_1935_p3 | icmp_ln42_75_fu_1955_p2);

assign or_ln42_57_fu_2091_p2 = (xor_ln42_76_fu_2085_p2 | tmp_3379_fu_1991_p3);

assign or_ln42_58_fu_4899_p2 = (and_ln42_138_fu_4887_p2 | and_ln42_136_reg_6708);

assign or_ln42_59_fu_2240_p2 = (tmp_3382_fu_2206_p3 | icmp_ln42_79_fu_2226_p2);

assign or_ln42_60_fu_2362_p2 = (xor_ln42_80_fu_2356_p2 | tmp_3385_fu_2262_p3);

assign or_ln42_61_fu_4938_p2 = (and_ln42_145_fu_4926_p2 | and_ln42_143_reg_6739);

assign or_ln42_62_fu_2443_p2 = (tmp_3388_fu_2409_p3 | icmp_ln42_83_fu_2429_p2);

assign or_ln42_63_fu_2565_p2 = (xor_ln42_84_fu_2559_p2 | tmp_3391_fu_2465_p3);

assign or_ln42_64_fu_4977_p2 = (and_ln42_152_fu_4965_p2 | and_ln42_150_reg_6770);

assign or_ln42_65_fu_2646_p2 = (tmp_3394_fu_2612_p3 | icmp_ln42_87_fu_2632_p2);

assign or_ln42_66_fu_2768_p2 = (xor_ln42_88_fu_2762_p2 | tmp_3397_fu_2668_p3);

assign or_ln42_67_fu_5016_p2 = (and_ln42_159_fu_5004_p2 | and_ln42_157_reg_6801);

assign or_ln42_68_fu_2849_p2 = (tmp_3400_fu_2815_p3 | icmp_ln42_91_fu_2835_p2);

assign or_ln42_69_fu_2971_p2 = (xor_ln42_92_fu_2965_p2 | tmp_3403_fu_2871_p3);

assign or_ln42_70_fu_5055_p2 = (and_ln42_166_fu_5043_p2 | and_ln42_164_reg_6832);

assign or_ln42_71_fu_3120_p2 = (tmp_3406_fu_3086_p3 | icmp_ln42_95_fu_3106_p2);

assign or_ln42_72_fu_3242_p2 = (xor_ln42_96_fu_3236_p2 | tmp_3409_fu_3142_p3);

assign or_ln42_73_fu_5094_p2 = (and_ln42_173_fu_5082_p2 | and_ln42_171_reg_6863);

assign or_ln42_74_fu_3323_p2 = (tmp_3412_fu_3289_p3 | icmp_ln42_99_fu_3309_p2);

assign or_ln42_75_fu_3445_p2 = (xor_ln42_100_fu_3439_p2 | tmp_3415_fu_3345_p3);

assign or_ln42_76_fu_5133_p2 = (and_ln42_180_fu_5121_p2 | and_ln42_178_reg_6894);

assign or_ln42_77_fu_3526_p2 = (tmp_3418_fu_3492_p3 | icmp_ln42_103_fu_3512_p2);

assign or_ln42_78_fu_3648_p2 = (xor_ln42_104_fu_3642_p2 | tmp_3421_fu_3548_p3);

assign or_ln42_79_fu_5172_p2 = (and_ln42_187_fu_5160_p2 | and_ln42_185_reg_6925);

assign or_ln42_80_fu_3729_p2 = (tmp_3424_fu_3695_p3 | icmp_ln42_107_fu_3715_p2);

assign or_ln42_81_fu_3851_p2 = (xor_ln42_108_fu_3845_p2 | tmp_3427_fu_3751_p3);

assign or_ln42_82_fu_5211_p2 = (and_ln42_194_fu_5199_p2 | and_ln42_192_reg_6956);

assign or_ln42_83_fu_4000_p2 = (tmp_3430_fu_3966_p3 | icmp_ln42_111_fu_3986_p2);

assign or_ln42_84_fu_4122_p2 = (xor_ln42_112_fu_4116_p2 | tmp_3433_fu_4022_p3);

assign or_ln42_85_fu_5250_p2 = (and_ln42_201_fu_5238_p2 | and_ln42_199_reg_6987);

assign or_ln42_86_fu_4203_p2 = (tmp_3436_fu_4169_p3 | icmp_ln42_115_fu_4189_p2);

assign or_ln42_87_fu_4325_p2 = (xor_ln42_116_fu_4319_p2 | tmp_3439_fu_4225_p3);

assign or_ln42_88_fu_5289_p2 = (and_ln42_208_fu_5277_p2 | and_ln42_206_reg_7018);

assign or_ln42_89_fu_4406_p2 = (tmp_3442_fu_4372_p3 | icmp_ln42_119_fu_4392_p2);

assign or_ln42_90_fu_4528_p2 = (xor_ln42_120_fu_4522_p2 | tmp_3445_fu_4428_p3);

assign or_ln42_91_fu_5328_p2 = (and_ln42_215_fu_5316_p2 | and_ln42_213_reg_7049);

assign or_ln42_92_fu_4609_p2 = (tmp_3448_fu_4575_p3 | icmp_ln42_123_fu_4595_p2);

assign or_ln42_93_fu_4731_p2 = (xor_ln42_124_fu_4725_p2 | tmp_3451_fu_4631_p3);

assign or_ln42_94_fu_5367_p2 = (and_ln42_222_fu_5355_p2 | and_ln42_220_reg_7080);

assign or_ln42_95_fu_4759_p2 = (and_ln42_116_reg_6621 | and_ln42_114_fu_4755_p2);

assign or_ln42_96_fu_4798_p2 = (and_ln42_123_reg_6652 | and_ln42_121_fu_4794_p2);

assign or_ln42_97_fu_4837_p2 = (and_ln42_130_reg_6683 | and_ln42_128_fu_4833_p2);

assign or_ln42_98_fu_4876_p2 = (and_ln42_137_reg_6714 | and_ln42_135_fu_4872_p2);

assign or_ln42_99_fu_4915_p2 = (and_ln42_144_reg_6745 | and_ln42_142_fu_4911_p2);

assign or_ln42_fu_1360_p2 = (tmp_3358_fu_1326_p3 | icmp_ln42_fu_1346_p2);

assign or_ln58_12_fu_5553_p2 = (xor_ln58_54_fu_5547_p2 | and_ln58_25_fu_5523_p2);

assign or_ln58_13_fu_5655_p2 = (xor_ln58_58_fu_5649_p2 | and_ln58_27_fu_5625_p2);

assign or_ln58_14_fu_5757_p2 = (xor_ln58_62_fu_5751_p2 | and_ln58_29_fu_5727_p2);

assign or_ln58_15_fu_5859_p2 = (xor_ln58_66_fu_5853_p2 | and_ln58_31_fu_5829_p2);

assign or_ln58_16_fu_5961_p2 = (xor_ln58_70_fu_5955_p2 | and_ln58_33_fu_5931_p2);

assign or_ln58_17_fu_6063_p2 = (xor_ln58_74_fu_6057_p2 | and_ln58_35_fu_6033_p2);

assign or_ln58_18_fu_6165_p2 = (xor_ln58_78_fu_6159_p2 | and_ln58_37_fu_6135_p2);

assign or_ln58_19_fu_6369_p2 = (xor_ln58_82_fu_6363_p2 | and_ln58_39_fu_6344_p2);

assign or_ln58_20_fu_6427_p2 = (xor_ln58_86_fu_6421_p2 | and_ln58_41_fu_6402_p2);

assign or_ln58_21_fu_6485_p2 = (xor_ln58_90_fu_6479_p2 | and_ln58_43_fu_6460_p2);

assign or_ln58_22_fu_6543_p2 = (xor_ln58_94_fu_6537_p2 | and_ln58_45_fu_6518_p2);

assign or_ln58_fu_5451_p2 = (xor_ln58_50_fu_5445_p2 | and_ln58_fu_5421_p2);

assign select_ln42_100_fu_3431_p3 = ((and_ln42_175_fu_3359_p2[0:0] == 1'b1) ? and_ln42_176_fu_3425_p2 : icmp_ln42_101_fu_3391_p2);

assign select_ln42_101_fu_5126_p3 = ((and_ln42_178_reg_6894[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_102_fu_5138_p3 = ((or_ln42_76_fu_5133_p2[0:0] == 1'b1) ? select_ln42_101_fu_5126_p3 : add_ln42_24_reg_6879);

assign select_ln42_103_fu_3606_p3 = ((and_ln42_182_fu_3562_p2[0:0] == 1'b1) ? icmp_ln42_105_fu_3594_p2 : icmp_ln42_106_fu_3600_p2);

assign select_ln42_104_fu_3634_p3 = ((and_ln42_182_fu_3562_p2[0:0] == 1'b1) ? and_ln42_183_fu_3628_p2 : icmp_ln42_105_fu_3594_p2);

assign select_ln42_105_fu_5165_p3 = ((and_ln42_185_reg_6925[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_106_fu_5177_p3 = ((or_ln42_79_fu_5172_p2[0:0] == 1'b1) ? select_ln42_105_fu_5165_p3 : add_ln42_25_reg_6910);

assign select_ln42_107_fu_3809_p3 = ((and_ln42_189_fu_3765_p2[0:0] == 1'b1) ? icmp_ln42_109_fu_3797_p2 : icmp_ln42_110_fu_3803_p2);

assign select_ln42_108_fu_3837_p3 = ((and_ln42_189_fu_3765_p2[0:0] == 1'b1) ? and_ln42_190_fu_3831_p2 : icmp_ln42_109_fu_3797_p2);

assign select_ln42_109_fu_5204_p3 = ((and_ln42_192_reg_6956[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_110_fu_5216_p3 = ((or_ln42_82_fu_5211_p2[0:0] == 1'b1) ? select_ln42_109_fu_5204_p3 : add_ln42_26_reg_6941);

assign select_ln42_111_fu_4080_p3 = ((and_ln42_196_fu_4036_p2[0:0] == 1'b1) ? icmp_ln42_113_fu_4068_p2 : icmp_ln42_114_fu_4074_p2);

assign select_ln42_112_fu_4108_p3 = ((and_ln42_196_fu_4036_p2[0:0] == 1'b1) ? and_ln42_197_fu_4102_p2 : icmp_ln42_113_fu_4068_p2);

assign select_ln42_113_fu_5243_p3 = ((and_ln42_199_reg_6987[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_114_fu_5255_p3 = ((or_ln42_85_fu_5250_p2[0:0] == 1'b1) ? select_ln42_113_fu_5243_p3 : add_ln42_27_reg_6972);

assign select_ln42_115_fu_4283_p3 = ((and_ln42_203_fu_4239_p2[0:0] == 1'b1) ? icmp_ln42_117_fu_4271_p2 : icmp_ln42_118_fu_4277_p2);

assign select_ln42_116_fu_4311_p3 = ((and_ln42_203_fu_4239_p2[0:0] == 1'b1) ? and_ln42_204_fu_4305_p2 : icmp_ln42_117_fu_4271_p2);

assign select_ln42_117_fu_5282_p3 = ((and_ln42_206_reg_7018[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_118_fu_5294_p3 = ((or_ln42_88_fu_5289_p2[0:0] == 1'b1) ? select_ln42_117_fu_5282_p3 : add_ln42_28_reg_7003);

assign select_ln42_119_fu_4486_p3 = ((and_ln42_210_fu_4442_p2[0:0] == 1'b1) ? icmp_ln42_121_fu_4474_p2 : icmp_ln42_122_fu_4480_p2);

assign select_ln42_120_fu_4514_p3 = ((and_ln42_210_fu_4442_p2[0:0] == 1'b1) ? and_ln42_211_fu_4508_p2 : icmp_ln42_121_fu_4474_p2);

assign select_ln42_121_fu_5321_p3 = ((and_ln42_213_reg_7049[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_122_fu_5333_p3 = ((or_ln42_91_fu_5328_p2[0:0] == 1'b1) ? select_ln42_121_fu_5321_p3 : add_ln42_29_reg_7034);

assign select_ln42_123_fu_4689_p3 = ((and_ln42_217_fu_4645_p2[0:0] == 1'b1) ? icmp_ln42_125_fu_4677_p2 : icmp_ln42_126_fu_4683_p2);

assign select_ln42_124_fu_4717_p3 = ((and_ln42_217_fu_4645_p2[0:0] == 1'b1) ? and_ln42_218_fu_4711_p2 : icmp_ln42_125_fu_4677_p2);

assign select_ln42_125_fu_5360_p3 = ((and_ln42_220_reg_7080[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_126_fu_5372_p3 = ((or_ln42_94_fu_5367_p2[0:0] == 1'b1) ? select_ln42_125_fu_5360_p3 : add_ln42_30_reg_7065);

assign select_ln42_64_fu_1468_p3 = ((and_ln42_112_fu_1396_p2[0:0] == 1'b1) ? and_ln42_113_fu_1462_p2 : icmp_ln42_65_fu_1428_p2);

assign select_ln42_65_fu_4775_p3 = ((and_ln42_115_reg_6615[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_66_fu_4787_p3 = ((or_ln42_49_fu_4782_p2[0:0] == 1'b1) ? select_ln42_65_fu_4775_p3 : add_ln42_reg_6600);

assign select_ln42_67_fu_1643_p3 = ((and_ln42_119_fu_1599_p2[0:0] == 1'b1) ? icmp_ln42_69_fu_1631_p2 : icmp_ln42_70_fu_1637_p2);

assign select_ln42_68_fu_1671_p3 = ((and_ln42_119_fu_1599_p2[0:0] == 1'b1) ? and_ln42_120_fu_1665_p2 : icmp_ln42_69_fu_1631_p2);

assign select_ln42_69_fu_4814_p3 = ((and_ln42_122_reg_6646[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_70_fu_4826_p3 = ((or_ln42_52_fu_4821_p2[0:0] == 1'b1) ? select_ln42_69_fu_4814_p3 : add_ln42_16_reg_6631);

assign select_ln42_71_fu_1846_p3 = ((and_ln42_126_fu_1802_p2[0:0] == 1'b1) ? icmp_ln42_73_fu_1834_p2 : icmp_ln42_74_fu_1840_p2);

assign select_ln42_72_fu_1874_p3 = ((and_ln42_126_fu_1802_p2[0:0] == 1'b1) ? and_ln42_127_fu_1868_p2 : icmp_ln42_73_fu_1834_p2);

assign select_ln42_73_fu_4853_p3 = ((and_ln42_129_reg_6677[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_74_fu_4865_p3 = ((or_ln42_55_fu_4860_p2[0:0] == 1'b1) ? select_ln42_73_fu_4853_p3 : add_ln42_17_reg_6662);

assign select_ln42_75_fu_2049_p3 = ((and_ln42_133_fu_2005_p2[0:0] == 1'b1) ? icmp_ln42_77_fu_2037_p2 : icmp_ln42_78_fu_2043_p2);

assign select_ln42_76_fu_2077_p3 = ((and_ln42_133_fu_2005_p2[0:0] == 1'b1) ? and_ln42_134_fu_2071_p2 : icmp_ln42_77_fu_2037_p2);

assign select_ln42_77_fu_4892_p3 = ((and_ln42_136_reg_6708[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_78_fu_4904_p3 = ((or_ln42_58_fu_4899_p2[0:0] == 1'b1) ? select_ln42_77_fu_4892_p3 : add_ln42_18_reg_6693);

assign select_ln42_79_fu_2320_p3 = ((and_ln42_140_fu_2276_p2[0:0] == 1'b1) ? icmp_ln42_81_fu_2308_p2 : icmp_ln42_82_fu_2314_p2);

assign select_ln42_80_fu_2348_p3 = ((and_ln42_140_fu_2276_p2[0:0] == 1'b1) ? and_ln42_141_fu_2342_p2 : icmp_ln42_81_fu_2308_p2);

assign select_ln42_81_fu_4931_p3 = ((and_ln42_143_reg_6739[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_82_fu_4943_p3 = ((or_ln42_61_fu_4938_p2[0:0] == 1'b1) ? select_ln42_81_fu_4931_p3 : add_ln42_19_reg_6724);

assign select_ln42_83_fu_2523_p3 = ((and_ln42_147_fu_2479_p2[0:0] == 1'b1) ? icmp_ln42_85_fu_2511_p2 : icmp_ln42_86_fu_2517_p2);

assign select_ln42_84_fu_2551_p3 = ((and_ln42_147_fu_2479_p2[0:0] == 1'b1) ? and_ln42_148_fu_2545_p2 : icmp_ln42_85_fu_2511_p2);

assign select_ln42_85_fu_4970_p3 = ((and_ln42_150_reg_6770[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_86_fu_4982_p3 = ((or_ln42_64_fu_4977_p2[0:0] == 1'b1) ? select_ln42_85_fu_4970_p3 : add_ln42_20_reg_6755);

assign select_ln42_87_fu_2726_p3 = ((and_ln42_154_fu_2682_p2[0:0] == 1'b1) ? icmp_ln42_89_fu_2714_p2 : icmp_ln42_90_fu_2720_p2);

assign select_ln42_88_fu_2754_p3 = ((and_ln42_154_fu_2682_p2[0:0] == 1'b1) ? and_ln42_155_fu_2748_p2 : icmp_ln42_89_fu_2714_p2);

assign select_ln42_89_fu_5009_p3 = ((and_ln42_157_reg_6801[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_90_fu_5021_p3 = ((or_ln42_67_fu_5016_p2[0:0] == 1'b1) ? select_ln42_89_fu_5009_p3 : add_ln42_21_reg_6786);

assign select_ln42_91_fu_2929_p3 = ((and_ln42_161_fu_2885_p2[0:0] == 1'b1) ? icmp_ln42_93_fu_2917_p2 : icmp_ln42_94_fu_2923_p2);

assign select_ln42_92_fu_2957_p3 = ((and_ln42_161_fu_2885_p2[0:0] == 1'b1) ? and_ln42_162_fu_2951_p2 : icmp_ln42_93_fu_2917_p2);

assign select_ln42_93_fu_5048_p3 = ((and_ln42_164_reg_6832[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_94_fu_5060_p3 = ((or_ln42_70_fu_5055_p2[0:0] == 1'b1) ? select_ln42_93_fu_5048_p3 : add_ln42_22_reg_6817);

assign select_ln42_95_fu_3200_p3 = ((and_ln42_168_fu_3156_p2[0:0] == 1'b1) ? icmp_ln42_97_fu_3188_p2 : icmp_ln42_98_fu_3194_p2);

assign select_ln42_96_fu_3228_p3 = ((and_ln42_168_fu_3156_p2[0:0] == 1'b1) ? and_ln42_169_fu_3222_p2 : icmp_ln42_97_fu_3188_p2);

assign select_ln42_97_fu_5087_p3 = ((and_ln42_171_reg_6863[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_98_fu_5099_p3 = ((or_ln42_73_fu_5094_p2[0:0] == 1'b1) ? select_ln42_97_fu_5087_p3 : add_ln42_23_reg_6848);

assign select_ln42_99_fu_3403_p3 = ((and_ln42_175_fu_3359_p2[0:0] == 1'b1) ? icmp_ln42_101_fu_3391_p2 : icmp_ln42_102_fu_3397_p2);

assign select_ln42_fu_1440_p3 = ((and_ln42_112_fu_1396_p2[0:0] == 1'b1) ? icmp_ln42_65_fu_1428_p2 : icmp_ln42_66_fu_1434_p2);

assign select_ln58_36_fu_5465_p3 = ((and_ln58_24_fu_5433_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_24_fu_5387_p2);

assign select_ln58_37_fu_5473_p3 = ((or_ln58_fu_5451_p2[0:0] == 1'b1) ? select_ln58_fu_5457_p3 : select_ln58_36_fu_5465_p3);

assign select_ln58_38_fu_5559_p3 = ((xor_ln58_53_fu_5541_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_25_fu_5489_p2);

assign select_ln58_39_fu_5567_p3 = ((and_ln58_26_fu_5535_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_25_fu_5489_p2);

assign select_ln58_40_fu_5575_p3 = ((or_ln58_12_fu_5553_p2[0:0] == 1'b1) ? select_ln58_38_fu_5559_p3 : select_ln58_39_fu_5567_p3);

assign select_ln58_41_fu_5661_p3 = ((xor_ln58_57_fu_5643_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_26_fu_5591_p2);

assign select_ln58_42_fu_5669_p3 = ((and_ln58_28_fu_5637_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_26_fu_5591_p2);

assign select_ln58_43_fu_5677_p3 = ((or_ln58_13_fu_5655_p2[0:0] == 1'b1) ? select_ln58_41_fu_5661_p3 : select_ln58_42_fu_5669_p3);

assign select_ln58_44_fu_5763_p3 = ((xor_ln58_61_fu_5745_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_27_fu_5693_p2);

assign select_ln58_45_fu_5771_p3 = ((and_ln58_30_fu_5739_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_27_fu_5693_p2);

assign select_ln58_46_fu_5779_p3 = ((or_ln58_14_fu_5757_p2[0:0] == 1'b1) ? select_ln58_44_fu_5763_p3 : select_ln58_45_fu_5771_p3);

assign select_ln58_47_fu_5865_p3 = ((xor_ln58_65_fu_5847_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_28_fu_5795_p2);

assign select_ln58_48_fu_5873_p3 = ((and_ln58_32_fu_5841_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_28_fu_5795_p2);

assign select_ln58_49_fu_5881_p3 = ((or_ln58_15_fu_5859_p2[0:0] == 1'b1) ? select_ln58_47_fu_5865_p3 : select_ln58_48_fu_5873_p3);

assign select_ln58_50_fu_5967_p3 = ((xor_ln58_69_fu_5949_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_29_fu_5897_p2);

assign select_ln58_51_fu_5975_p3 = ((and_ln58_34_fu_5943_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_29_fu_5897_p2);

assign select_ln58_52_fu_5983_p3 = ((or_ln58_16_fu_5961_p2[0:0] == 1'b1) ? select_ln58_50_fu_5967_p3 : select_ln58_51_fu_5975_p3);

assign select_ln58_53_fu_6069_p3 = ((xor_ln58_73_fu_6051_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_30_fu_5999_p2);

assign select_ln58_54_fu_6077_p3 = ((and_ln58_36_fu_6045_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_30_fu_5999_p2);

assign select_ln58_55_fu_6085_p3 = ((or_ln58_17_fu_6063_p2[0:0] == 1'b1) ? select_ln58_53_fu_6069_p3 : select_ln58_54_fu_6077_p3);

assign select_ln58_56_fu_6171_p3 = ((xor_ln58_77_fu_6153_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_31_fu_6101_p2);

assign select_ln58_57_fu_6179_p3 = ((and_ln58_38_fu_6147_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_31_fu_6101_p2);

assign select_ln58_58_fu_6187_p3 = ((or_ln58_18_fu_6165_p2[0:0] == 1'b1) ? select_ln58_56_fu_6171_p3 : select_ln58_57_fu_6179_p3);

assign select_ln58_59_fu_6375_p3 = ((xor_ln58_81_fu_6359_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_32_reg_7091);

assign select_ln58_60_fu_6382_p3 = ((and_ln58_40_fu_6354_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_32_reg_7091);

assign select_ln58_61_fu_6389_p3 = ((or_ln58_19_fu_6369_p2[0:0] == 1'b1) ? select_ln58_59_fu_6375_p3 : select_ln58_60_fu_6382_p3);

assign select_ln58_62_fu_6433_p3 = ((xor_ln58_85_fu_6417_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_33_reg_7111);

assign select_ln58_63_fu_6440_p3 = ((and_ln58_42_fu_6412_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_33_reg_7111);

assign select_ln58_64_fu_6447_p3 = ((or_ln58_20_fu_6427_p2[0:0] == 1'b1) ? select_ln58_62_fu_6433_p3 : select_ln58_63_fu_6440_p3);

assign select_ln58_65_fu_6491_p3 = ((xor_ln58_89_fu_6475_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_34_reg_7131);

assign select_ln58_66_fu_6498_p3 = ((and_ln58_44_fu_6470_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_34_reg_7131);

assign select_ln58_67_fu_6505_p3 = ((or_ln58_21_fu_6485_p2[0:0] == 1'b1) ? select_ln58_65_fu_6491_p3 : select_ln58_66_fu_6498_p3);

assign select_ln58_68_fu_6549_p3 = ((xor_ln58_93_fu_6533_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_35_reg_7151);

assign select_ln58_69_fu_6556_p3 = ((and_ln58_46_fu_6528_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_35_reg_7151);

assign select_ln58_70_fu_6563_p3 = ((or_ln58_22_fu_6543_p2[0:0] == 1'b1) ? select_ln58_68_fu_6549_p3 : select_ln58_69_fu_6556_p3);

assign select_ln58_fu_5457_p3 = ((xor_ln58_49_fu_5439_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_24_fu_5387_p2);

assign sext_ln58_24_fu_5383_p1 = select_ln42_82_fu_4943_p3;

assign sext_ln58_25_fu_5481_p1 = select_ln42_70_fu_4826_p3;

assign sext_ln58_26_fu_5485_p1 = select_ln42_86_fu_4982_p3;

assign sext_ln58_27_fu_5583_p1 = select_ln42_74_fu_4865_p3;

assign sext_ln58_28_fu_5587_p1 = select_ln42_90_fu_5021_p3;

assign sext_ln58_29_fu_5685_p1 = select_ln42_78_fu_4904_p3;

assign sext_ln58_30_fu_5689_p1 = select_ln42_94_fu_5060_p3;

assign sext_ln58_31_fu_5787_p1 = select_ln58_37_fu_5473_p3;

assign sext_ln58_32_fu_5791_p1 = select_ln42_98_fu_5099_p3;

assign sext_ln58_33_fu_5889_p1 = select_ln58_40_fu_5575_p3;

assign sext_ln58_34_fu_5893_p1 = select_ln42_102_fu_5138_p3;

assign sext_ln58_35_fu_5991_p1 = select_ln58_43_fu_5677_p3;

assign sext_ln58_36_fu_5995_p1 = select_ln42_106_fu_5177_p3;

assign sext_ln58_37_fu_6093_p1 = select_ln58_46_fu_5779_p3;

assign sext_ln58_38_fu_6097_p1 = select_ln42_110_fu_5216_p3;

assign sext_ln58_39_fu_6195_p1 = select_ln58_49_fu_5881_p3;

assign sext_ln58_40_fu_6199_p1 = select_ln42_114_fu_5255_p3;

assign sext_ln58_41_fu_6231_p1 = select_ln58_52_fu_5983_p3;

assign sext_ln58_42_fu_6235_p1 = select_ln42_118_fu_5294_p3;

assign sext_ln58_43_fu_6267_p1 = select_ln58_55_fu_6085_p3;

assign sext_ln58_44_fu_6271_p1 = select_ln42_122_fu_5333_p3;

assign sext_ln58_45_fu_6303_p1 = select_ln58_58_fu_6187_p3;

assign sext_ln58_46_fu_6307_p1 = select_ln42_126_fu_5372_p3;

assign sext_ln58_fu_5379_p1 = select_ln42_66_fu_4787_p3;

assign sext_ln73_24_fu_2175_p1 = $signed(a_4_fu_2115_p29);

assign sext_ln73_29_fu_3055_p1 = $signed(a_5_fu_2995_p29);

assign sext_ln73_34_fu_3935_p1 = $signed(a_6_fu_3875_p29);

assign sext_ln73_fu_1295_p1 = $signed(a_fu_1235_p29);

assign tmp_1247_fu_1605_p4 = {{mul_ln73_16_fu_359_p2[25:23]}};

assign tmp_1248_fu_1621_p4 = {{mul_ln73_16_fu_359_p2[25:22]}};

assign tmp_1249_fu_1808_p4 = {{mul_ln73_17_fu_369_p2[25:23]}};

assign tmp_1250_fu_1824_p4 = {{mul_ln73_17_fu_369_p2[25:22]}};

assign tmp_1251_fu_2011_p4 = {{mul_ln73_18_fu_362_p2[25:23]}};

assign tmp_1252_fu_2027_p4 = {{mul_ln73_18_fu_362_p2[25:22]}};

assign tmp_1253_fu_2282_p4 = {{mul_ln73_19_fu_357_p2[25:23]}};

assign tmp_1254_fu_2298_p4 = {{mul_ln73_19_fu_357_p2[25:22]}};

assign tmp_1255_fu_2485_p4 = {{mul_ln73_20_fu_358_p2[25:23]}};

assign tmp_1256_fu_2501_p4 = {{mul_ln73_20_fu_358_p2[25:22]}};

assign tmp_1257_fu_2688_p4 = {{mul_ln73_21_fu_360_p2[25:23]}};

assign tmp_1258_fu_2704_p4 = {{mul_ln73_21_fu_360_p2[25:22]}};

assign tmp_1259_fu_2891_p4 = {{mul_ln73_22_fu_366_p2[25:23]}};

assign tmp_1260_fu_2907_p4 = {{mul_ln73_22_fu_366_p2[25:22]}};

assign tmp_1261_fu_3162_p4 = {{mul_ln73_23_fu_363_p2[25:23]}};

assign tmp_1262_fu_3178_p4 = {{mul_ln73_23_fu_363_p2[25:22]}};

assign tmp_1263_fu_3365_p4 = {{mul_ln73_24_fu_356_p2[25:23]}};

assign tmp_1264_fu_3381_p4 = {{mul_ln73_24_fu_356_p2[25:22]}};

assign tmp_1265_fu_3568_p4 = {{mul_ln73_25_fu_364_p2[25:23]}};

assign tmp_1266_fu_3584_p4 = {{mul_ln73_25_fu_364_p2[25:22]}};

assign tmp_1267_fu_3771_p4 = {{mul_ln73_26_fu_361_p2[25:23]}};

assign tmp_1268_fu_3787_p4 = {{mul_ln73_26_fu_361_p2[25:22]}};

assign tmp_1269_fu_4042_p4 = {{mul_ln73_27_fu_365_p2[25:23]}};

assign tmp_1270_fu_4058_p4 = {{mul_ln73_27_fu_365_p2[25:22]}};

assign tmp_1271_fu_4245_p4 = {{mul_ln73_28_fu_367_p2[25:23]}};

assign tmp_1272_fu_4261_p4 = {{mul_ln73_28_fu_367_p2[25:22]}};

assign tmp_1273_fu_4448_p4 = {{mul_ln73_29_fu_368_p2[25:23]}};

assign tmp_1274_fu_4464_p4 = {{mul_ln73_29_fu_368_p2[25:22]}};

assign tmp_1275_fu_4651_p4 = {{mul_ln73_30_fu_354_p2[25:23]}};

assign tmp_1276_fu_4667_p4 = {{mul_ln73_30_fu_354_p2[25:22]}};

assign tmp_3358_fu_1326_p3 = mul_ln73_fu_355_p2[32'd9];

assign tmp_3359_fu_1334_p3 = mul_ln73_fu_355_p2[32'd8];

assign tmp_3360_fu_1352_p3 = mul_ln73_fu_355_p2[32'd21];

assign tmp_3361_fu_1382_p3 = add_ln42_fu_1376_p2[32'd12];

assign tmp_3362_fu_1448_p3 = mul_ln73_fu_355_p2[32'd22];

assign tmp_3363_fu_1511_p3 = mul_ln73_16_fu_359_p2[32'd25];

assign tmp_3364_fu_1529_p3 = mul_ln73_16_fu_359_p2[32'd9];

assign tmp_3365_fu_1537_p3 = mul_ln73_16_fu_359_p2[32'd8];

assign tmp_3366_fu_1555_p3 = mul_ln73_16_fu_359_p2[32'd21];

assign tmp_3367_fu_1585_p3 = add_ln42_16_fu_1579_p2[32'd12];

assign tmp_3368_fu_1651_p3 = mul_ln73_16_fu_359_p2[32'd22];

assign tmp_3369_fu_1714_p3 = mul_ln73_17_fu_369_p2[32'd25];

assign tmp_3370_fu_1732_p3 = mul_ln73_17_fu_369_p2[32'd9];

assign tmp_3371_fu_1740_p3 = mul_ln73_17_fu_369_p2[32'd8];

assign tmp_3372_fu_1758_p3 = mul_ln73_17_fu_369_p2[32'd21];

assign tmp_3373_fu_1788_p3 = add_ln42_17_fu_1782_p2[32'd12];

assign tmp_3374_fu_1854_p3 = mul_ln73_17_fu_369_p2[32'd22];

assign tmp_3375_fu_1917_p3 = mul_ln73_18_fu_362_p2[32'd25];

assign tmp_3376_fu_1935_p3 = mul_ln73_18_fu_362_p2[32'd9];

assign tmp_3377_fu_1943_p3 = mul_ln73_18_fu_362_p2[32'd8];

assign tmp_3378_fu_1961_p3 = mul_ln73_18_fu_362_p2[32'd21];

assign tmp_3379_fu_1991_p3 = add_ln42_18_fu_1985_p2[32'd12];

assign tmp_3380_fu_2057_p3 = mul_ln73_18_fu_362_p2[32'd22];

assign tmp_3381_fu_2188_p3 = mul_ln73_19_fu_357_p2[32'd25];

assign tmp_3382_fu_2206_p3 = mul_ln73_19_fu_357_p2[32'd9];

assign tmp_3383_fu_2214_p3 = mul_ln73_19_fu_357_p2[32'd8];

assign tmp_3384_fu_2232_p3 = mul_ln73_19_fu_357_p2[32'd21];

assign tmp_3385_fu_2262_p3 = add_ln42_19_fu_2256_p2[32'd12];

assign tmp_3386_fu_2328_p3 = mul_ln73_19_fu_357_p2[32'd22];

assign tmp_3387_fu_2391_p3 = mul_ln73_20_fu_358_p2[32'd25];

assign tmp_3388_fu_2409_p3 = mul_ln73_20_fu_358_p2[32'd9];

assign tmp_3389_fu_2417_p3 = mul_ln73_20_fu_358_p2[32'd8];

assign tmp_3390_fu_2435_p3 = mul_ln73_20_fu_358_p2[32'd21];

assign tmp_3391_fu_2465_p3 = add_ln42_20_fu_2459_p2[32'd12];

assign tmp_3392_fu_2531_p3 = mul_ln73_20_fu_358_p2[32'd22];

assign tmp_3393_fu_2594_p3 = mul_ln73_21_fu_360_p2[32'd25];

assign tmp_3394_fu_2612_p3 = mul_ln73_21_fu_360_p2[32'd9];

assign tmp_3395_fu_2620_p3 = mul_ln73_21_fu_360_p2[32'd8];

assign tmp_3396_fu_2638_p3 = mul_ln73_21_fu_360_p2[32'd21];

assign tmp_3397_fu_2668_p3 = add_ln42_21_fu_2662_p2[32'd12];

assign tmp_3398_fu_2734_p3 = mul_ln73_21_fu_360_p2[32'd22];

assign tmp_3399_fu_2797_p3 = mul_ln73_22_fu_366_p2[32'd25];

assign tmp_3400_fu_2815_p3 = mul_ln73_22_fu_366_p2[32'd9];

assign tmp_3401_fu_2823_p3 = mul_ln73_22_fu_366_p2[32'd8];

assign tmp_3402_fu_2841_p3 = mul_ln73_22_fu_366_p2[32'd21];

assign tmp_3403_fu_2871_p3 = add_ln42_22_fu_2865_p2[32'd12];

assign tmp_3404_fu_2937_p3 = mul_ln73_22_fu_366_p2[32'd22];

assign tmp_3405_fu_3068_p3 = mul_ln73_23_fu_363_p2[32'd25];

assign tmp_3406_fu_3086_p3 = mul_ln73_23_fu_363_p2[32'd9];

assign tmp_3407_fu_3094_p3 = mul_ln73_23_fu_363_p2[32'd8];

assign tmp_3408_fu_3112_p3 = mul_ln73_23_fu_363_p2[32'd21];

assign tmp_3409_fu_3142_p3 = add_ln42_23_fu_3136_p2[32'd12];

assign tmp_3410_fu_3208_p3 = mul_ln73_23_fu_363_p2[32'd22];

assign tmp_3411_fu_3271_p3 = mul_ln73_24_fu_356_p2[32'd25];

assign tmp_3412_fu_3289_p3 = mul_ln73_24_fu_356_p2[32'd9];

assign tmp_3413_fu_3297_p3 = mul_ln73_24_fu_356_p2[32'd8];

assign tmp_3414_fu_3315_p3 = mul_ln73_24_fu_356_p2[32'd21];

assign tmp_3415_fu_3345_p3 = add_ln42_24_fu_3339_p2[32'd12];

assign tmp_3416_fu_3411_p3 = mul_ln73_24_fu_356_p2[32'd22];

assign tmp_3417_fu_3474_p3 = mul_ln73_25_fu_364_p2[32'd25];

assign tmp_3418_fu_3492_p3 = mul_ln73_25_fu_364_p2[32'd9];

assign tmp_3419_fu_3500_p3 = mul_ln73_25_fu_364_p2[32'd8];

assign tmp_3420_fu_3518_p3 = mul_ln73_25_fu_364_p2[32'd21];

assign tmp_3421_fu_3548_p3 = add_ln42_25_fu_3542_p2[32'd12];

assign tmp_3422_fu_3614_p3 = mul_ln73_25_fu_364_p2[32'd22];

assign tmp_3423_fu_3677_p3 = mul_ln73_26_fu_361_p2[32'd25];

assign tmp_3424_fu_3695_p3 = mul_ln73_26_fu_361_p2[32'd9];

assign tmp_3425_fu_3703_p3 = mul_ln73_26_fu_361_p2[32'd8];

assign tmp_3426_fu_3721_p3 = mul_ln73_26_fu_361_p2[32'd21];

assign tmp_3427_fu_3751_p3 = add_ln42_26_fu_3745_p2[32'd12];

assign tmp_3428_fu_3817_p3 = mul_ln73_26_fu_361_p2[32'd22];

assign tmp_3429_fu_3948_p3 = mul_ln73_27_fu_365_p2[32'd25];

assign tmp_3430_fu_3966_p3 = mul_ln73_27_fu_365_p2[32'd9];

assign tmp_3431_fu_3974_p3 = mul_ln73_27_fu_365_p2[32'd8];

assign tmp_3432_fu_3992_p3 = mul_ln73_27_fu_365_p2[32'd21];

assign tmp_3433_fu_4022_p3 = add_ln42_27_fu_4016_p2[32'd12];

assign tmp_3434_fu_4088_p3 = mul_ln73_27_fu_365_p2[32'd22];

assign tmp_3435_fu_4151_p3 = mul_ln73_28_fu_367_p2[32'd25];

assign tmp_3436_fu_4169_p3 = mul_ln73_28_fu_367_p2[32'd9];

assign tmp_3437_fu_4177_p3 = mul_ln73_28_fu_367_p2[32'd8];

assign tmp_3438_fu_4195_p3 = mul_ln73_28_fu_367_p2[32'd21];

assign tmp_3439_fu_4225_p3 = add_ln42_28_fu_4219_p2[32'd12];

assign tmp_3440_fu_4291_p3 = mul_ln73_28_fu_367_p2[32'd22];

assign tmp_3441_fu_4354_p3 = mul_ln73_29_fu_368_p2[32'd25];

assign tmp_3442_fu_4372_p3 = mul_ln73_29_fu_368_p2[32'd9];

assign tmp_3443_fu_4380_p3 = mul_ln73_29_fu_368_p2[32'd8];

assign tmp_3444_fu_4398_p3 = mul_ln73_29_fu_368_p2[32'd21];

assign tmp_3445_fu_4428_p3 = add_ln42_29_fu_4422_p2[32'd12];

assign tmp_3446_fu_4494_p3 = mul_ln73_29_fu_368_p2[32'd22];

assign tmp_3447_fu_4557_p3 = mul_ln73_30_fu_354_p2[32'd25];

assign tmp_3448_fu_4575_p3 = mul_ln73_30_fu_354_p2[32'd9];

assign tmp_3449_fu_4583_p3 = mul_ln73_30_fu_354_p2[32'd8];

assign tmp_3450_fu_4601_p3 = mul_ln73_30_fu_354_p2[32'd21];

assign tmp_3451_fu_4631_p3 = add_ln42_30_fu_4625_p2[32'd12];

assign tmp_3452_fu_4697_p3 = mul_ln73_30_fu_354_p2[32'd22];

assign tmp_3453_fu_5399_p3 = add_ln58_fu_5393_p2[32'd13];

assign tmp_3454_fu_5407_p3 = add_ln58_24_fu_5387_p2[32'd12];

assign tmp_3455_fu_5501_p3 = add_ln58_12_fu_5495_p2[32'd13];

assign tmp_3456_fu_5509_p3 = add_ln58_25_fu_5489_p2[32'd12];

assign tmp_3457_fu_5603_p3 = add_ln58_13_fu_5597_p2[32'd13];

assign tmp_3458_fu_5611_p3 = add_ln58_26_fu_5591_p2[32'd12];

assign tmp_3459_fu_5705_p3 = add_ln58_14_fu_5699_p2[32'd13];

assign tmp_3460_fu_5713_p3 = add_ln58_27_fu_5693_p2[32'd12];

assign tmp_3461_fu_5807_p3 = add_ln58_15_fu_5801_p2[32'd13];

assign tmp_3462_fu_5815_p3 = add_ln58_28_fu_5795_p2[32'd12];

assign tmp_3463_fu_5909_p3 = add_ln58_16_fu_5903_p2[32'd13];

assign tmp_3464_fu_5917_p3 = add_ln58_29_fu_5897_p2[32'd12];

assign tmp_3465_fu_6011_p3 = add_ln58_17_fu_6005_p2[32'd13];

assign tmp_3466_fu_6019_p3 = add_ln58_30_fu_5999_p2[32'd12];

assign tmp_3467_fu_6113_p3 = add_ln58_18_fu_6107_p2[32'd13];

assign tmp_3468_fu_6121_p3 = add_ln58_31_fu_6101_p2[32'd12];

assign tmp_8_fu_1402_p4 = {{mul_ln73_fu_355_p2[25:23]}};

assign tmp_fu_1308_p3 = mul_ln73_fu_355_p2[32'd25];

assign tmp_s_fu_1418_p4 = {{mul_ln73_fu_355_p2[25:22]}};

assign trunc_ln42_15_fu_1722_p4 = {{mul_ln73_17_fu_369_p2[21:9]}};

assign trunc_ln42_16_fu_1925_p4 = {{mul_ln73_18_fu_362_p2[21:9]}};

assign trunc_ln42_17_fu_2196_p4 = {{mul_ln73_19_fu_357_p2[21:9]}};

assign trunc_ln42_18_fu_2399_p4 = {{mul_ln73_20_fu_358_p2[21:9]}};

assign trunc_ln42_19_fu_2602_p4 = {{mul_ln73_21_fu_360_p2[21:9]}};

assign trunc_ln42_20_fu_2805_p4 = {{mul_ln73_22_fu_366_p2[21:9]}};

assign trunc_ln42_21_fu_3076_p4 = {{mul_ln73_23_fu_363_p2[21:9]}};

assign trunc_ln42_22_fu_3279_p4 = {{mul_ln73_24_fu_356_p2[21:9]}};

assign trunc_ln42_23_fu_3482_p4 = {{mul_ln73_25_fu_364_p2[21:9]}};

assign trunc_ln42_24_fu_3685_p4 = {{mul_ln73_26_fu_361_p2[21:9]}};

assign trunc_ln42_25_fu_3956_p4 = {{mul_ln73_27_fu_365_p2[21:9]}};

assign trunc_ln42_26_fu_4159_p4 = {{mul_ln73_28_fu_367_p2[21:9]}};

assign trunc_ln42_27_fu_4362_p4 = {{mul_ln73_29_fu_368_p2[21:9]}};

assign trunc_ln42_28_fu_4565_p4 = {{mul_ln73_30_fu_354_p2[21:9]}};

assign trunc_ln42_31_fu_1545_p1 = mul_ln73_16_fu_359_p2[7:0];

assign trunc_ln42_32_fu_1748_p1 = mul_ln73_17_fu_369_p2[7:0];

assign trunc_ln42_33_fu_1951_p1 = mul_ln73_18_fu_362_p2[7:0];

assign trunc_ln42_34_fu_2222_p1 = mul_ln73_19_fu_357_p2[7:0];

assign trunc_ln42_35_fu_2425_p1 = mul_ln73_20_fu_358_p2[7:0];

assign trunc_ln42_36_fu_2628_p1 = mul_ln73_21_fu_360_p2[7:0];

assign trunc_ln42_37_fu_2831_p1 = mul_ln73_22_fu_366_p2[7:0];

assign trunc_ln42_38_fu_3102_p1 = mul_ln73_23_fu_363_p2[7:0];

assign trunc_ln42_39_fu_3305_p1 = mul_ln73_24_fu_356_p2[7:0];

assign trunc_ln42_40_fu_3508_p1 = mul_ln73_25_fu_364_p2[7:0];

assign trunc_ln42_41_fu_3711_p1 = mul_ln73_26_fu_361_p2[7:0];

assign trunc_ln42_42_fu_3982_p1 = mul_ln73_27_fu_365_p2[7:0];

assign trunc_ln42_43_fu_4185_p1 = mul_ln73_28_fu_367_p2[7:0];

assign trunc_ln42_44_fu_4388_p1 = mul_ln73_29_fu_368_p2[7:0];

assign trunc_ln42_45_fu_4591_p1 = mul_ln73_30_fu_354_p2[7:0];

assign trunc_ln42_fu_1342_p1 = mul_ln73_fu_355_p2[7:0];

assign trunc_ln42_s_fu_1519_p4 = {{mul_ln73_16_fu_359_p2[21:9]}};

assign trunc_ln_fu_1316_p4 = {{mul_ln73_fu_355_p2[21:9]}};

assign xor_ln42_100_fu_3439_p2 = (select_ln42_99_fu_3403_p3 ^ 1'd1);

assign xor_ln42_101_fu_3451_p2 = (tmp_3411_fu_3271_p3 ^ 1'd1);

assign xor_ln42_102_fu_5115_p2 = (or_ln42_104_fu_5110_p2 ^ 1'd1);

assign xor_ln42_103_fu_3556_p2 = (tmp_3421_fu_3548_p3 ^ 1'd1);

assign xor_ln42_104_fu_3642_p2 = (select_ln42_103_fu_3606_p3 ^ 1'd1);

assign xor_ln42_105_fu_3654_p2 = (tmp_3417_fu_3474_p3 ^ 1'd1);

assign xor_ln42_106_fu_5154_p2 = (or_ln42_105_fu_5149_p2 ^ 1'd1);

assign xor_ln42_107_fu_3759_p2 = (tmp_3427_fu_3751_p3 ^ 1'd1);

assign xor_ln42_108_fu_3845_p2 = (select_ln42_107_fu_3809_p3 ^ 1'd1);

assign xor_ln42_109_fu_3857_p2 = (tmp_3423_fu_3677_p3 ^ 1'd1);

assign xor_ln42_110_fu_5193_p2 = (or_ln42_106_fu_5188_p2 ^ 1'd1);

assign xor_ln42_111_fu_4030_p2 = (tmp_3433_fu_4022_p3 ^ 1'd1);

assign xor_ln42_112_fu_4116_p2 = (select_ln42_111_fu_4080_p3 ^ 1'd1);

assign xor_ln42_113_fu_4128_p2 = (tmp_3429_fu_3948_p3 ^ 1'd1);

assign xor_ln42_114_fu_5232_p2 = (or_ln42_107_fu_5227_p2 ^ 1'd1);

assign xor_ln42_115_fu_4233_p2 = (tmp_3439_fu_4225_p3 ^ 1'd1);

assign xor_ln42_116_fu_4319_p2 = (select_ln42_115_fu_4283_p3 ^ 1'd1);

assign xor_ln42_117_fu_4331_p2 = (tmp_3435_fu_4151_p3 ^ 1'd1);

assign xor_ln42_118_fu_5271_p2 = (or_ln42_108_fu_5266_p2 ^ 1'd1);

assign xor_ln42_119_fu_4436_p2 = (tmp_3445_fu_4428_p3 ^ 1'd1);

assign xor_ln42_120_fu_4522_p2 = (select_ln42_119_fu_4486_p3 ^ 1'd1);

assign xor_ln42_121_fu_4534_p2 = (tmp_3441_fu_4354_p3 ^ 1'd1);

assign xor_ln42_122_fu_5310_p2 = (or_ln42_109_fu_5305_p2 ^ 1'd1);

assign xor_ln42_123_fu_4639_p2 = (tmp_3451_fu_4631_p3 ^ 1'd1);

assign xor_ln42_124_fu_4725_p2 = (select_ln42_123_fu_4689_p3 ^ 1'd1);

assign xor_ln42_125_fu_4737_p2 = (tmp_3447_fu_4557_p3 ^ 1'd1);

assign xor_ln42_126_fu_5349_p2 = (or_ln42_110_fu_5344_p2 ^ 1'd1);

assign xor_ln42_127_fu_1456_p2 = (tmp_3362_fu_1448_p3 ^ 1'd1);

assign xor_ln42_128_fu_1659_p2 = (tmp_3368_fu_1651_p3 ^ 1'd1);

assign xor_ln42_129_fu_1862_p2 = (tmp_3374_fu_1854_p3 ^ 1'd1);

assign xor_ln42_130_fu_2065_p2 = (tmp_3380_fu_2057_p3 ^ 1'd1);

assign xor_ln42_131_fu_2336_p2 = (tmp_3386_fu_2328_p3 ^ 1'd1);

assign xor_ln42_132_fu_2539_p2 = (tmp_3392_fu_2531_p3 ^ 1'd1);

assign xor_ln42_133_fu_2742_p2 = (tmp_3398_fu_2734_p3 ^ 1'd1);

assign xor_ln42_134_fu_2945_p2 = (tmp_3404_fu_2937_p3 ^ 1'd1);

assign xor_ln42_135_fu_3216_p2 = (tmp_3410_fu_3208_p3 ^ 1'd1);

assign xor_ln42_136_fu_3419_p2 = (tmp_3416_fu_3411_p3 ^ 1'd1);

assign xor_ln42_137_fu_3622_p2 = (tmp_3422_fu_3614_p3 ^ 1'd1);

assign xor_ln42_138_fu_3825_p2 = (tmp_3428_fu_3817_p3 ^ 1'd1);

assign xor_ln42_139_fu_4096_p2 = (tmp_3434_fu_4088_p3 ^ 1'd1);

assign xor_ln42_140_fu_4299_p2 = (tmp_3440_fu_4291_p3 ^ 1'd1);

assign xor_ln42_141_fu_4502_p2 = (tmp_3446_fu_4494_p3 ^ 1'd1);

assign xor_ln42_142_fu_4705_p2 = (tmp_3452_fu_4697_p3 ^ 1'd1);

assign xor_ln42_64_fu_1476_p2 = (select_ln42_fu_1440_p3 ^ 1'd1);

assign xor_ln42_65_fu_1488_p2 = (tmp_fu_1308_p3 ^ 1'd1);

assign xor_ln42_66_fu_4764_p2 = (or_ln42_95_fu_4759_p2 ^ 1'd1);

assign xor_ln42_67_fu_1593_p2 = (tmp_3367_fu_1585_p3 ^ 1'd1);

assign xor_ln42_68_fu_1679_p2 = (select_ln42_67_fu_1643_p3 ^ 1'd1);

assign xor_ln42_69_fu_1691_p2 = (tmp_3363_fu_1511_p3 ^ 1'd1);

assign xor_ln42_70_fu_4803_p2 = (or_ln42_96_fu_4798_p2 ^ 1'd1);

assign xor_ln42_71_fu_1796_p2 = (tmp_3373_fu_1788_p3 ^ 1'd1);

assign xor_ln42_72_fu_1882_p2 = (select_ln42_71_fu_1846_p3 ^ 1'd1);

assign xor_ln42_73_fu_1894_p2 = (tmp_3369_fu_1714_p3 ^ 1'd1);

assign xor_ln42_74_fu_4842_p2 = (or_ln42_97_fu_4837_p2 ^ 1'd1);

assign xor_ln42_75_fu_1999_p2 = (tmp_3379_fu_1991_p3 ^ 1'd1);

assign xor_ln42_76_fu_2085_p2 = (select_ln42_75_fu_2049_p3 ^ 1'd1);

assign xor_ln42_77_fu_2097_p2 = (tmp_3375_fu_1917_p3 ^ 1'd1);

assign xor_ln42_78_fu_4881_p2 = (or_ln42_98_fu_4876_p2 ^ 1'd1);

assign xor_ln42_79_fu_2270_p2 = (tmp_3385_fu_2262_p3 ^ 1'd1);

assign xor_ln42_80_fu_2356_p2 = (select_ln42_79_fu_2320_p3 ^ 1'd1);

assign xor_ln42_81_fu_2368_p2 = (tmp_3381_fu_2188_p3 ^ 1'd1);

assign xor_ln42_82_fu_4920_p2 = (or_ln42_99_fu_4915_p2 ^ 1'd1);

assign xor_ln42_83_fu_2473_p2 = (tmp_3391_fu_2465_p3 ^ 1'd1);

assign xor_ln42_84_fu_2559_p2 = (select_ln42_83_fu_2523_p3 ^ 1'd1);

assign xor_ln42_85_fu_2571_p2 = (tmp_3387_fu_2391_p3 ^ 1'd1);

assign xor_ln42_86_fu_4959_p2 = (or_ln42_100_fu_4954_p2 ^ 1'd1);

assign xor_ln42_87_fu_2676_p2 = (tmp_3397_fu_2668_p3 ^ 1'd1);

assign xor_ln42_88_fu_2762_p2 = (select_ln42_87_fu_2726_p3 ^ 1'd1);

assign xor_ln42_89_fu_2774_p2 = (tmp_3393_fu_2594_p3 ^ 1'd1);

assign xor_ln42_90_fu_4998_p2 = (or_ln42_101_fu_4993_p2 ^ 1'd1);

assign xor_ln42_91_fu_2879_p2 = (tmp_3403_fu_2871_p3 ^ 1'd1);

assign xor_ln42_92_fu_2965_p2 = (select_ln42_91_fu_2929_p3 ^ 1'd1);

assign xor_ln42_93_fu_2977_p2 = (tmp_3399_fu_2797_p3 ^ 1'd1);

assign xor_ln42_94_fu_5037_p2 = (or_ln42_102_fu_5032_p2 ^ 1'd1);

assign xor_ln42_95_fu_3150_p2 = (tmp_3409_fu_3142_p3 ^ 1'd1);

assign xor_ln42_96_fu_3236_p2 = (select_ln42_95_fu_3200_p3 ^ 1'd1);

assign xor_ln42_97_fu_3248_p2 = (tmp_3405_fu_3068_p3 ^ 1'd1);

assign xor_ln42_98_fu_5076_p2 = (or_ln42_103_fu_5071_p2 ^ 1'd1);

assign xor_ln42_99_fu_3353_p2 = (tmp_3415_fu_3345_p3 ^ 1'd1);

assign xor_ln42_fu_1390_p2 = (tmp_3361_fu_1382_p3 ^ 1'd1);

assign xor_ln58_48_fu_5427_p2 = (tmp_3454_fu_5407_p3 ^ 1'd1);

assign xor_ln58_49_fu_5439_p2 = (tmp_3454_fu_5407_p3 ^ tmp_3453_fu_5399_p3);

assign xor_ln58_50_fu_5445_p2 = (xor_ln58_49_fu_5439_p2 ^ 1'd1);

assign xor_ln58_51_fu_5517_p2 = (tmp_3455_fu_5501_p3 ^ 1'd1);

assign xor_ln58_52_fu_5529_p2 = (tmp_3456_fu_5509_p3 ^ 1'd1);

assign xor_ln58_53_fu_5541_p2 = (tmp_3456_fu_5509_p3 ^ tmp_3455_fu_5501_p3);

assign xor_ln58_54_fu_5547_p2 = (xor_ln58_53_fu_5541_p2 ^ 1'd1);

assign xor_ln58_55_fu_5619_p2 = (tmp_3457_fu_5603_p3 ^ 1'd1);

assign xor_ln58_56_fu_5631_p2 = (tmp_3458_fu_5611_p3 ^ 1'd1);

assign xor_ln58_57_fu_5643_p2 = (tmp_3458_fu_5611_p3 ^ tmp_3457_fu_5603_p3);

assign xor_ln58_58_fu_5649_p2 = (xor_ln58_57_fu_5643_p2 ^ 1'd1);

assign xor_ln58_59_fu_5721_p2 = (tmp_3459_fu_5705_p3 ^ 1'd1);

assign xor_ln58_60_fu_5733_p2 = (tmp_3460_fu_5713_p3 ^ 1'd1);

assign xor_ln58_61_fu_5745_p2 = (tmp_3460_fu_5713_p3 ^ tmp_3459_fu_5705_p3);

assign xor_ln58_62_fu_5751_p2 = (xor_ln58_61_fu_5745_p2 ^ 1'd1);

assign xor_ln58_63_fu_5823_p2 = (tmp_3461_fu_5807_p3 ^ 1'd1);

assign xor_ln58_64_fu_5835_p2 = (tmp_3462_fu_5815_p3 ^ 1'd1);

assign xor_ln58_65_fu_5847_p2 = (tmp_3462_fu_5815_p3 ^ tmp_3461_fu_5807_p3);

assign xor_ln58_66_fu_5853_p2 = (xor_ln58_65_fu_5847_p2 ^ 1'd1);

assign xor_ln58_67_fu_5925_p2 = (tmp_3463_fu_5909_p3 ^ 1'd1);

assign xor_ln58_68_fu_5937_p2 = (tmp_3464_fu_5917_p3 ^ 1'd1);

assign xor_ln58_69_fu_5949_p2 = (tmp_3464_fu_5917_p3 ^ tmp_3463_fu_5909_p3);

assign xor_ln58_70_fu_5955_p2 = (xor_ln58_69_fu_5949_p2 ^ 1'd1);

assign xor_ln58_71_fu_6027_p2 = (tmp_3465_fu_6011_p3 ^ 1'd1);

assign xor_ln58_72_fu_6039_p2 = (tmp_3466_fu_6019_p3 ^ 1'd1);

assign xor_ln58_73_fu_6051_p2 = (tmp_3466_fu_6019_p3 ^ tmp_3465_fu_6011_p3);

assign xor_ln58_74_fu_6057_p2 = (xor_ln58_73_fu_6051_p2 ^ 1'd1);

assign xor_ln58_75_fu_6129_p2 = (tmp_3467_fu_6113_p3 ^ 1'd1);

assign xor_ln58_76_fu_6141_p2 = (tmp_3468_fu_6121_p3 ^ 1'd1);

assign xor_ln58_77_fu_6153_p2 = (tmp_3468_fu_6121_p3 ^ tmp_3467_fu_6113_p3);

assign xor_ln58_78_fu_6159_p2 = (xor_ln58_77_fu_6153_p2 ^ 1'd1);

assign xor_ln58_79_fu_6339_p2 = (tmp_3469_reg_7097 ^ 1'd1);

assign xor_ln58_80_fu_6349_p2 = (tmp_3470_reg_7104 ^ 1'd1);

assign xor_ln58_81_fu_6359_p2 = (tmp_3470_reg_7104 ^ tmp_3469_reg_7097);

assign xor_ln58_82_fu_6363_p2 = (xor_ln58_81_fu_6359_p2 ^ 1'd1);

assign xor_ln58_83_fu_6397_p2 = (tmp_3471_reg_7117 ^ 1'd1);

assign xor_ln58_84_fu_6407_p2 = (tmp_3472_reg_7124 ^ 1'd1);

assign xor_ln58_85_fu_6417_p2 = (tmp_3472_reg_7124 ^ tmp_3471_reg_7117);

assign xor_ln58_86_fu_6421_p2 = (xor_ln58_85_fu_6417_p2 ^ 1'd1);

assign xor_ln58_87_fu_6455_p2 = (tmp_3473_reg_7137 ^ 1'd1);

assign xor_ln58_88_fu_6465_p2 = (tmp_3474_reg_7144 ^ 1'd1);

assign xor_ln58_89_fu_6475_p2 = (tmp_3474_reg_7144 ^ tmp_3473_reg_7137);

assign xor_ln58_90_fu_6479_p2 = (xor_ln58_89_fu_6475_p2 ^ 1'd1);

assign xor_ln58_91_fu_6513_p2 = (tmp_3475_reg_7157 ^ 1'd1);

assign xor_ln58_92_fu_6523_p2 = (tmp_3476_reg_7164 ^ 1'd1);

assign xor_ln58_93_fu_6533_p2 = (tmp_3476_reg_7164 ^ tmp_3475_reg_7157);

assign xor_ln58_94_fu_6537_p2 = (xor_ln58_93_fu_6533_p2 ^ 1'd1);

assign xor_ln58_fu_5415_p2 = (tmp_3453_fu_5399_p3 ^ 1'd1);

assign zext_ln42_16_fu_1575_p1 = and_ln42_118_fu_1569_p2;

assign zext_ln42_17_fu_1778_p1 = and_ln42_125_fu_1772_p2;

assign zext_ln42_18_fu_1981_p1 = and_ln42_132_fu_1975_p2;

assign zext_ln42_19_fu_2252_p1 = and_ln42_139_fu_2246_p2;

assign zext_ln42_20_fu_2455_p1 = and_ln42_146_fu_2449_p2;

assign zext_ln42_21_fu_2658_p1 = and_ln42_153_fu_2652_p2;

assign zext_ln42_22_fu_2861_p1 = and_ln42_160_fu_2855_p2;

assign zext_ln42_23_fu_3132_p1 = and_ln42_167_fu_3126_p2;

assign zext_ln42_24_fu_3335_p1 = and_ln42_174_fu_3329_p2;

assign zext_ln42_25_fu_3538_p1 = and_ln42_181_fu_3532_p2;

assign zext_ln42_26_fu_3741_p1 = and_ln42_188_fu_3735_p2;

assign zext_ln42_27_fu_4012_p1 = and_ln42_195_fu_4006_p2;

assign zext_ln42_28_fu_4215_p1 = and_ln42_202_fu_4209_p2;

assign zext_ln42_29_fu_4418_p1 = and_ln42_209_fu_4412_p2;

assign zext_ln42_30_fu_4621_p1 = and_ln42_216_fu_4615_p2;

assign zext_ln42_fu_1372_p1 = and_ln42_fu_1366_p2;

endmodule //myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s
