Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/samue/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Otter_tb_behav xil_defaultlib.Pipeline_Otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JAL' [C:/Users/samue/OneDrive/Desktop/CPE_333/RetryOtter333/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_SEL' [C:/Users/samue/OneDrive/Desktop/CPE_333/RetryOtter333/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCplus4' [C:/Users/samue/OneDrive/Desktop/CPE_333/RetryOtter333/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:121]
WARNING: [VRFC 10-3823] variable 'write_struct' might have multiple concurrent drivers [C:/Users/samue/OneDrive/Desktop/CPE_333/RetryOtter333/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:478]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
