Fitter report for soc_system
Tue Sep 29 18:20:21 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Sep 29 18:20:20 2020           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; soc_system                                      ;
; Top-level Entity Name           ; ghrd_top                                        ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U19I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 5,741 / 41,910 ( 14 % )                         ;
; Total registers                 ; 11600                                           ;
; Total pins                      ; 160 / 205 ( 78 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 181,088 / 5,662,720 ( 3 % )                     ;
; Total RAM Blocks                ; 31 / 553 ( 6 % )                                ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U19I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.2%      ;
;     Processor 3            ;   7.9%      ;
;     Processor 4            ;   7.5%      ;
;     Processor 5            ;   5.9%      ;
;     Processor 6            ;   5.7%      ;
;     Processor 7            ;   5.6%      ;
;     Processor 8            ;   5.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                             ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                              ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a0                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a1                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a2                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a3                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a4                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a5                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a6                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a7                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a8                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a9                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a10                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a11                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a12                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a13                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a14                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a15                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a16                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a17                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a18                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a19                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a20                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a21                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a22                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a23                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a24                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a25                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a26                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a27                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a28                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a29                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a30                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a31                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a32                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a33                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a34                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a35                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a36                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a37                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a38                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a39                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a40                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a41                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a42                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a43                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a44                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a45                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a46                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a47                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a48                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a49                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a50                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a51                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a52                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a53                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a54                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a55                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a56                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a57                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a58                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a59                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a60                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a61                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a62                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a63                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[64]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a64                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[65]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a65                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[66]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a66                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[67]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a67                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[68]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a68                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[69]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a69                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[70]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a70                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[71]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a71                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[72]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a72                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[73]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a73                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[74]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a74                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[75]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a75                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[76]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a76                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[77]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a77                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[78]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a78                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[79]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a79                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[80]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a80                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[81]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a81                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[82]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a82                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[83]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a83                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[84]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a84                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[85]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a85                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[86]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a86                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[87]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a87                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[88]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a88                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[89]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a89                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[90]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a90                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[91]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a91                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[92]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a92                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[93]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a93                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[94]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a94                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[95]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a95                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[96]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a96                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[97]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a97                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[98]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a98                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[99]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a99                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[100]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a100                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[101]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a101                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[102]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a102                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[103]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a103                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[104]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a104                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[105]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a105                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[106]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a106                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[107]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a107                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[108]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a108                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[109]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a109                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[110]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a110                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[111]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a111                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[112]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a112                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[113]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a113                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[114]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a114                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[115]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a115                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[116]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a116                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[117]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a117                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[118]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a118                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[119]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a119                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[120]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a120                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[121]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a121                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[122]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a122                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[123]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a123                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[124]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a124                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[125]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a125                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[126]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a126                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[127]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a127                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[128]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a128                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[129]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a129                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[130]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a130                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[131]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a131                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[132]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a132                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[133]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a133                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[134]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a134                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[135]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a135                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[136]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a136                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[137]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a137                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[138]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a138                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[139]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a139                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[140]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a140                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[141]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a141                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[142]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a142                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[143]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a143                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[144]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a144                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[145]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a145                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[146]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a146                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[147]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a147                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[148]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a148                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[149]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a149                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[150]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a150                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[151]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a151                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[152]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a152                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[153]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a153                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[154]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a154                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[155]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a155                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[156]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a156                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[157]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a157                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[158]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a158                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[159]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a159                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[160]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a160                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[161]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a161                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[162]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a162                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[163]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a163                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[164]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a164                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[165]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a165                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[166]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a166                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[167]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a167                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[168]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a168                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[169]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a169                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[170]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a170                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[171]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a171                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[172]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a172                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[173]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a173                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[174]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a174                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[175]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a175                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[176]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a176                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[177]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a177                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[178]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a178                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[179]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a179                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[180]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a180                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[181]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a181                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[182]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a182                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[183]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a183                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[184]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a184                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[185]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a185                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[186]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a186                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[187]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a187                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[188]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a188                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[189]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a189                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[190]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a190                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[191]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a191                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[192]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a192                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[193]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a193                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[194]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a194                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[195]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a195                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[196]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a196                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[197]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a197                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[198]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a198                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[199]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a199                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[200]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a200                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[201]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a201                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[202]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a202                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[203]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a203                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[204]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a204                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[205]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a205                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[206]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a206                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[207]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a207                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[208]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a208                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[209]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a209                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[210]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a210                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[211]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a211                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[212]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a212                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[213]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a213                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[214]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a214                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[215]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a215                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[216]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a216                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[217]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a217                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[218]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a218                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[219]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a219                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[220]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a220                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[221]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a221                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[222]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a222                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[223]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a223                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[224]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a224                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[225]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a225                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[226]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a226                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[227]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a227                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[228]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a228                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[229]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a229                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[230]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a230                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[231]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a231                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[232]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a232                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[233]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a233                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[234]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a234                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[235]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a235                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[236]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a236                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[237]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a237                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[238]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a238                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[239]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a239                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[240]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a240                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[241]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a241                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[242]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a242                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[243]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a243                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[244]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a244                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[245]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a245                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[246]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a246                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[247]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a247                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[248]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a248                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[249]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a249                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[250]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a250                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[251]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a251                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[252]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a252                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[253]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a253                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[254]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a254                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[255]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ram_block1a255                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[0]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[1]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[2]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[3]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[4]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[5]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[6]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[6]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[7]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[8]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[8]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[9]                                                                                                                                                                                                                                                                                            ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[10]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[11]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[12]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[13]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[13]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[14]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[14]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[15]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[15]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[16]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[16]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[17]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[18]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[18]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[19]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[20]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[20]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[21]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[22]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[22]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[23]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[23]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[24]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[24]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[25]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[25]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[26]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[26]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[27]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[27]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[28]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[28]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[29]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[29]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[30]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[30]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[31]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[31]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[32]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[32]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[33]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[33]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[34]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[34]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[35]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[35]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[36]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[36]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[37]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[37]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[38]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[39]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[40]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[41]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[41]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[42]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[43]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[43]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[44]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[45]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[45]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[46]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[46]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[47]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[47]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[48]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[49]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[50]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[50]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[51]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[51]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[52]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[52]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[53]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[53]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[54]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[54]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[55]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[55]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[56]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[56]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[57]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[57]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[58]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[58]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[59]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[59]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[60]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[60]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[61]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[61]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[62]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[62]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[63]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|q_a[63]                                                                                                                                                                                                                                                                                           ; PORTADATAOUT             ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[23]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[27]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]~DUPLICATE                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]~DUPLICATE                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[24]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[24]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][10]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][10]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][18]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][18]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][16]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][16]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][27]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][27]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[12]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[14]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[18]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|enable                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|enable~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[16]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[16]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|read                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|read~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[2]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[10]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[10]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[15]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[15]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[16]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[16]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[18]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[18]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[20]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.ENDING                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.ENDING~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[2]                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[2]~DUPLICATE                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[5] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[5]~DUPLICATE ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[4]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[4]~DUPLICATE                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[5]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[8]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[8]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[13]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[13]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[29]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[29]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[10]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[10]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[12]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[12]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[15]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[15]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[18]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[18]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[19]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[19]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[8]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[8]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[10]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[10]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[13]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[13]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[9]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[9]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[18]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[18]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[26]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[26]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[27]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[27]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[28]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[28]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[5]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[5]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[7]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[7]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[11]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[13]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][4]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][6]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][6]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][7]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][8]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][12]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][13]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][16]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][16]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][17]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][17]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][22]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][22]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][28]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|count_reg[0][28]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[7]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[9]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[11]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[11]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[3]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[4]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[5]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[4]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][3]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][6]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][6]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][10]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][10]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][13]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][13]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_sync|data_out_sync1[1][0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_sync|data_out_sync1[1][0]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.FINISH_FRAME                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.FINISH_FRAME~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.IDLE                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.IDLE~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.STOPPING                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.STOPPING~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.SYNCHED                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.SYNCHED~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int.WAIT_FOR_SYNCH~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|arguments_reg[0][0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|arguments_reg[0][0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.INIT__DISCARD_PACKET                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.INIT__DISCARD_PACKET~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__IDLE                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__IDLE~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__INSERT_STREAM_MARKER                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__INSERT_STREAM_MARKER~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.SEND_PACKET                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.SEND_PACKET~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[1]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET_SOP                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET_SOP~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[14]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[14]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[5]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[6]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[11]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[11]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[12]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[12]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[13]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[13]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.IDLE                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.IDLE~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_USER_PACKET                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_USER_PACKET~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_AF                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_AF~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][263]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][263]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[259]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[259]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[266]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[266]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[267]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[267]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[269]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[269]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[271]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[271]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[272]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[272]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[280]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[280]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[284]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[284]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[286]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[286]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[153]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[153]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[132]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[132]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[225]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[225]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[256]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[256]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[258]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[258]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[259]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[259]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[260]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[260]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[261]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[261]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[262]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[262]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[263]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[263]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[269]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[269]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[272]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[272]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[273]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[273]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[275]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[275]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[276]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[276]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[277]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[277]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[279]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[279]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[280]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[280]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[281]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[281]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[282]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[282]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[283]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[283]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[284]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[284]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[286]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[286]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[4]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[4]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[7]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[7]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[8]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[8]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[10]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[10]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[12]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[13]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[13]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[15]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[15]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[20]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[20]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[21]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[21]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[31]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[31]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[7]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[8]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[9]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_begintransfer                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|p0_use_reg~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:interrupt_latency_counter_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:interrupt_latency_counter_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[34]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[34]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[11]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[27]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[27]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[41]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[41]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[42]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[107]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[107]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[11]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[17]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[19]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[28]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[28]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core|data1[4]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[65]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_ram_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                                                  ;                                             ;              ; CV_FPGA_1V8_CSI_MCLK                                                                         ; PIN_W12       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_CLK_N                                                                       ; PIN_U17       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_CLK_N_LP                                                                    ; PIN_Y21       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_CLK_P                                                                       ; PIN_V16       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_CLK_P_LP                                                                    ; PIN_AA21      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D0_N                                                                        ; PIN_W18       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D0_N_LP                                                                     ; PIN_AA22      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D0_P                                                                        ; PIN_V17       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D0_P_LP                                                                     ; PIN_AB22      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D1_N                                                                        ; PIN_V19       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D1_N_LP                                                                     ; PIN_W21       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D1_P                                                                        ; PIN_U18       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; CV_FPGA_MIPI_CSI_D1_P_LP                                                                     ; PIN_V20       ; QSF Assignment             ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_1V8_CSI_MCLK                                                                         ; 1.8 V         ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_CLK_N                                                                       ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_CLK_N_LP                                                                    ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_CLK_P                                                                       ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_CLK_P_LP                                                                    ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D0_N                                                                        ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D0_N_LP                                                                     ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D0_P                                                                        ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D0_P_LP                                                                     ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D1_N                                                                        ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D1_N_LP                                                                     ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D1_P                                                                        ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_FPGA_MIPI_CSI_D1_P_LP                                                                     ; LVDS          ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_HPS_1V8_UART0_RX_via_TRACE_D0                                                             ; 1.8 V         ; QSF Assignment             ;
; I/O Standard                                              ; ghrd_top                                    ;              ; CV_HPS_1V8_UART0_TX_via_TRACE_D1                                                             ; 1.8 V         ; QSF Assignment             ;
; PLL Compensation Mode                                     ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                                ; DIRECT        ; QSF Assignment             ;
; PLL Compensation Mode                                     ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]       ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]       ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]      ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]      ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                  ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                             ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; ghrd_top                                    ;              ; hps_0|hps_io|border|hps_sdram_inst                                                           ; ON            ; QSF Assignment             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19153 ) ; 0.00 % ( 0 / 19153 )       ; 0.00 % ( 0 / 19153 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19153 ) ; 0.00 % ( 0 / 19153 )       ; 0.00 % ( 0 / 19153 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 18255 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 295 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 564 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 39 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/cv_chameleon96-ghrd/output_files/soc_system.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,741 / 41,910        ; 14 %  ;
; ALMs needed [=A-B+C]                                        ; 5,741                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,167 / 41,910        ; 17 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,000                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,774                 ;       ;
;         [c] ALMs used for registers                         ; 3,393                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,471 / 41,910        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 18                    ;       ;
;         [c] Due to LAB input limits                         ; 27                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,052 / 4,191         ; 25 %  ;
;     -- Logic LABs                                           ; 1,052                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 6,456                 ;       ;
;     -- 7 input functions                                    ; 219                   ;       ;
;     -- 6 input functions                                    ; 1,181                 ;       ;
;     -- 5 input functions                                    ; 804                   ;       ;
;     -- 4 input functions                                    ; 1,373                 ;       ;
;     -- <=3 input functions                                  ; 2,879                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 4,750                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 11,464                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 10,785 / 83,820       ; 13 %  ;
;         -- Secondary logic registers                        ; 679 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 10,982                ;       ;
;         -- Routing optimization registers                   ; 482                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 160 / 205             ; 78 %  ;
;     -- Clock pins                                           ; 6 / 6                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 136                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 1 / 1 ( 100 % )       ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 4 / 4 ( 100 % )       ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 2 / 2 ( 100 % )       ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 2 / 2 ( 100 % )       ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 31 / 553              ; 6 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 181,088 / 5,662,720   ; 3 %   ;
; Total block memory implementation bits                      ; 317,440 / 5,662,720   ; 6 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 6.3% / 6.3% / 6.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 31.3% / 31.4% / 30.8% ;       ;
; Maximum fan-out                                             ; 7073                  ;       ;
; Highest non-global fan-out                                  ; 2753                  ;       ;
; Total fan-out                                               ; 81801                 ;       ;
; Average fan-out                                             ; 3.48                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                           ;
+-------------------------------------------------------------+------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5631 / 41910 ( 13 % )  ; 110 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5631                   ; 110                   ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7043 / 41910 ( 17 % )  ; 124 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1962                   ; 38                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1707                   ; 67                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 3374                   ; 19                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1457 / 41910 ( 3 % )   ; 14 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 18                     ; 0                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 27                     ; 0                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1039 / 4191 ( 25 % )   ; 20 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )                      ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1039                   ; 20                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 6275                   ; 181                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 214                    ; 5                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 1147                   ; 34                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 767                    ; 37                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1348                   ; 25                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 2799                   ; 80                    ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 4740                   ; 10                    ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 10671 / 83820 ( 13 % ) ; 114 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 673 / 83820 ( < 1 % )  ; 6 / 83820 ( < 1 % )   ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 10868                  ; 114                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 476                    ; 6                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 86                     ; 0                     ; 71                                    ; 3                              ;
; I/O registers                                               ; 48                     ; 0                     ; 88                                    ; 0                              ;
; Total block memory bits                                     ; 181088                 ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 317440                 ; 0                     ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 31 / 553 ( 5 % )       ; 0 / 553 ( 0 % )       ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                       ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )      ; 116 / 1325 ( 8 % )                    ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 16 / 400 ( 4 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 45 / 400 ( 11 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )       ; 20 / 425 ( 4 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 2 / 25 ( 8 % )                        ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 2 / 25 ( 8 % )                        ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )      ; 62 / 1300 ( 4 % )                     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 20 / 400 ( 5 % )                      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 2 / 25 ( 8 % )                        ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 3 / 400 ( < 1 % )                     ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )        ; 4 / 36 ( 11 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )       ; 16 / 175 ( 9 % )                      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 16 / 400 ( 4 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 2 / 25 ( 8 % )                        ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 3 / 4 ( 75 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                       ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS loan I/O interface                                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                         ; 1 / 4 ( 25 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                         ; 1 / 2 ( 50 % )                 ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 16 / 400 ( 4 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 2 / 25 ( 8 % )                        ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Connections                                                 ;                        ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 13014                  ; 205                   ; 206                                   ; 612                            ;
;     -- Registered Input Connections                         ; 11802                  ; 128                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 586                    ; 802                   ; 163                                   ; 12486                          ;
;     -- Registered Output Connections                        ; 521                    ; 797                   ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 80171                  ; 1947                  ; 3343                                  ; 13171                          ;
;     -- Registered Connections                               ; 50081                  ; 1552                  ; 50                                    ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; External Connections                                        ;                        ;                       ;                                       ;                                ;
;     -- Top                                                  ; 10                     ; 831                   ; 38                                    ; 12721                          ;
;     -- sld_hub:auto_hub                                     ; 831                    ; 4                     ; 0                                     ; 172                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 38                     ; 0                     ; 130                                   ; 201                            ;
;     -- hard_block:auto_generated_inst                       ; 12721                  ; 172                   ; 201                                   ; 4                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 132                    ; 147                   ; 141                                   ; 616                            ;
;     -- Output Ports                                         ; 95                     ; 164                   ; 104                                   ; 597                            ;
;     -- Bidir Ports                                          ; 72                     ; 0                     ; 65                                    ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 105                   ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 18                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 34                    ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 115                   ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 120                   ; 0                                     ; 20                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 111                   ; 0                                     ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CV_FPGA_1V8_BT_HOST_WAKE              ; AB12  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_FPGA_1V8_I2S2_RXD                  ; Y16   ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_FPGA_1V8_I2S3_RXD                  ; A5    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_FPGA_1V8_RF_UART_CTS               ; AB17  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_FPGA_1V8_RF_UART_RXD               ; AB14  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_1V8_SPIM0_MISO                 ; A20   ; 7A       ; 77           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_1V8_SPIM1_MISO_via_CAN0_RX     ; B14   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_1V8_UART0_RX                   ; A16   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_1V8_UART1_CTS_via_FPGA         ; C6    ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_1V8_UART1_RX_via_FPGA          ; Y13   ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.8 V           ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK ; H9    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_3V3_USB1_DIR_via_RGMII0_RXD2   ; B8    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CV_HPS_3V3_USB1_NXT_via_RGMII0_RXD3   ; E6    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin                      ; D21   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; CV_FPGA_1V8_I2S1_MCLK               ; V11   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S1_TXC                ; W11   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S1_TXD                ; AA11  ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S1_TXFS               ; V9    ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S2_TXC                ; AA13  ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S2_TXD                ; Y15   ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S2_TXFS               ; AB13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S3_TXC                ; F5    ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S3_TXD                ; A6    ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_I2S3_TXFS               ; E5    ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_CLK                 ; AB10  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT10               ; AB5   ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT11               ; AA5   ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT12               ; AA8   ; 3B       ; 40           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT13               ; AB8   ; 3B       ; 40           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT14               ; AB9   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT15               ; Y11   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT19               ; W6    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT20               ; Y5    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT21               ; AB7   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT22               ; AA7   ; 3A       ; 6            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT23               ; AA6   ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT3                ; W8    ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT4                ; W7    ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT5                ; V6    ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT6                ; V5    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_DAT7                ; U6    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_ENABLE              ; Y8    ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_HSYNC               ; V10   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_LCD_VSYNC               ; V7    ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_RF_SD_CLK               ; AB20  ; 4A       ; 56           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_RF_UART_RTS             ; AA16  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_FPGA_1V8_RF_UART_TXD             ; AA15  ; 4A       ; 54           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_SPIM0_CLK                ; A21   ; 7A       ; 77           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_SPIM0_MOSI               ; A22   ; 7A       ; 77           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_SPIM0_SS0                ; D14   ; 7A       ; 76           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_SPIM1_CLK_via_I2C0_SDA   ; A15   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_SPIM1_MOSI_via_I2C0_SCL  ; A18   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_SPIM1_SS0_via_CAN0_TX    ; A17   ; 7A       ; 74           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_UART0_TX                 ; E13   ; 7A       ; 76           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_UART1_RTS_via_FPGA       ; C5    ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_1V8_UART1_TX_via_FPGA        ; W14   ; 4A       ; 56           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_2V5_GPIO_LED_RF1_via_FPGA    ; Y19   ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_2V5_GPIO_LED_RF2_via_FPGA    ; Y20   ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_3V3_SDMMC_CLK                ; E9    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CV_HPS_3V3_USB1_STP_via_RGMII0_RXD1 ; B7    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]                     ; L21   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[10]                    ; F22   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[11]                    ; E19   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[12]                    ; E20   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[13]                    ; E21   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[1]                     ; J22   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[2]                     ; J21   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[3]                     ; H20   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[4]                     ; H17   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[5]                     ; G19   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[6]                     ; H22   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[7]                     ; H21   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[8]                     ; C22   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[9]                     ; B22   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[0]                    ; G22   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[1]                    ; G20   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[2]                    ; G18   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cas_n                    ; F20   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck                       ; K15   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck_n                     ; J14   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cke                      ; T21   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cs_n                     ; H15   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[0]                    ; M22   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[1]                    ; T22   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_odt                      ; L20   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ras_n                    ; F21   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_reset_n                  ; W22   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_we_n                     ; D22   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CV_FPGA_1V8_RF_SD_CMD                 ; AB18  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; CV_FPGA_1V8_RF_SD_DATA0               ; Y14   ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; CV_FPGA_1V8_RF_SD_DATA1               ; AB19  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; CV_FPGA_1V8_RF_SD_DATA2               ; AA18  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; CV_FPGA_1V8_RF_SD_DATA3               ; AB15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; CV_HPS_1V8_GPIO14_via_NAND_ALE        ; J11   ; 7B       ; 71           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[81] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO15_via_NAND_CE         ; J12   ; 7B       ; 71           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO16_via_NAND_CLE        ; J9    ; 7B       ; 71           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO17_via_NAND_RE         ; D13   ; 7B       ; 71           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO18_via_NAND_RB         ; H12   ; 7B       ; 69           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO19_via_NAND_DQ0        ; B13   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO22_via_NAND_DQ3        ; H11   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[83] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO23_via_NAND_DQ4        ; A13   ; 7B       ; 68           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO24_via_NAND_DQ5        ; G12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO25_via_NAND_DQ6        ; G10   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[85] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO26_via_NAND_DQ7        ; E11   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO27_via_NAND_WP         ; A12   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[57] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO28_via_NAND_WE         ; B12   ; 7B       ; 66           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[59] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO29_via_QSPI_IO0        ; D11   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[61] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO30_via_QSPI_IO1        ; D12   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[63] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO31_via_QSPI_IO2        ; F10   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[65] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO32_via_QSPI_IO3        ; F11   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[87] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO33_via_QSPI_SS0        ; A11   ; 7B       ; 63           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[67] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO34_via_QSPI_CLK        ; C11   ; 7B       ; 60           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[69] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO48_via_TRACE_CLK       ; B15   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[75] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO53_via_TRACE_D4        ; C19   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[77] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_GPIO54_via_TRACE_D5        ; C14   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[79] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_1V8_I2C0_SCL_via_TRACE_D7      ; B20   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; CV_HPS_1V8_I2C0_SDA_via_TRACE_D6      ; B19   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; CV_HPS_1V8_I2C1_SCL_via_TRACE_D3      ; F13   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; CV_HPS_1V8_I2C1_SDA_via_TRACE_D2      ; C20   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; CV_HPS_1V8_I2C2_SCL_via_FPGA          ; U7    ; 3A       ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_clk[0] (inverted)                                                                                                                                                                                                                                             ;
; CV_HPS_1V8_I2C2_SDA_via_FPGA          ; U10   ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_data[0] (inverted)                                                                                                                                                                                                                                            ;
; CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2      ; C12   ; 7B       ; 69           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                        ;
; CV_HPS_1V8_I2C3_SDA_via_NAND_DQ1      ; H10   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[34]                                                                                                                                                                                                                                        ;
; CV_HPS_3V3_GPIO0_via_RGMII0_TX_CLK    ; H7    ; 7D       ; 54           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_GPIO37_via_SDMMC_PWREN     ; E8    ; 7C       ; 58           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[71] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_GPIO44_via_SDMMC_FB_CLK_IN ; C10   ; 7C       ; 55           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[73] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_GPIO9_via_RGMII0_TX_CTL    ; D7    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_SDMMC_CMD                  ; G9    ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; CV_HPS_3V3_SDMMC_D0                   ; B10   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; CV_HPS_3V3_SDMMC_D1                   ; A10   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; CV_HPS_3V3_SDMMC_D2                   ; F8    ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; CV_HPS_3V3_SDMMC_D3                   ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; CV_HPS_3V3_USB1_D0_via_RGMII0_TXD0    ; F7    ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_USB1_D1_via_RGMII0_TXD1    ; G7    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_USB1_D2_via_RGMII0_TXD2    ; A8    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_USB1_D3_via_RGMII0_TXD3    ; D8    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_USB1_D4_via_RGMII0_RXD0    ; F6    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_USB1_D5_via_RGMII0_MDIO    ; A7    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_USB1_D6_via_RGMII0_MDC     ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; CV_HPS_3V3_USB1_D7_via_RGMII0_RX_CTL  ; H6    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]                      ; J18   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]                     ; N21   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]                     ; N20   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]                     ; L16   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]                     ; L18   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]                     ; P22   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]                     ; P21   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[1]                      ; J19   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[2]                      ; M20   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[3]                      ; K21   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]                      ; K18   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]                      ; K16   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]                      ; L22   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]                      ; N22   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]                      ; K20   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]                      ; K19   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]                     ; L15   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]                     ; M14   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0]                   ; K14   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1]                   ; M13   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 1.8V          ; --           ; 2.5V          ;
; 3B       ; 6 / 6 ( 100 % )   ; 1.8V          ; --           ; 2.5V          ;
; 4A       ; 21 / 22 ( 95 % )  ; 1.8V          ; --           ; 2.5V          ;
; 5A       ; 2 / 16 ( 13 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 1 / 23 ( 4 % )    ; 1.5V          ; --           ; 2.5V          ;
; 6A       ; 47 / 52 ( 90 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 17 / 19 ( 89 % )  ; 1.8V          ; --           ; 2.5V          ;
; 7B       ; 21 / 21 ( 100 % ) ; 1.8V          ; --           ; 2.5V          ;
; 7C       ; 8 / 8 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 1.8V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                           ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                        ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ; 543        ; 9A             ; ^MSEL2                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 542        ; 9A             ; ^nCE                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 539        ; 9A             ; ^CONF_DONE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 465        ; 8A             ; CV_FPGA_1V8_I2S3_RXD                  ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 463        ; 8A             ; CV_FPGA_1V8_I2S3_TXD                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A7       ; 448        ; 7D             ; CV_HPS_3V3_USB1_D5_via_RGMII0_MDIO    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 445        ; 7D             ; CV_HPS_3V3_USB1_D2_via_RGMII0_TXD2    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ;            ; 7D             ; VCCIO7D_HPS                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A10      ; 433        ; 7C             ; CV_HPS_3V3_SDMMC_D1                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ; 425        ; 7B             ; CV_HPS_1V8_GPIO33_via_QSPI_SS0        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 419        ; 7B             ; CV_HPS_1V8_GPIO27_via_NAND_WP         ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 415        ; 7B             ; CV_HPS_1V8_GPIO23_via_NAND_DQ4        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A15      ; 401        ; 7A             ; CV_HPS_1V8_SPIM1_CLK_via_I2C0_SDA     ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 399        ; 7A             ; CV_HPS_1V8_UART0_RX                   ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 404        ; 7A             ; CV_HPS_1V8_SPIM1_SS0_via_CAN0_TX      ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 402        ; 7A             ; CV_HPS_1V8_SPIM1_MOSI_via_I2C0_SCL    ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ;            ; 7A             ; VCCIO7A_HPS                           ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; A20      ; 397        ; 7A             ; CV_HPS_1V8_SPIM0_MISO                 ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 395        ; 7A             ; CV_HPS_1V8_SPIM0_CLK                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 396        ; 7A             ; CV_HPS_1V8_SPIM0_MOSI                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA1      ; 43         ; 3A             ; ^nCSO, DATA4                          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA2      ; 49         ; 3A             ; ^AS_DATA1, DATA1                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA3      ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 55         ; 3A             ; CV_FPGA_1V8_LCD_DAT11                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA6      ; 59         ; 3A             ; CV_FPGA_1V8_LCD_DAT23                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA7      ; 61         ; 3A             ; CV_FPGA_1V8_LCD_DAT22                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 130        ; 3B             ; CV_FPGA_1V8_LCD_DAT12                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B             ; VREFB3BN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA11     ; 132        ; 4A             ; CV_FPGA_1V8_I2S1_TXD                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 139        ; 4A             ; CV_FPGA_1V8_I2S2_TXC                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA15     ; 143        ; 4A             ; CV_FPGA_1V8_RF_UART_TXD               ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 142        ; 4A             ; CV_FPGA_1V8_RF_UART_RTS               ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 190        ; 4A             ; CV_FPGA_1V8_RF_SD_DATA2               ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A             ; VREFB4AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA21     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA22     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 45         ; 3A             ; ^AS_DATA3, DATA3                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB3      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ;            ; 3A             ; VREFB3AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 53         ; 3A             ; CV_FPGA_1V8_LCD_DAT10                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB6      ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; AB7      ; 57         ; 3A             ; CV_FPGA_1V8_LCD_DAT21                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 128        ; 3B             ; CV_FPGA_1V8_LCD_DAT13                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ; 126        ; 3B             ; CV_FPGA_1V8_LCD_DAT14                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB10     ; 124        ; 3B             ; CV_FPGA_1V8_LCD_CLK                   ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB12     ; 135        ; 4A             ; CV_FPGA_1V8_BT_HOST_WAKE              ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 133        ; 4A             ; CV_FPGA_1V8_I2S2_TXFS                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ; 137        ; 4A             ; CV_FPGA_1V8_RF_UART_RXD               ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB15     ; 141        ; 4A             ; CV_FPGA_1V8_RF_SD_DATA3               ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; AB17     ; 140        ; 4A             ; CV_FPGA_1V8_RF_UART_CTS               ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ; 188        ; 4A             ; CV_FPGA_1V8_RF_SD_CMD                 ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB19     ; 147        ; 4A             ; CV_FPGA_1V8_RF_SD_DATA1               ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB20     ; 145        ; 4A             ; CV_FPGA_1V8_RF_SD_CLK                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB21     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB22     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ; 545        ; 9A             ; ^nCONFIG                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ; 541        ; 9A             ; ^nSTATUS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 538        ; 9A             ; ^MSEL0                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B5       ;            ; 8A             ; VREFB8AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B7       ; 453        ; 7D             ; CV_HPS_3V3_USB1_STP_via_RGMII0_RXD1   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ; 454        ; 7D             ; CV_HPS_3V3_USB1_DIR_via_RGMII0_RXD2   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; CV_HPS_3V3_SDMMC_D3                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ; 432        ; 7C             ; CV_HPS_3V3_SDMMC_D0                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B12      ; 420        ; 7B             ; CV_HPS_1V8_GPIO28_via_NAND_WE         ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 411        ; 7B             ; CV_HPS_1V8_GPIO19_via_NAND_DQ0        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ; 403        ; 7A             ; CV_HPS_1V8_SPIM1_MISO_via_CAN0_RX     ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ; 386        ; 7A             ; CV_HPS_1V8_GPIO48_via_TRACE_CLK       ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ;            ; 7A             ; VCCIO7A_HPS                           ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; B17      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS                   ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 376        ; 7A             ; ^HPS_TDO                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 393        ; 7A             ; CV_HPS_1V8_I2C0_SDA_via_TRACE_D6      ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ; 394        ; 7A             ; CV_HPS_1V8_I2C0_SCL_via_TRACE_D7      ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B22      ; 362        ; 6A             ; memory_mem_a[9]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ; 547        ; 9A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 546        ; 9A             ; ^MSEL4                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 544        ; 9A             ; ^MSEL3                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 476        ; 8A             ; CV_HPS_1V8_UART1_RTS_via_FPGA         ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 474        ; 8A             ; CV_HPS_1V8_UART1_CTS_via_FPGA         ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; CV_HPS_3V3_USB1_D6_via_RGMII0_MDC     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C9       ;            ; 7D             ; VCCPD7D_HPS                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C10      ; 438        ; 7C             ; CV_HPS_3V3_GPIO44_via_SDMMC_FB_CLK_IN ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ; 426        ; 7B             ; CV_HPS_1V8_GPIO34_via_QSPI_CLK        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C12      ; 413        ; 7B             ; CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2      ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ;            ; 7B             ; VCCIO7B_HPS                           ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; C14      ; 392        ; 7A             ; CV_HPS_1V8_GPIO54_via_TRACE_D5        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 384        ; 7A             ; ^HPS_CLK1                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C19      ; 391        ; 7A             ; CV_HPS_1V8_GPIO53_via_TRACE_D4        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 389        ; 7A             ; CV_HPS_1V8_I2C1_SDA_via_TRACE_D2      ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C22      ; 360        ; 6A             ; memory_mem_a[8]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ; --             ; VCCBAT                                ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D3       ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D4       ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; D5       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; D6       ;            ; 8A             ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ; 451        ; 7D             ; CV_HPS_3V3_GPIO9_via_RGMII0_TX_CTL    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ; 446        ; 7D             ; CV_HPS_3V3_USB1_D3_via_RGMII0_TXD3    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ;            ; 7C             ; VCCIO7C_HPS                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D11      ; 421        ; 7B             ; CV_HPS_1V8_GPIO29_via_QSPI_IO0        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 422        ; 7B             ; CV_HPS_1V8_GPIO30_via_QSPI_IO1        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ; 409        ; 7B             ; CV_HPS_1V8_GPIO17_via_NAND_RE         ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D14      ; 398        ; 7A             ; CV_HPS_1V8_SPIM0_SS0                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D16      ;            ; --             ; VCCRSTCLK_HPS                         ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; D17      ; 378        ; 7A             ; ^HPS_TMS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D18      ; 374        ; 7A             ; ^HPS_nRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D19      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D21      ; 371        ; 6A             ; memory_oct_rzqin                      ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D22      ; 369        ; 6A             ; memory_mem_we_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 540        ; 9A             ; ^MSEL1                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 460        ; 8A             ; CV_FPGA_1V8_I2S3_TXFS                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 455        ; 7D             ; CV_HPS_3V3_USB1_NXT_via_RGMII0_RXD3   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E7       ;            ; 7D             ; VCCIO7D_HPS                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 431        ; 7C             ; CV_HPS_3V3_GPIO37_via_SDMMC_PWREN     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ; 439        ; 7C             ; CV_HPS_3V3_SDMMC_CLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ;            ; 7C             ; VCCPD7C_HPS                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 418        ; 7B             ; CV_HPS_1V8_GPIO26_via_NAND_DQ7        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ; 400        ; 7A             ; CV_HPS_1V8_UART0_TX                   ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 385        ; 7A             ; ^HPS_CLK2                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E15      ; 375        ; 7A             ; ^HPS_nPOR                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E16      ;            ; --             ; VCC_AUX_SHARED                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E17      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; E19      ; 363        ; 6A             ; memory_mem_a[11]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E20      ; 365        ; 6A             ; memory_mem_a[12]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E21      ; 367        ; 6A             ; memory_mem_a[13]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E22      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 458        ; 8A             ; CV_FPGA_1V8_I2S3_TXC                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 447        ; 7D             ; CV_HPS_3V3_USB1_D4_via_RGMII0_RXD0    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 443        ; 7D             ; CV_HPS_3V3_USB1_D0_via_RGMII0_TXD0    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ; 440        ; 7C             ; CV_HPS_3V3_SDMMC_D2                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F10      ; 423        ; 7B             ; CV_HPS_1V8_GPIO31_via_QSPI_IO2        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 424        ; 7B             ; CV_HPS_1V8_GPIO32_via_QSPI_IO3        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 7B             ; VCCPD7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 390        ; 7A             ; CV_HPS_1V8_I2C1_SCL_via_TRACE_D3      ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F15      ; 382        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F16      ; 381        ; 7A             ; ^HPS_TDI                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 373        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ; --             ; VCCPLL_HPS                            ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F20      ; 357        ; 6A             ; memory_mem_cas_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F21      ; 359        ; 6A             ; memory_mem_ras_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F22      ; 361        ; 6A             ; memory_mem_a[10]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 444        ; 7D             ; CV_HPS_3V3_USB1_D1_via_RGMII0_TXD1    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G9       ; 430        ; 7C             ; CV_HPS_3V3_SDMMC_CMD                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G10      ; 417        ; 7B             ; CV_HPS_1V8_GPIO25_via_NAND_DQ6        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ;            ; 7B             ; VCCIO7B_HPS                           ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; G12      ; 416        ; 7B             ; CV_HPS_1V8_GPIO24_via_NAND_DQ5        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ;            ; 7A             ; VCCPD7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G14      ; 383        ; 7A             ; ^HPS_PORSEL                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G15      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G17      ; 372        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G18      ; 354        ; 6A             ; memory_mem_ba[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G19      ; 346        ; 6A             ; memory_mem_a[5]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G20      ; 352        ; 6A             ; memory_mem_ba[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G21      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 353        ; 6A             ; memory_mem_ba[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 450        ; 7D             ; CV_HPS_3V3_USB1_D7_via_RGMII0_RX_CTL  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H7       ; 442        ; 7D             ; CV_HPS_3V3_GPIO0_via_RGMII0_TX_CLK    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; H9       ; 452        ; 7D             ; CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 412        ; 7B             ; CV_HPS_1V8_I2C3_SDA_via_NAND_DQ1      ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H11      ; 414        ; 7B             ; CV_HPS_1V8_GPIO22_via_NAND_DQ3        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H12      ; 410        ; 7B             ; CV_HPS_1V8_GPIO18_via_NAND_RB         ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H14      ; 380        ; 7A             ; ^HPS_TRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H15      ; 364        ; 6A             ; memory_mem_cs_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H16      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 344        ; 6A             ; memory_mem_a[4]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H18      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H19      ; 339        ; 6A             ; VREFB6AN0_HPS                         ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; H20      ; 347        ; 6A             ; memory_mem_a[3]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H21      ; 351        ; 6A             ; memory_mem_a[7]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H22      ; 349        ; 6A             ; memory_mem_a[6]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; RREF                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J9       ; 408        ; 7B             ; CV_HPS_1V8_GPIO16_via_NAND_CLE        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ; 406        ; 7B             ; CV_HPS_1V8_GPIO14_via_NAND_ALE        ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J12      ; 407        ; 7B             ; CV_HPS_1V8_GPIO15_via_NAND_CE         ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 379        ; 7A             ; ^HPS_TCK                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J14      ; 350        ; 6A             ; memory_mem_ck_n                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J15      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; J16      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J17      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ; 338        ; 6A             ; memory_mem_dq[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J19      ; 336        ; 6A             ; memory_mem_dq[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 345        ; 6A             ; memory_mem_a[2]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J22      ; 343        ; 6A             ; memory_mem_a[1]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K14      ; 334        ; 6A             ; memory_mem_dqs_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K15      ; 348        ; 6A             ; memory_mem_ck                         ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K16      ; 328        ; 6A             ; memory_mem_dq[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K18      ; 330        ; 6A             ; memory_mem_dq[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K19      ; 320        ; 6A             ; memory_mem_dq[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K20      ; 322        ; 6A             ; memory_mem_dq[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K21      ; 335        ; 6A             ; memory_mem_dq[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K22      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L6       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L13      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L15      ; 332        ; 6A             ; memory_mem_dqs[0]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L16      ; 314        ; 6A             ; memory_mem_dq[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L17      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L18      ; 312        ; 6A             ; memory_mem_dq[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L19      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L20      ; 333        ; 6A             ; memory_mem_odt                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L21      ; 341        ; 6A             ; memory_mem_a[0]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L22      ; 329        ; 6A             ; memory_mem_dq[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M7       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M10      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ; 318        ; 6A             ; memory_mem_dqs_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M14      ; 316        ; 6A             ; memory_mem_dqs[1]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M15      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M16      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M17      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M18      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M19      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ; 337        ; 6A             ; memory_mem_dq[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M21      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M22      ; 325        ; 6A             ; memory_mem_dm[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N6       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N13      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N14      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N15      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N16      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N19      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 319        ; 6A             ; memory_mem_dq[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 321        ; 6A             ; memory_mem_dq[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N22      ; 327        ; 6A             ; memory_mem_dq[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P7       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P8       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P12      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P14      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P16      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P21      ; 311        ; 6A             ; memory_mem_dq[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P22      ; 313        ; 6A             ; memory_mem_dq[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R6       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R8       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R15      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R18      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T7       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; NC                                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T14      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; 5A             ; VCCPD5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T17      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T20      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ; 315        ; 6A             ; memory_mem_cke                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T22      ; 309        ; 6A             ; memory_mem_dm[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 42         ; 3A             ; altera_reserved_tdo                   ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; U5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 58         ; 3A             ; CV_FPGA_1V8_LCD_DAT7                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 62         ; 3A             ; CV_HPS_1V8_I2C2_SCL_via_FPGA          ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 114        ; 3B             ; CV_HPS_1V8_I2C2_SDA_via_FPGA          ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U17      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U18      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U19      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; U21      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U22      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 44         ; 3A             ; altera_reserved_tms                   ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 50         ; 3A             ; ^DCLK                                 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V5       ; 56         ; 3A             ; CV_FPGA_1V8_LCD_DAT6                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V6       ; 66         ; 3A             ; CV_FPGA_1V8_LCD_DAT5                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V7       ; 60         ; 3A             ; CV_FPGA_1V8_LCD_VSYNC                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ; 67         ; 3A             ; CV_FPGA_1V8_I2S1_TXFS                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V10      ; 112        ; 3B             ; CV_FPGA_1V8_LCD_HSYNC                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 138        ; 4A             ; CV_FPGA_1V8_I2S1_MCLK                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V14      ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V15      ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V19      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V22      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 46         ; 3A             ; altera_reserved_tck                   ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; W4       ; 48         ; 3A             ; altera_reserved_tdi                   ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; W5       ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; W6       ; 54         ; 3A             ; CV_FPGA_1V8_LCD_DAT19                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W7       ; 64         ; 3A             ; CV_FPGA_1V8_LCD_DAT4                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W8       ; 65         ; 3A             ; CV_FPGA_1V8_LCD_DAT3                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 136        ; 4A             ; CV_FPGA_1V8_I2S1_TXC                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 146        ; 4A             ; CV_HPS_1V8_UART1_TX_via_FPGA          ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W16      ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W17      ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W19      ;            ; 5A             ; VREFB5AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 301        ; 6B             ; memory_mem_reset_n                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 47         ; 3A             ; ^AS_DATA2, DATA2                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y4       ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y5       ; 52         ; 3A             ; CV_FPGA_1V8_LCD_DAT20                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y6       ;            ; 3A             ; VCCPD3A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ; 63         ; 3A             ; CV_FPGA_1V8_LCD_ENABLE                ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y11      ; 134        ; 4A             ; CV_FPGA_1V8_LCD_DAT15                 ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; Y13      ; 160        ; 4A             ; CV_HPS_1V8_UART1_RX_via_FPGA          ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ; 144        ; 4A             ; CV_FPGA_1V8_RF_SD_DATA0               ; bidir  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 191        ; 4A             ; CV_FPGA_1V8_I2S2_TXD                  ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 189        ; 4A             ; CV_FPGA_1V8_I2S2_RXD                  ; input  ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y18      ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y19      ; 212        ; 5A             ; CV_HPS_2V5_GPIO_LED_RF1_via_FPGA      ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ; 214        ; 5A             ; CV_HPS_2V5_GPIO_LED_RF2_via_FPGA      ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y21      ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                      ;
+---------------------------------------+--------------------------------------+
; Pin Name                              ; Reason                               ;
+---------------------------------------+--------------------------------------+
; memory_mem_a[0]                       ; Missing slew rate                    ;
; memory_mem_a[1]                       ; Missing slew rate                    ;
; memory_mem_a[2]                       ; Missing slew rate                    ;
; memory_mem_a[3]                       ; Missing slew rate                    ;
; memory_mem_a[4]                       ; Missing slew rate                    ;
; memory_mem_a[5]                       ; Missing slew rate                    ;
; memory_mem_a[6]                       ; Missing slew rate                    ;
; memory_mem_a[7]                       ; Missing slew rate                    ;
; memory_mem_a[8]                       ; Missing slew rate                    ;
; memory_mem_a[9]                       ; Missing slew rate                    ;
; memory_mem_a[10]                      ; Missing slew rate                    ;
; memory_mem_a[11]                      ; Missing slew rate                    ;
; memory_mem_a[12]                      ; Missing slew rate                    ;
; memory_mem_a[13]                      ; Missing slew rate                    ;
; memory_mem_ba[0]                      ; Missing slew rate                    ;
; memory_mem_ba[1]                      ; Missing slew rate                    ;
; memory_mem_ba[2]                      ; Missing slew rate                    ;
; memory_mem_cke                        ; Missing slew rate                    ;
; memory_mem_cs_n                       ; Missing slew rate                    ;
; memory_mem_ras_n                      ; Missing slew rate                    ;
; memory_mem_cas_n                      ; Missing slew rate                    ;
; memory_mem_we_n                       ; Missing slew rate                    ;
; memory_mem_reset_n                    ; Missing slew rate                    ;
; memory_mem_odt                        ; Missing slew rate                    ;
; CV_HPS_3V3_SDMMC_CLK                  ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_STP_via_RGMII0_RXD1   ; Missing drive strength and slew rate ;
; CV_HPS_1V8_SPIM0_CLK                  ; Missing drive strength and slew rate ;
; CV_HPS_1V8_SPIM0_MOSI                 ; Missing drive strength and slew rate ;
; CV_HPS_1V8_SPIM0_SS0                  ; Missing drive strength and slew rate ;
; CV_HPS_1V8_SPIM1_CLK_via_I2C0_SDA     ; Missing drive strength and slew rate ;
; CV_HPS_1V8_SPIM1_MOSI_via_I2C0_SCL    ; Missing drive strength and slew rate ;
; CV_HPS_1V8_SPIM1_SS0_via_CAN0_TX      ; Missing drive strength and slew rate ;
; CV_HPS_1V8_UART0_TX                   ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_CLK                   ; Missing drive strength and slew rate ;
; CV_HPS_2V5_GPIO_LED_RF1_via_FPGA      ; Missing drive strength and slew rate ;
; CV_HPS_2V5_GPIO_LED_RF2_via_FPGA      ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_ENABLE                ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_HSYNC                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_VSYNC                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT23                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT22                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT21                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT20                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT19                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT15                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT14                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT13                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT12                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT11                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT10                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT7                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT6                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT5                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT4                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_LCD_DAT3                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S1_TXC                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S1_TXFS                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S1_TXD                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S1_MCLK                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_SD_CLK                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_UART_RTS               ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_UART_TXD               ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S2_TXC                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S2_TXD                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S2_TXFS                 ; Missing drive strength and slew rate ;
; CV_HPS_1V8_UART1_RTS_via_FPGA         ; Missing drive strength and slew rate ;
; CV_HPS_1V8_UART1_TX_via_FPGA          ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S3_TXC                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S3_TXD                  ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_I2S3_TXFS                 ; Missing drive strength and slew rate ;
; CV_HPS_3V3_SDMMC_CMD                  ; Missing drive strength and slew rate ;
; CV_HPS_3V3_SDMMC_D0                   ; Missing drive strength and slew rate ;
; CV_HPS_3V3_SDMMC_D1                   ; Missing drive strength and slew rate ;
; CV_HPS_3V3_SDMMC_D2                   ; Missing drive strength and slew rate ;
; CV_HPS_3V3_SDMMC_D3                   ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D0_via_RGMII0_TXD0    ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D1_via_RGMII0_TXD1    ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D2_via_RGMII0_TXD2    ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D3_via_RGMII0_TXD3    ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D4_via_RGMII0_RXD0    ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D5_via_RGMII0_MDIO    ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D6_via_RGMII0_MDC     ; Missing drive strength and slew rate ;
; CV_HPS_3V3_USB1_D7_via_RGMII0_RX_CTL  ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C0_SCL_via_TRACE_D7      ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C0_SDA_via_TRACE_D6      ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C1_SCL_via_TRACE_D3      ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C1_SDA_via_TRACE_D2      ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2      ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C3_SDA_via_NAND_DQ1      ; Missing drive strength and slew rate ;
; CV_HPS_3V3_GPIO0_via_RGMII0_TX_CLK    ; Missing drive strength and slew rate ;
; CV_HPS_3V3_GPIO9_via_RGMII0_TX_CTL    ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO14_via_NAND_ALE        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO15_via_NAND_CE         ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO16_via_NAND_CLE        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO17_via_NAND_RE         ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO18_via_NAND_RB         ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO19_via_NAND_DQ0        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO22_via_NAND_DQ3        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO23_via_NAND_DQ4        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO24_via_NAND_DQ5        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO25_via_NAND_DQ6        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO26_via_NAND_DQ7        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO27_via_NAND_WP         ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO28_via_NAND_WE         ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO29_via_QSPI_IO0        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO30_via_QSPI_IO1        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO31_via_QSPI_IO2        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO32_via_QSPI_IO3        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO33_via_QSPI_SS0        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO34_via_QSPI_CLK        ; Missing drive strength and slew rate ;
; CV_HPS_3V3_GPIO37_via_SDMMC_PWREN     ; Missing drive strength and slew rate ;
; CV_HPS_3V3_GPIO44_via_SDMMC_FB_CLK_IN ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO48_via_TRACE_CLK       ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO53_via_TRACE_D4        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_GPIO54_via_TRACE_D5        ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C2_SCL_via_FPGA          ; Missing drive strength and slew rate ;
; CV_HPS_1V8_I2C2_SDA_via_FPGA          ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_SD_CMD                 ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_SD_DATA0               ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_SD_DATA1               ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_SD_DATA2               ; Missing drive strength and slew rate ;
; CV_FPGA_1V8_RF_SD_DATA3               ; Missing drive strength and slew rate ;
; memory_mem_a[0]                       ; Missing location assignment          ;
; memory_mem_a[1]                       ; Missing location assignment          ;
; memory_mem_a[2]                       ; Missing location assignment          ;
; memory_mem_a[3]                       ; Missing location assignment          ;
; memory_mem_a[4]                       ; Missing location assignment          ;
; memory_mem_a[5]                       ; Missing location assignment          ;
; memory_mem_a[6]                       ; Missing location assignment          ;
; memory_mem_a[7]                       ; Missing location assignment          ;
; memory_mem_a[8]                       ; Missing location assignment          ;
; memory_mem_a[9]                       ; Missing location assignment          ;
; memory_mem_a[10]                      ; Missing location assignment          ;
; memory_mem_a[11]                      ; Missing location assignment          ;
; memory_mem_a[12]                      ; Missing location assignment          ;
; memory_mem_a[13]                      ; Missing location assignment          ;
; memory_mem_ba[0]                      ; Missing location assignment          ;
; memory_mem_ba[1]                      ; Missing location assignment          ;
; memory_mem_ba[2]                      ; Missing location assignment          ;
; memory_mem_ck                         ; Missing location assignment          ;
; memory_mem_ck_n                       ; Missing location assignment          ;
; memory_mem_cke                        ; Missing location assignment          ;
; memory_mem_cs_n                       ; Missing location assignment          ;
; memory_mem_ras_n                      ; Missing location assignment          ;
; memory_mem_cas_n                      ; Missing location assignment          ;
; memory_mem_we_n                       ; Missing location assignment          ;
; memory_mem_reset_n                    ; Missing location assignment          ;
; memory_mem_odt                        ; Missing location assignment          ;
; memory_mem_dm[0]                      ; Missing location assignment          ;
; memory_mem_dm[1]                      ; Missing location assignment          ;
; memory_mem_dq[0]                      ; Missing location assignment          ;
; memory_mem_dq[1]                      ; Missing location assignment          ;
; memory_mem_dq[2]                      ; Missing location assignment          ;
; memory_mem_dq[3]                      ; Missing location assignment          ;
; memory_mem_dq[4]                      ; Missing location assignment          ;
; memory_mem_dq[5]                      ; Missing location assignment          ;
; memory_mem_dq[6]                      ; Missing location assignment          ;
; memory_mem_dq[7]                      ; Missing location assignment          ;
; memory_mem_dq[8]                      ; Missing location assignment          ;
; memory_mem_dq[9]                      ; Missing location assignment          ;
; memory_mem_dq[10]                     ; Missing location assignment          ;
; memory_mem_dq[11]                     ; Missing location assignment          ;
; memory_mem_dq[12]                     ; Missing location assignment          ;
; memory_mem_dq[13]                     ; Missing location assignment          ;
; memory_mem_dq[14]                     ; Missing location assignment          ;
; memory_mem_dq[15]                     ; Missing location assignment          ;
; memory_mem_dqs[0]                     ; Missing location assignment          ;
; memory_mem_dqs[1]                     ; Missing location assignment          ;
; memory_mem_dqs_n[0]                   ; Missing location assignment          ;
; memory_mem_dqs_n[1]                   ; Missing location assignment          ;
; memory_oct_rzqin                      ; Missing location assignment          ;
+---------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
;                                                                                                                    ;                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                ;
;     -- PLL Type                                                                                                    ; Fractional PLL                                                                                                 ;
;     -- PLL Location                                                                                                ; FRACTIONALPLL_X89_Y1_N0                                                                                        ;
;     -- PLL Feedback clock type                                                                                     ; Global Clock                                                                                                   ;
;     -- PLL Bandwidth                                                                                               ; Auto                                                                                                           ;
;         -- PLL Bandwidth Range                                                                                     ; 1200000 to 600000 Hz                                                                                           ;
;     -- Reference Clock Frequency                                                                                   ; 50.0 MHz                                                                                                       ;
;     -- Reference Clock Sourced by                                                                                  ; Dedicated Pin                                                                                                  ;
;     -- PLL VCO Frequency                                                                                           ; 1485.000004 MHz                                                                                                ;
;     -- PLL Operation Mode                                                                                          ; Normal                                                                                                         ;
;     -- PLL Freq Min Lock                                                                                           ; 50.000000 MHz                                                                                                  ;
;     -- PLL Freq Max Lock                                                                                           ; 53.872053 MHz                                                                                                  ;
;     -- PLL Enable                                                                                                  ; On                                                                                                             ;
;     -- PLL Fractional Division                                                                                     ; 3006477451 / 4294967296                                                                                        ;
;     -- M Counter                                                                                                   ; 29                                                                                                             ;
;     -- N Counter                                                                                                   ; 1                                                                                                              ;
;     -- PLL Refclk Select                                                                                           ;                                                                                                                ;
;             -- PLL Refclk Select Location                                                                          ; PLLREFCLKSELECT_X89_Y7_N0                                                                                      ;
;             -- PLL Reference Clock Input 0 source                                                                  ; core_ref_clk                                                                                                   ;
;             -- PLL Reference Clock Input 1 source                                                                  ; ref_clk1                                                                                                       ;
;             -- ADJPLLIN source                                                                                     ; N/A                                                                                                            ;
;             -- CORECLKIN source                                                                                    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                  ; N/A                                                                                                            ;
;             -- PLLIQCLKIN source                                                                                   ; N/A                                                                                                            ;
;             -- RXIQCLKIN source                                                                                    ; N/A                                                                                                            ;
;             -- CLKIN(0) source                                                                                     ; N/A                                                                                                            ;
;             -- CLKIN(1) source                                                                                     ; N/A                                                                                                            ;
;             -- CLKIN(2) source                                                                                     ; N/A                                                                                                            ;
;             -- CLKIN(3) source                                                                                     ; N/A                                                                                                            ;
;     -- PLL Output Counter                                                                                          ;                                                                                                                ;
;         -- soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                ;
;             -- Output Clock Frequency                                                                              ; 165.0 MHz                                                                                                      ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X89_Y7_N1                                                                                     ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                                                                                                             ;
;             -- Duty Cycle                                                                                          ; 50.0000                                                                                                        ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees                                                                                               ;
;             -- C Counter                                                                                           ; 9                                                                                                              ;
;             -- C Counter PH Mux PRST                                                                               ; 0                                                                                                              ;
;             -- C Counter PRST                                                                                      ; 1                                                                                                              ;
;         -- soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                ;
;             -- Output Clock Frequency                                                                              ; 148.5 MHz                                                                                                      ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X89_Y5_N1                                                                                     ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; Off                                                                                                            ;
;             -- Duty Cycle                                                                                          ; 50.0000                                                                                                        ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees                                                                                               ;
;             -- C Counter                                                                                           ; 10                                                                                                             ;
;             -- C Counter PH Mux PRST                                                                               ; 0                                                                                                              ;
;             -- C Counter PRST                                                                                      ; 1                                                                                                              ;
;                                                                                                                    ;                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |ghrd_top                                                                                                                               ; 5740.5 (25.8)        ; 7166.5 (26.3)                    ; 1471.0 (0.5)                                      ; 45.0 (0.0)                       ; 0.0 (0.0)            ; 6456 (52)           ; 11464 (51)                ; 136 (136)     ; 181088            ; 31    ; 0          ; 160  ; 0            ; |ghrd_top                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ghrd_top                                            ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 2.5 (2.5)            ; 4.3 (4.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                                                                                                             ; altera_edge_detector                                ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 8.0 (8.0)            ; 18.3 (18.3)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                                                                                                            ; altera_edge_detector                                ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                                                                                                             ; altera_edge_detector                                ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 15.0 (0.0)           ; 20.7 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                                                                                                          ; hps_reset                                           ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 15.0 (0.0)           ; 20.7 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                                                                                                ; altsource_probe                                     ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 15.0 (0.7)           ; 20.7 (0.8)                       ; 5.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                                                                 ; altsource_probe_body                                ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 14.3 (7.2)           ; 19.8 (10.2)                      ; 5.5 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                                                        ; altsource_probe_impl                                ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 7.2 (7.2)            ; 9.7 (9.7)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                                                              ; sld_rom_sr                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109.5 (0.5)          ; 124.0 (0.5)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 181 (1)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 109.0 (0.0)          ; 123.5 (0.0)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 180 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 109.0 (0.0)          ; 123.5 (0.0)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 180 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 109.0 (3.3)          ; 123.5 (4.0)                      ; 14.5 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 180 (3)             ; 120 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 105.7 (0.0)          ; 119.5 (0.0)                      ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 105.7 (81.2)         ; 119.5 (92.1)                     ; 13.8 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (134)           ; 111 (81)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                  ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.7 (13.7)          ; 14.2 (14.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                          ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.8 (10.8)          ; 13.3 (13.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                        ; sld_shadow_jsm                                      ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 5577.7 (0.0)         ; 6970.7 (0.0)                     ; 1438.0 (0.0)                                      ; 45.0 (0.0)                       ; 0.0 (0.0)            ; 6179 (0)            ; 11222 (0)                 ; 0 (0)         ; 181088            ; 31    ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system                                          ; soc_system   ;
;       |alt_vipvfr131_vfr:alt_vip_vfr_0|                                                                                                 ; 736.6 (0.0)          ; 1019.8 (0.0)                     ; 288.5 (0.0)                                       ; 5.2 (0.0)                        ; 0.0 (0.0)            ; 919 (0)             ; 1754 (0)                  ; 0 (0)         ; 8288              ; 6     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0                                                                                                                                                                                                                                                                                                                                                                                     ; alt_vipvfr131_vfr                                   ; soc_system   ;
;          |alt_vipvfr131_common_avalon_mm_slave:slave|                                                                                   ; 245.9 (245.9)        ; 382.4 (382.4)                    ; 138.3 (138.3)                                     ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 223 (223)           ; 623 (623)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave                                                                                                                                                                                                                                                                                                                                          ; alt_vipvfr131_common_avalon_mm_slave                ; soc_system   ;
;          |alt_vipvfr131_common_stream_output:outputter|                                                                                 ; 16.0 (16.0)          ; 21.1 (21.1)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter                                                                                                                                                                                                                                                                                                                                        ; alt_vipvfr131_common_stream_output                  ; soc_system   ;
;          |alt_vipvfr131_prc:prc|                                                                                                        ; 387.4 (1.3)          ; 508.9 (1.3)                      ; 121.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 561 (2)             ; 947 (0)                   ; 0 (0)         ; 8288              ; 6     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc                                                                                                                                                                                                                                                                                                                                                               ; alt_vipvfr131_prc                                   ; soc_system   ;
;             |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|                                                              ; 9.0 (9.0)            ; 36.1 (36.1)                      ; 27.1 (27.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave                                                                                                                                                                                                                                                                                                  ; alt_vipvfr131_common_avalon_mm_slave                ; soc_system   ;
;             |alt_vipvfr131_prc_core:prc_core|                                                                                           ; 70.1 (70.1)          ; 100.1 (100.1)                    ; 30.0 (30.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (116)           ; 195 (195)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core                                                                                                                                                                                                                                                                                                                               ; alt_vipvfr131_prc_core                              ; soc_system   ;
;             |alt_vipvfr131_prc_read_master:read_master|                                                                                 ; 306.7 (0.0)          ; 371.4 (0.0)                      ; 64.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 434 (0)             ; 675 (0)                   ; 0 (0)         ; 8288              ; 6     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master                                                                                                                                                                                                                                                                                                                     ; alt_vipvfr131_prc_read_master                       ; soc_system   ;
;                |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|                                                        ; 251.3 (125.2)        ; 302.1 (138.3)                    ; 50.7 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 426 (208)           ; 538 (224)                 ; 0 (0)         ; 8288              ; 6     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo                                                                                                                                                                                                                                                     ; alt_vipvfr131_common_avalon_mm_bursting_master_fifo ; soc_system   ;
;                   |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|                                                     ; 50.0 (0.0)           ; 71.5 (0.0)                       ; 21.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 134 (0)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                     ; alt_vipvfr131_common_general_fifo                   ; soc_system   ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                      ; 43.1 (31.5)          ; 63.0 (32.5)                      ; 20.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (61)             ; 116 (45)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                         ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                                  ; 5.3 (5.3)            ; 15.0 (15.0)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                            ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                                  ; 6.2 (6.2)            ; 15.5 (15.5)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                            ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                  ; 6.9 (6.9)            ; 8.4 (8.4)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                     ; alt_vipvfr131_common_ram_fifo                       ; soc_system   ;
;                         |altsyncram:ram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                      ; altsyncram                                          ; work         ;
;                            |altsyncram_kvr1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated                                                                       ; altsyncram_kvr1                                     ; work         ;
;                   |alt_vipvfr131_common_general_fifo:cmd_fifo|                                                                          ; 76.2 (1.5)           ; 92.3 (1.5)                       ; 16.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (3)             ; 180 (2)                   ; 0 (0)         ; 96                ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo                                                                                                                                                                                                          ; alt_vipvfr131_common_general_fifo                   ; soc_system   ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                      ; 3.2 (2.4)            ; 9.8 (3.1)                        ; 6.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 21 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                                              ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                                  ; 0.4 (0.4)            ; 1.9 (1.9)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                                                 ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                                  ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                                                 ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|                    ; 0.3 (0.3)            ; 2.3 (2.3)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer                                                   ; alt_vipvfr131_common_std_logic_vector_delay         ; soc_system   ;
;                      |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|                 ; 69.0 (67.5)          ; 76.0 (74.7)                      ; 7.0 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (108)           ; 146 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                         ; alt_vipvfr131_common_logic_fifo                     ; soc_system   ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                             ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                      |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                 ; alt_vipvfr131_common_one_bit_delay                  ; soc_system   ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                  ; 1.9 (1.3)            ; 4.4 (1.3)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 9 (2)                     ; 0 (0)         ; 96                ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                          ; alt_vipvfr131_common_ram_fifo                       ; soc_system   ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 0.6 (0.9)            ; 3.1 (0.9)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                              ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                               ; -0.3 (-0.3)          ; 2.2 (2.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |altsyncram:ram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                           ; altsyncram                                          ; work         ;
;                            |altsyncram_ior1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated                                                                                            ; altsyncram_ior1                                     ; work         ;
;                |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|                                                               ; 55.3 (55.3)          ; 69.3 (69.3)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor                                                                                                                                                                                                                                                            ; alt_vipvfr131_common_pulling_width_adapter          ; soc_system   ;
;          |alt_vipvfr131_vfr_control_packet_encoder:encoder|                                                                             ; 20.2 (20.2)          ; 32.5 (32.5)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder                                                                                                                                                                                                                                                                                                                                    ; alt_vipvfr131_vfr_control_packet_encoder            ; soc_system   ;
;          |alt_vipvfr131_vfr_controller:controller|                                                                                      ; 67.1 (67.1)          ; 74.9 (74.9)                      ; 11.3 (11.3)                                       ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 80 (80)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller                                                                                                                                                                                                                                                                                                                                             ; alt_vipvfr131_vfr_controller                        ; soc_system   ;
;       |altera_avalon_mm_bridge:mm_bridge_0|                                                                                             ; 38.1 (38.1)          ; 72.0 (72.0)                      ; 34.0 (34.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_mm_bridge                             ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (2.5)            ; 8.0 (5.0)                        ; 5.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; soc_system   ;
;       |interrupt_latency_counter:interrupt_latency_counter_0|                                                                           ; 50.8 (48.2)          ; 65.8 (62.7)                      ; 15.2 (14.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 77 (73)             ; 145 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0                                                                                                                                                                                                                                                                                                                                                               ; interrupt_latency_counter                           ; soc_system   ;
;          |state_machine_counter:state_machine[0].state_machine_counter|                                                                 ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|state_machine_counter:state_machine[0].state_machine_counter                                                                                                                                                                                                                                                                                                  ; state_machine_counter                               ; soc_system   ;
;       |intr_capturer:intr_capturer_0|                                                                                                   ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                                                                                                                                                                                       ; intr_capturer                                       ; soc_system   ;
;       |soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|                                                                                    ; 310.9 (0.0)          ; 381.3 (0.0)                      ; 70.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 496 (0)             ; 567 (0)                   ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0                                                                                                                                                                                                                                                                                                                                                                        ; soc_system_alt_vip_cl_cvo_0                         ; soc_system   ;
;          |alt_vip_cvo_core:cvo_core|                                                                                                    ; 182.5 (34.1)         ; 229.4 (39.6)                     ; 46.9 (5.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 316 (50)            ; 337 (28)                  ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core                                                                                                                                                                                                                                                                                                                                              ; alt_vip_cvo_core                                    ; soc_system   ;
;             |alt_vip_common_fifo:input_fifo|                                                                                            ; 73.6 (0.0)           ; 107.4 (0.0)                      ; 33.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 212 (0)                   ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo                                                                                                                                                                                                                                                                                                               ; alt_vip_common_fifo                                 ; soc_system   ;
;                |dcfifo:input_fifo|                                                                                                      ; 73.6 (0.0)           ; 107.4 (0.0)                      ; 33.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 212 (0)                   ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                                                             ; dcfifo                                              ; work         ;
;                   |dcfifo_upq1:auto_generated|                                                                                          ; 73.6 (17.2)          ; 107.4 (33.1)                     ; 33.8 (15.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (25)            ; 212 (75)                  ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated                                                                                                                                                                                                                                                                  ; dcfifo_upq1                                         ; work         ;
;                      |a_gray2bin_qab:rdptr_g_gray2bin|                                                                                  ; 3.1 (3.1)            ; 3.4 (3.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin                                                                                                                                                                                                                                  ; a_gray2bin_qab                                      ; work         ;
;                      |a_gray2bin_qab:rs_dgwp_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin                                                                                                                                                                                                                                  ; a_gray2bin_qab                                      ; work         ;
;                      |a_gray2bin_qab:wrptr_g_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                                                                                                                  ; a_gray2bin_qab                                      ; work         ;
;                      |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                                  ; 2.8 (2.8)            ; 3.9 (3.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                                                                                                                  ; a_gray2bin_qab                                      ; work         ;
;                      |a_graycounter_ldc:wrptr_g1p|                                                                                      ; 12.2 (12.2)          ; 12.5 (12.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_ldc                                   ; work         ;
;                      |a_graycounter_pv6:rdptr_g1p|                                                                                      ; 11.0 (11.0)          ; 11.1 (11.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_pv6                                   ; work         ;
;                      |alt_synch_pipe_apl:rs_dgwp|                                                                                       ; 3.7 (0.0)            ; 8.3 (0.0)                        ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                       ; alt_synch_pipe_apl                                  ; work         ;
;                         |dffpipe_re9:dffpipe15|                                                                                         ; 3.7 (3.7)            ; 8.3 (8.3)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe15                                                                                                                                                                                                                 ; dffpipe_re9                                         ; work         ;
;                      |alt_synch_pipe_bpl:ws_dgrp|                                                                                       ; 0.2 (0.0)            ; 9.3 (0.0)                        ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                       ; alt_synch_pipe_bpl                                  ; work         ;
;                         |dffpipe_se9:dffpipe18|                                                                                         ; 0.2 (0.2)            ; 9.3 (9.3)                        ; 9.1 (9.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe18                                                                                                                                                                                                                 ; dffpipe_se9                                         ; work         ;
;                      |altsyncram_o8d1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                                                                                         ; altsyncram_o8d1                                     ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                               ; dffpipe_3dc                                         ; work         ;
;                      |dffpipe_qe9:rs_brp|                                                                                               ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                                                                               ; dffpipe_qe9                                         ; work         ;
;                      |dffpipe_qe9:rs_bwp|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                                                                               ; dffpipe_qe9                                         ; work         ;
;                      |dffpipe_qe9:ws_brp|                                                                                               ; 2.9 (2.9)            ; 3.8 (3.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                                                               ; dffpipe_qe9                                         ; work         ;
;                      |dffpipe_qe9:ws_bwp|                                                                                               ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                                                               ; dffpipe_qe9                                         ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                    ; mux_5r7                                             ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                    ; mux_5r7                                             ; work         ;
;             |alt_vip_common_generic_step_count:h_counter|                                                                               ; 11.3 (11.3)          ; 11.7 (11.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter                                                                                                                                                                                                                                                                                                  ; alt_vip_common_generic_step_count                   ; soc_system   ;
;             |alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|                                                ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter                                                                                                                                                                                                                                                                   ; alt_vip_common_generic_step_count                   ; soc_system   ;
;             |alt_vip_common_sync:enable_sync|                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_sync                                                                                                                                                                                                                                                                                                              ; alt_vip_common_sync                                 ; soc_system   ;
;             |alt_vip_common_sync:genlock_enable_sync|                                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:genlock_enable_sync                                                                                                                                                                                                                                                                                                      ; alt_vip_common_sync                                 ; soc_system   ;
;             |alt_vip_common_trigger_sync:mode_change_trigger_sync|                                                                      ; 1.6 (0.3)            ; 1.8 (0.5)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync                                                                                                                                                                                                                                                                                         ; alt_vip_common_trigger_sync                         ; soc_system   ;
;                |alt_vip_common_sync:toggle_sync|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                                                                                                                                                         ; alt_vip_common_sync                                 ; soc_system   ;
;             |alt_vip_cvo_statemachine:statemachine|                                                                                     ; 20.4 (20.4)          ; 22.8 (22.8)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine                                                                                                                                                                                                                                                                                                        ; alt_vip_cvo_statemachine                            ; soc_system   ;
;             |alt_vip_cvo_stream_marker:stream_marker|                                                                                   ; 9.3 (9.3)            ; 10.4 (10.4)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker                                                                                                                                                                                                                                                                                                      ; alt_vip_cvo_stream_marker                           ; soc_system   ;
;             |alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|                                                               ; 20.3 (11.4)          ; 21.9 (11.4)                      ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (21)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner                                                                                                                                                                                                                                                                                  ; alt_vip_cvo_sync_conditioner                        ; soc_system   ;
;                |alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|                       ; 8.9 (8.9)            ; 10.4 (10.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator                                                                                                                                                                                 ; alt_vip_cvo_sync_generation                         ; soc_system   ;
;          |alt_vip_cvo_scheduler:scheduler|                                                                                              ; 22.8 (12.0)          ; 30.2 (14.4)                      ; 7.3 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 53 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler                                                                                                                                                                                                                                                                                                                                        ; alt_vip_cvo_scheduler                               ; soc_system   ;
;             |alt_vip_common_event_packet_decode:resp_vib_decoder|                                                                       ; 3.0 (3.0)            ; 4.2 (4.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder                                                                                                                                                                                                                                                                                    ; alt_vip_common_event_packet_decode                  ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mark_encoder|                                                                       ; 4.5 (4.5)            ; 7.4 (7.4)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder                                                                                                                                                                                                                                                                                    ; alt_vip_common_event_packet_encode                  ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|                                                                 ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder                                                                                                                                                                                                                                                                              ; alt_vip_common_event_packet_encode                  ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_vib_encoder|                                                                        ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder                                                                                                                                                                                                                                                                                     ; alt_vip_common_event_packet_encode                  ; soc_system   ;
;          |soc_system_alt_vip_cl_cvo_0_video_in:video_in|                                                                                ; 105.6 (0.0)          ; 121.7 (0.0)                      ; 16.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 177 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in                                                                                                                                                                                                                                                                                                                          ; soc_system_alt_vip_cl_cvo_0_video_in                ; soc_system   ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 11.2 (3.6)           ; 11.2 (3.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 28 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                                                                                                                  ; alt_vip_video_input_bridge_cmd                      ; soc_system   ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                     ; alt_vip_common_event_packet_decode                  ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                                                                   ; alt_vip_common_event_packet_encode                  ; soc_system   ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 94.4 (39.4)          ; 110.5 (39.4)                     ; 16.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (68)            ; 149 (50)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                                                                                                                ; alt_vip_video_input_bridge_resp                     ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 9.7 (9.7)            ; 10.8 (10.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_encode                  ; soc_system   ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 10.5 (10.5)          ; 11.2 (11.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                                                                                                                  ; alt_vip_common_event_packet_encode                  ; soc_system   ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 33.8 (30.4)          ; 49.1 (31.4)                      ; 15.3 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (40)             ; 68 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                                                                                                                 ; alt_vip_common_video_packet_decode                  ; soc_system   ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 3.3 (3.3)            ; 17.7 (17.7)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                                                                                                         ; alt_vip_common_latency_1_to_latency_0               ; soc_system   ;
;       |soc_system_f2sdram_only_master:f2sdram_only_master|                                                                              ; 382.7 (0.0)          ; 433.7 (0.0)                      ; 52.3 (0.0)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 567 (0)             ; 522 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_f2sdram_only_master                      ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 145.5 (0.0)          ; 164.5 (0.0)                      ; 20.3 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 216 (0)             ; 174 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                        ; altera_avalon_packets_to_master                     ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 145.5 (145.5)        ; 164.5 (164.5)                    ; 20.3 (20.3)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 216 (216)           ; 174 (174)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                  ; packets_to_master                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 15.5 (15.5)          ; 15.7 (15.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                  ; altsyncram                                          ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_g0n1                                     ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_bytes_to_packets                   ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 198.3 (0.0)          ; 228.3 (0.0)                      ; 30.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 299 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_jtag_interface                     ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 197.0 (0.0)          ; 227.0 (0.0)                      ; 30.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 299 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                               ; altera_jtag_dc_streaming                            ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.6 (2.8)           ; 25.3 (9.9)                       ; 12.7 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 49 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 9.0 (9.0)            ; 10.3 (10.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                       ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 3.8 (3.8)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 3.0 (3.0)            ; 12.9 (8.4)                       ; 9.9 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                        ; altera_jtag_src_crosser                             ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.0 (0.2)            ; 4.5 (0.7)                        ; 4.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                             ; altera_jtag_control_signal_crosser                  ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.2 (-0.2)          ; 3.8 (3.8)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                        ; altera_std_synchronizer                             ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 180.4 (172.1)        ; 187.3 (176.4)                    ; 6.9 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 220 (200)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                          ; altera_jtag_streaming                               ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                             ; altera_avalon_st_idle_inserter                      ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                               ; altera_avalon_st_idle_remover                       ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 2.0 (2.0)            ; 3.8 (3.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                 ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                        ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                     ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                          ; altera_std_synchronizer                             ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                       ; altera_jtag_sld_node                                ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                     ; sld_virtual_jtag_basic                              ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.4 (13.4)          ; 13.8 (13.8)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_packets_to_bytes                   ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                             ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                           ; soc_system   ;
;       |soc_system_f2sdram_only_master:fpga_only_master|                                                                                 ; 367.5 (0.0)          ; 436.3 (0.0)                      ; 69.8 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 561 (0)             ; 485 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_f2sdram_only_master                      ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 130.8 (0.0)          ; 152.9 (0.0)                      ; 22.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 210 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                           ; altera_avalon_packets_to_master                     ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 130.8 (130.8)        ; 152.9 (152.9)                    ; 22.1 (22.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 210 (210)           ; 154 (154)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                     ; packets_to_master                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                     ; altsyncram                                          ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_g0n1                                     ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.7 (7.7)            ; 10.3 (10.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_bytes_to_packets                   ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 198.4 (0.0)          ; 241.1 (0.0)                      ; 42.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 281 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_jtag_interface                     ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 197.1 (0.0)          ; 239.7 (0.0)                      ; 42.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 281 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                  ; altera_jtag_dc_streaming                            ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.3 (2.3)           ; 25.4 (10.1)                      ; 13.2 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 8.7 (8.7)            ; 11.5 (11.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                          ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                 ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 2.6 (2.6)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                 ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 2.5 (2.3)            ; 12.8 (8.4)                       ; 10.3 (6.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                           ; altera_jtag_src_crosser                             ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.3 (0.7)                        ; 4.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                ; altera_jtag_control_signal_crosser                  ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                           ; altera_std_synchronizer                             ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 181.3 (173.4)        ; 200.1 (187.8)                    ; 18.7 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 201 (181)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                             ; altera_jtag_streaming                               ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                ; altera_avalon_st_idle_inserter                      ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.0 (2.0)            ; 3.3 (3.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                  ; altera_avalon_st_idle_remover                       ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 2.0 (2.0)            ; 4.0 (4.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                    ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                           ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                   ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                        ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                             ; altera_std_synchronizer                             ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                          ; altera_jtag_sld_node                                ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                        ; sld_virtual_jtag_basic                              ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 14.4 (14.4)          ; 14.5 (14.5)                      ; 1.1 (1.1)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_packets_to_bytes                   ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; soc_system   ;
;       |soc_system_f2sdram_only_master:hps_only_master|                                                                                  ; 353.5 (0.0)          ; 428.0 (0.0)                      ; 74.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 544 (0)             ; 517 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_f2sdram_only_master                      ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 118.9 (0.0)          ; 141.9 (0.0)                      ; 23.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 183 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                            ; altera_avalon_packets_to_master                     ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 118.9 (118.9)        ; 141.9 (141.9)                    ; 23.0 (23.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (197)           ; 183 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                      ; packets_to_master                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.6 (14.6)          ; 17.5 (17.5)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                      ; altsyncram                                          ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                       ; altsyncram_g0n1                                     ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.8 (7.8)            ; 9.2 (9.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_bytes_to_packets                   ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 198.2 (0.0)          ; 243.6 (0.0)                      ; 45.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 282 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_jtag_interface                     ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 196.8 (0.0)          ; 242.1 (0.0)                      ; 45.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 282 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                   ; altera_jtag_dc_streaming                            ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 14.7 (3.3)           ; 25.0 (10.5)                      ; 10.4 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 48 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 9.0 (9.0)            ; 11.2 (11.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                           ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 2.4 (3.1)            ; 11.3 (8.2)                       ; 8.8 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                            ; altera_jtag_src_crosser                             ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; -0.7 (0.3)           ; 3.1 (0.8)                        ; 3.8 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                 ; altera_jtag_control_signal_crosser                  ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.9 (-0.9)          ; 2.3 (2.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 178.7 (171.3)        ; 204.3 (192.5)                    ; 25.6 (21.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 268 (261)           ; 204 (185)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                              ; altera_jtag_streaming                               ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                 ; altera_avalon_st_idle_inserter                      ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 1.9 (1.9)            ; 2.4 (2.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                   ; altera_avalon_st_idle_remover                       ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 2.0 (2.0)            ; 3.8 (3.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                     ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                    ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                         ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                              ; altera_std_synchronizer                             ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                           ; altera_jtag_sld_node                                ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                         ; sld_virtual_jtag_basic                              ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 14.0 (14.0)          ; 14.3 (14.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_packets_to_bytes                   ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                             ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                           ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0                                    ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_fpga_interfaces                    ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io                             ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border                      ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                ; hps_sdram                                           ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                 ; altera_mem_if_dll_cyclonev                          ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                           ; altera_mem_if_hard_memory_controller_top_cyclonev   ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                 ; altera_mem_if_oct_cyclonev                          ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                ; hps_sdram_p0                                        ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                           ; hps_sdram_p0_acv_hard_memphy                        ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                    ; hps_sdram_p0_acv_hard_io_pads                       ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                 ; hps_sdram_p0_acv_hard_addr_cmd_pads                 ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                            ; altddio_out                                         ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                ; ddio_out_uqe                                        ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                  ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                                 ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                 ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                                                                 ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                  ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                   ; hps_sdram_p0_clock_pair_generator                   ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                          ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                             ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                              ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                          ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                     ; hps_sdram_p0_altdqdqs                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                     ; hps_sdram_p0_altdqdqs                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev         ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                              ; hps_sdram_pll                                       ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 63.3 (14.6)          ; 76.0 (16.6)                      ; 12.7 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (33)            ; 112 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_jtag_uart                                ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 24.8 (24.8)          ; 35.2 (35.2)                      ; 10.4 (10.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                   ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 11.8 (0.0)           ; 12.1 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                      ; soc_system_jtag_uart_scfifo_r                       ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 11.8 (0.0)           ; 12.1 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                         ; scfifo                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.8 (0.0)           ; 12.1 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                              ; scfifo_3291                                         ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.8 (0.0)           ; 12.1 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                         ; a_dpfifo_5771                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.8 (2.8)            ; 6.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                 ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                            ; cntr_vg7                                            ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                 ; altsyncram_7pu1                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                   ; cntr_jgb                                            ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                         ; cntr_jgb                                            ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                      ; soc_system_jtag_uart_scfifo_w                       ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                         ; scfifo                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                              ; scfifo_3291                                         ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                         ; a_dpfifo_5771                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                 ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                            ; cntr_vg7                                            ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                 ; altsyncram_7pu1                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                   ; cntr_jgb                                            ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                         ; cntr_jgb                                            ; work         ;
;       |soc_system_led_pio:led_pio|                                                                                                      ; 1.8 (1.8)            ; 4.0 (4.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                          ; soc_system_led_pio                                  ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1699.7 (0.0)         ; 2141.1 (0.0)                     ; 466.0 (0.0)                                       ; 24.6 (0.0)                       ; 0.0 (0.0)            ; 1378 (0)            ; 3613 (0)                  ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0                        ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|                                                                 ; 21.2 (21.2)          ; 23.1 (23.1)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 22 (22)                   ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                          ; work         ;
;                |altsyncram_4an1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_4an1                                     ; work         ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                                                                   ; 360.2 (360.2)        ; 360.6 (360.6)                    ; 11.9 (11.9)                                       ; 11.5 (11.5)                      ; 0.0 (0.0)            ; 68 (68)             ; 706 (706)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 151.2 (0.0)          ; 241.5 (0.0)                      ; 90.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 659 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 151.2 (150.3)        ; 241.5 (239.9)                    ; 90.2 (89.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 659 (655)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 101.0 (0.0)          ; 248.3 (0.0)                      ; 147.3 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 592 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 101.0 (100.3)        ; 248.3 (246.9)                    ; 147.3 (146.6)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 592 (588)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 256.9 (0.0)          ; 318.8 (0.0)                      ; 73.9 (0.0)                                        ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 4 (0)               ; 662 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 256.9 (256.9)        ; 318.8 (318.8)                    ; 73.9 (73.9)                                       ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 4 (4)               ; 662 (662)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 196.0 (0.0)          ; 289.7 (0.0)                      ; 93.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 609 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 196.0 (196.0)        ; 289.7 (289.7)                    ; 93.7 (93.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 609 (609)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|                                                                 ; 5.9 (5.9)            ; 9.2 (9.2)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                          ; soc_system   ;
;          |altera_merlin_master_agent:f2sdram_only_master_master_agent|                                                                  ; 4.1 (4.1)            ; 5.2 (5.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:f2sdram_only_master_master_agent                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                          ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|                                                       ; 35.8 (35.8)          ; 35.8 (35.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                     ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 24.5 (5.0)           ; 25.5 (5.3)                       ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (11)             ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19.5 (19.5)          ; 20.2 (20.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|                                                    ; 146.3 (79.2)         ; 151.9 (83.3)                     ; 5.6 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 239 (113)           ; 144 (62)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 67.2 (67.2)          ; 68.7 (68.7)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (126)           ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter|                                                    ; 198.7 (198.7)        ; 205.0 (205.0)                    ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (269)           ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                         ; soc_system   ;
;          |altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter|                                                     ; 39.6 (39.6)          ; 43.2 (43.2)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (154)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                         ; soc_system   ;
;          |altera_merlin_width_adapter:f2sdram_only_master_master_rsp_width_adapter|                                                     ; 56.5 (56.5)          ; 56.5 (56.5)                      ; 1.1 (1.1)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 127 (127)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:f2sdram_only_master_master_rsp_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_0_cmd_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 100.0 (97.9)         ; 125.5 (123.3)                    ; 25.5 (25.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 338 (334)           ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                            ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 360.7 (0.0)          ; 404.1 (0.0)                      ; 44.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 426 (0)             ; 540 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1                        ; soc_system   ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|                                                                        ; 7.5 (7.5)            ; 9.0 (9.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                          ; work         ;
;                |altsyncram_00n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_00n1                                     ; work         ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                          ; 52.3 (52.3)          ; 56.8 (56.8)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 48.3 (0.0)           ; 68.5 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 48.3 (48.3)          ; 68.5 (68.5)                      ; 20.2 (20.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 34.4 (0.0)           ; 44.3 (0.0)                       ; 9.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 34.4 (34.4)          ; 44.3 (44.3)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 55.1 (26.2)          ; 55.2 (26.2)                      ; 1.0 (0.5)                                         ; 0.9 (0.5)                        ; 0.0 (0.0)            ; 98 (48)             ; 28 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_axi_master_ni                         ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 28.9 (28.9)          ; 29.0 (29.0)                      ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 50 (50)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                      ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|                                                                     ; 101.5 (0.0)          ; 106.2 (0.0)                      ; 4.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 146 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 101.5 (101.3)        ; 106.2 (106.0)                    ; 4.8 (4.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 146 (145)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                               ; 12.9 (1.5)           ; 13.1 (2.0)                       ; 0.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 47.6 (44.9)          ; 50.0 (47.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (99)            ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_rsp_demux              ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 660.5 (0.0)          ; 820.9 (0.0)                      ; 164.6 (0.0)                                       ; 4.1 (0.0)                        ; 0.0 (0.0)            ; 733 (0)             ; 1466 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2                        ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|                                                            ; 29.9 (29.9)          ; 40.3 (40.3)                      ; 10.7 (10.7)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 68 (68)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|                                                              ; 5.6 (5.6)            ; 7.5 (7.5)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:interrupt_latency_counter_0_avalon_slave_agent_rsp_fifo|                                                ; 4.8 (4.8)            ; 8.0 (8.0)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:interrupt_latency_counter_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 4.8 (4.8)            ; 8.5 (8.5)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4.5 (4.5)            ; 7.5 (7.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 4.3 (4.3)            ; 8.2 (8.2)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 6.8 (6.8)            ; 11.6 (11.6)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 4.3 (4.3)            ; 7.8 (7.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 13.1 (0.0)           ; 40.7 (0.0)                       ; 27.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 13.1 (12.7)          ; 40.7 (39.5)                      ; 27.7 (26.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 18.1 (0.0)           ; 30.4 (0.0)                       ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 18.1 (17.7)          ; 30.4 (29.0)                      ; 12.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 15.3 (0.0)           ; 15.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 15.3 (15.3)          ; 15.6 (15.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 2.5 (0.0)            ; 7.9 (0.0)                        ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 2.5 (2.5)            ; 7.9 (7.9)                        ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 34.7 (0.0)           ; 42.2 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 34.7 (34.7)          ; 42.2 (42.2)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 28.4 (0.0)           ; 30.9 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 28.4 (28.4)          ; 30.9 (30.9)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_004|                                                                           ; 36.9 (0.0)           ; 36.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 36.9 (36.9)          ; 36.8 (36.8)                      ; 0.5 (0.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 3 (3)               ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_005|                                                                           ; 5.6 (0.0)            ; 11.3 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 5.6 (5.6)            ; 11.3 (11.3)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_006|                                                                           ; 8.6 (0.0)            ; 9.0 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.6 (8.6)            ; 9.0 (9.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_007|                                                                           ; 2.1 (0.0)            ; 2.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_007                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_008|                                                                           ; 9.0 (0.0)            ; 9.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_009|                                                                           ; 2.7 (0.0)            ; 3.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_009                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 2.7 (2.7)            ; 3.1 (3.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_010|                                                                           ; 62.1 (0.0)           ; 73.6 (0.0)                       ; 14.4 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 175 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_010                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 62.1 (62.1)          ; 73.6 (73.6)                      ; 14.4 (14.4)                                       ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 3 (3)               ; 175 (175)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_011|                                                                           ; 2.8 (0.0)            ; 3.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_012|                                                                           ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_012                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 12.1 (12.1)          ; 12.5 (12.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_013|                                                                           ; 2.8 (0.0)            ; 3.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_013                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 40.7 (0.0)           ; 54.7 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 40.7 (40.7)          ; 54.7 (54.7)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 10.4 (0.0)           ; 10.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.4 (10.4)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_002|                                                                         ; 39.0 (0.0)           ; 54.2 (0.0)                       ; 15.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_002                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 39.0 (39.0)          ; 54.2 (54.2)                      ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_003|                                                                         ; 10.5 (0.0)           ; 10.6 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_003                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.5 (10.5)          ; 10.6 (10.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                          ; soc_system   ;
;          |altera_merlin_master_agent:mm_bridge_0_m0_agent|                                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                          ; soc_system   ;
;          |altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|                                                                   ; 1.3 (0.8)            ; 1.8 (0.8)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:interrupt_latency_counter_0_avalon_slave_translator|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:interrupt_latency_counter_0_avalon_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|                                                     ; 2.9 (2.9)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.7 (7.7)            ; 8.9 (8.9)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 3.6 (3.6)            ; 4.3 (4.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 2.8 (2.8)            ; 4.0 (4.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                       ; soc_system   ;
;          |altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|                                                                         ; 10.6 (10.6)          ; 11.8 (11.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                       ; soc_system   ;
;          |altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|                                                                  ; 49.0 (49.0)          ; 55.7 (55.7)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                         ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                             ; 3.7 (3.7)            ; 4.7 (4.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_2_cmd_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux_001:cmd_demux_001|                                                                     ; 5.5 (5.5)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_2_cmd_demux_001          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux|                                                                                 ; 9.8 (7.2)            ; 9.9 (7.3)                        ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (21)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_2_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_002|                                                                             ; 16.5 (13.8)          ; 17.1 (14.4)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_2_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_003|                                                                             ; 6.5 (4.3)            ; 7.5 (5.0)                        ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (12)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_2_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_004|                                                                             ; 6.1 (3.9)            ; 6.3 (4.3)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (11)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_2_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|                                                                             ; 9.3 (6.7)            ; 9.7 (7.5)                        ; 0.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (18)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_2_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006|                                                                             ; 8.5 (6.0)            ; 8.5 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (17)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_2_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_router:router|                                                                                   ; 7.3 (7.3)            ; 7.7 (7.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_2_router                 ; soc_system   ;
;          |soc_system_mm_interconnect_2_router_001:router_001|                                                                           ; 6.2 (6.2)            ; 7.5 (7.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001                                                                                                                                                                                                                                                                                                                   ; soc_system_mm_interconnect_2_router_001             ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_2_rsp_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_002|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_2_rsp_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_004|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_2_rsp_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_005|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_2_rsp_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_006|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_2_rsp_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                 ; 33.1 (33.1)          ; 34.5 (34.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_2_rsp_mux                ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001|                                                                         ; 31.1 (31.1)          ; 32.9 (32.9)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_2_rsp_mux_001            ; soc_system   ;
;       |soc_system_mm_interconnect_3:mm_interconnect_3|                                                                                  ; 545.5 (0.0)          ; 672.7 (0.0)                      ; 134.7 (0.0)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 328 (0)             ; 1326 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_3                        ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 69.9 (0.0)           ; 89.5 (0.0)                       ; 19.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 211 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 69.9 (69.9)          ; 89.5 (89.5)                      ; 19.7 (19.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 211 (211)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 25.8 (0.0)           ; 41.2 (0.0)                       ; 15.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 25.8 (25.8)          ; 41.2 (41.2)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 6.3 (0.0)            ; 23.2 (0.0)                       ; 16.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 6.3 (6.3)            ; 23.2 (23.2)                      ; 16.9 (16.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 8.1 (0.0)            ; 24.7 (0.0)                       ; 16.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.1 (8.1)            ; 24.7 (24.7)                      ; 16.6 (16.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 38.7 (0.0)           ; 72.0 (0.0)                       ; 33.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 38.7 (38.7)          ; 72.0 (72.0)                      ; 33.7 (33.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                     ; soc_system   ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_base                      ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 329.7 (3.9)          ; 353.7 (4.1)                      ; 31.0 (0.2)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 123 (6)             ; 692 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_axi_slave_ni                          ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 45.2 (45.2)          ; 47.2 (47.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 280.6 (280.6)        ; 302.4 (302.4)                    ; 28.8 (28.8)                                       ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 601 (601)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_agent|                                                                      ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                          ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                                                                 ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                       ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|                                                         ; 2.2 (2.2)            ; 3.3 (3.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                         ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                         ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                         ; soc_system   ;
;          |soc_system_mm_interconnect_3_router:router|                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router                                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_3_router                 ; soc_system   ;
;          |soc_system_mm_interconnect_3_rsp_mux:rsp_mux|                                                                                 ; 29.8 (29.8)          ; 29.8 (29.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_3_rsp_mux                ; soc_system   ;
;       |soc_system_onchip_ram:onchip_ram|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_onchip_ram                               ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                          ; work         ;
;             |altsyncram_e5n1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated                                                                                                                                                                                                                                                                                                                           ; altsyncram_e5n1                                     ; work         ;
;       |soc_system_video_pll:video_pll|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_video_pll:video_pll                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_video_pll                                ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                              ; altera_pll                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                       ;
+---------------------------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                                  ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; memory_mem_a[0]                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]                       ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]                       ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]                       ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]                       ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]                       ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]                      ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]                      ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]                      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]                      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck                         ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n                       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke                        ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n                       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n                      ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n                       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n                    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt                        ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; CV_HPS_3V3_SDMMC_CLK                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_STP_via_RGMII0_RXD1   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM0_CLK                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM0_MOSI                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM0_SS0                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM1_CLK_via_I2C0_SDA     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM1_MOSI_via_I2C0_SCL    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM1_SS0_via_CAN0_TX      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_UART0_TX                   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_CLK                   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_2V5_GPIO_LED_RF1_via_FPGA      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_2V5_GPIO_LED_RF2_via_FPGA      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_ENABLE                ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_HSYNC                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_VSYNC                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT23                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT22                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT21                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT20                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT19                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT15                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT14                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT13                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT12                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT11                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT10                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT7                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT6                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT5                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT4                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_LCD_DAT3                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S1_TXC                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S1_TXFS                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S1_TXD                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S1_MCLK                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_SD_CLK                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_UART_CTS               ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_UART_RTS               ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_UART_RXD               ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_UART_TXD               ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S2_RXD                  ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S2_TXC                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S2_TXD                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S2_TXFS                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_BT_HOST_WAKE              ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_1V8_UART1_CTS_via_FPGA         ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_1V8_UART1_RTS_via_FPGA         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_UART1_RX_via_FPGA          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_1V8_UART1_TX_via_FPGA          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S3_RXD                  ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S3_TXC                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S3_TXD                  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_I2S3_TXFS                 ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                      ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]                     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]                     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]                     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]                     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; CV_HPS_3V3_SDMMC_CMD                  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_SDMMC_D0                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_SDMMC_D1                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_SDMMC_D2                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_SDMMC_D3                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D0_via_RGMII0_TXD0    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D1_via_RGMII0_TXD1    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D2_via_RGMII0_TXD2    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D3_via_RGMII0_TXD3    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D4_via_RGMII0_RXD0    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D5_via_RGMII0_MDIO    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D6_via_RGMII0_MDC     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_D7_via_RGMII0_RX_CTL  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C0_SCL_via_TRACE_D7      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C0_SDA_via_TRACE_D6      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C1_SCL_via_TRACE_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C1_SDA_via_TRACE_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C3_SDA_via_NAND_DQ1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_GPIO0_via_RGMII0_TX_CLK    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_GPIO9_via_RGMII0_TX_CTL    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO14_via_NAND_ALE        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO15_via_NAND_CE         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO16_via_NAND_CLE        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO17_via_NAND_RE         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO18_via_NAND_RB         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO19_via_NAND_DQ0        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO22_via_NAND_DQ3        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO23_via_NAND_DQ4        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO24_via_NAND_DQ5        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO25_via_NAND_DQ6        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO26_via_NAND_DQ7        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO27_via_NAND_WP         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO28_via_NAND_WE         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO29_via_QSPI_IO0        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO30_via_QSPI_IO1        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO31_via_QSPI_IO2        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO32_via_QSPI_IO3        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO33_via_QSPI_SS0        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO34_via_QSPI_CLK        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_GPIO37_via_SDMMC_PWREN     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_3V3_GPIO44_via_SDMMC_FB_CLK_IN ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO48_via_TRACE_CLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO53_via_TRACE_D4        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_GPIO54_via_TRACE_D5        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C2_SCL_via_FPGA          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_I2C2_SDA_via_FPGA          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_SD_CMD                 ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_SD_DATA0               ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_SD_DATA1               ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_SD_DATA2               ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_FPGA_1V8_RF_SD_DATA3               ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM0_MISO                 ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_1V8_SPIM1_MISO_via_CAN0_RX     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_1V8_UART0_RX                   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_DIR_via_RGMII0_RXD2   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CV_HPS_3V3_USB1_NXT_via_RGMII0_RXD3   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin                      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CV_FPGA_1V8_RF_UART_CTS                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CV_FPGA_1V8_RF_UART_RXD                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CV_FPGA_1V8_I2S2_RXD                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CV_FPGA_1V8_BT_HOST_WAKE                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; CV_HPS_1V8_UART1_CTS_via_FPGA                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CV_HPS_1V8_UART1_RX_via_FPGA                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; CV_FPGA_1V8_I2S3_RXD                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CV_HPS_3V3_SDMMC_CMD                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CV_HPS_3V3_SDMMC_D0                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CV_HPS_3V3_SDMMC_D1                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CV_HPS_3V3_SDMMC_D2                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CV_HPS_3V3_SDMMC_D3                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CV_HPS_3V3_USB1_D0_via_RGMII0_TXD0                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_3V3_USB1_D1_via_RGMII0_TXD1                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_3V3_USB1_D2_via_RGMII0_TXD2                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_3V3_USB1_D3_via_RGMII0_TXD3                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_3V3_USB1_D4_via_RGMII0_RXD0                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_3V3_USB1_D5_via_RGMII0_MDIO                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_3V3_USB1_D6_via_RGMII0_MDC                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; CV_HPS_3V3_USB1_D7_via_RGMII0_RX_CTL                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CV_HPS_1V8_I2C0_SCL_via_TRACE_D7                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CV_HPS_1V8_I2C0_SDA_via_TRACE_D6                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CV_HPS_1V8_I2C1_SCL_via_TRACE_D3                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CV_HPS_1V8_I2C1_SDA_via_TRACE_D2                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CV_HPS_1V8_I2C3_SDA_via_NAND_DQ1                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CV_HPS_3V3_GPIO0_via_RGMII0_TX_CLK                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_3V3_GPIO9_via_RGMII0_TX_CTL                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CV_HPS_1V8_GPIO14_via_NAND_ALE                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO15_via_NAND_CE                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CV_HPS_1V8_GPIO16_via_NAND_CLE                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO17_via_NAND_RE                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CV_HPS_1V8_GPIO18_via_NAND_RB                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CV_HPS_1V8_GPIO19_via_NAND_DQ0                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO22_via_NAND_DQ3                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO23_via_NAND_DQ4                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO24_via_NAND_DQ5                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO25_via_NAND_DQ6                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO26_via_NAND_DQ7                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO27_via_NAND_WP                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CV_HPS_1V8_GPIO28_via_NAND_WE                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CV_HPS_1V8_GPIO29_via_QSPI_IO0                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO30_via_QSPI_IO1                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO31_via_QSPI_IO2                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO32_via_QSPI_IO3                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO33_via_QSPI_SS0                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO34_via_QSPI_CLK                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_3V3_GPIO37_via_SDMMC_PWREN                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; CV_HPS_3V3_GPIO44_via_SDMMC_FB_CLK_IN                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CV_HPS_1V8_GPIO48_via_TRACE_CLK                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; CV_HPS_1V8_GPIO53_via_TRACE_D4                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_GPIO54_via_TRACE_D5                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; CV_HPS_1V8_I2C2_SCL_via_FPGA                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_i2c2                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; CV_HPS_1V8_I2C2_SDA_via_FPGA                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_i2c2                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; CV_FPGA_1V8_RF_SD_CMD                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CV_FPGA_1V8_RF_SD_DATA0                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CV_FPGA_1V8_RF_SD_DATA1                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CV_FPGA_1V8_RF_SD_DATA2                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CV_FPGA_1V8_RF_SD_DATA3                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CV_HPS_1V8_SPIM0_MISO                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CV_HPS_1V8_SPIM1_MISO_via_CAN0_RX                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; CV_HPS_1V8_UART0_RX                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CV_HPS_3V3_USB1_DIR_via_RGMII0_RXD2                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CV_HPS_3V3_USB1_NXT_via_RGMII0_RXD3                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y20_N30                         ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y24_N21                          ; 34      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y9_N48                          ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 901     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4                                                                                                                                                                                                           ; MLABCELL_X8_Y5_N33                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~2                                                                                                                                                                   ; LABCELL_X10_Y1_N6                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~1                                                                                                                                                              ; LABCELL_X10_Y1_N9                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ; FF_X3_Y1_N14                                 ; 90      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                                                               ; MLABCELL_X6_Y1_N36                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                 ; MLABCELL_X3_Y1_N42                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                    ; MLABCELL_X6_Y5_N18                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                    ; LABCELL_X4_Y4_N18                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13                                                                   ; LABCELL_X4_Y4_N27                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~18                                                                   ; LABCELL_X4_Y4_N21                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~23                                                                   ; LABCELL_X4_Y4_N24                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10                                                                     ; MLABCELL_X3_Y5_N6                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~3                                                                      ; MLABCELL_X3_Y1_N51                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                                       ; MLABCELL_X3_Y4_N0                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                         ; MLABCELL_X6_Y4_N42                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                               ; MLABCELL_X6_Y4_N12                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3                                                             ; LABCELL_X4_Y4_N54                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                                                             ; LABCELL_X4_Y4_N57                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~13                                                            ; LABCELL_X7_Y4_N45                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~18                                                            ; LABCELL_X7_Y4_N42                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2                                               ; MLABCELL_X6_Y4_N6                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                          ; MLABCELL_X6_Y4_N9                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; FF_X3_Y1_N47                                 ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                       ; MLABCELL_X3_Y1_N45                           ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; FF_X3_Y1_N35                                 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                 ; FF_X1_Y3_N59                                 ; 67      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; FF_X3_Y1_N41                                 ; 224     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                          ; MLABCELL_X6_Y4_N30                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                ; FF_X6_Y4_N20                                 ; 223     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                              ; MLABCELL_X3_Y4_N42                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|WideOr0~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y44_N0                           ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|always32~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y44_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[0]                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y44_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[10]                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y47_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[11]                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y47_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[12]                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y47_N54                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[13]                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y44_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[14]                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y44_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[15]                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y44_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[16]                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y44_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[17]                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y44_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[1]                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y44_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[2]                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y44_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[3]                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y44_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[4]                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y44_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[5]                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y47_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[6]                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y47_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[7]                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y47_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[8]                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y47_N51                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[9]                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y47_N18                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[27]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y48_N3                           ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[31]~2                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y48_N12                          ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y48_N6                          ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_reg                                                                                                                                                                                                                                                                                            ; FF_X27_Y47_N26                               ; 71      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~2                                                                                                                                                                                                                                                           ; LABCELL_X23_Y45_N21                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~3                                                                                                                                                                                                                                                           ; LABCELL_X23_Y45_N15                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~4                                                                                                                                                                                                                                                           ; LABCELL_X23_Y45_N18                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~5                                                                                                                                                                                                                                                           ; LABCELL_X23_Y45_N57                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[31]~1                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y49_N54                         ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1]                                                                                                                                                                                                                                                                        ; FF_X30_Y50_N32                               ; 132     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[31]~0                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y48_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]~0                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y49_N54                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.IDLE                                                                                                                                                                                                                                                                                      ; FF_X29_Y48_N17                               ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.RUNNING                                                                                                                                                                                                                                                                                   ; FF_X27_Y50_N8                                ; 42      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]~0                                                            ; MLABCELL_X28_Y49_N42                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0 ; LABCELL_X23_Y52_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                               ; LABCELL_X23_Y52_N18                          ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                               ; LABCELL_X23_Y52_N45                          ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                               ; LABCELL_X23_Y52_N51                          ; 49      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][19]~0                                                   ; LABCELL_X23_Y52_N0                           ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][11]~35                                                  ; LABCELL_X23_Y52_N42                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][10]~70                                                  ; LABCELL_X23_Y52_N21                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~0                                                                                                                                                                                                ; LABCELL_X24_Y58_N21                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~1                                                                                                                                                                                                ; LABCELL_X23_Y56_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_wrreq~0                                                                                                                                                                                                      ; LABCELL_X27_Y51_N12                          ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|pipeline2_en~1                                                                                                                                                                                                        ; LABCELL_X24_Y56_N6                           ; 88      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|pipeline2_overflow_en~0                                                                                                                                                                                               ; LABCELL_X24_Y56_N12                          ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                                                                                           ; FF_X24_Y56_N2                                ; 156     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|update_outstanding_reads~0                                                                                                                                                                                            ; LABCELL_X24_Y56_N24                          ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][31]~0                                                                                                                                                                                                             ; LABCELL_X30_Y50_N57                          ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[3][31]~1                                                                                                                                                                                                             ; LABCELL_X30_Y50_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]~2                                                                                                                                                                                                         ; LABCELL_X27_Y49_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay1                                                                                                                                                                                                       ; FF_X27_Y50_N41                               ; 97      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y49_N51                         ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|WideOr12                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y45_N54                          ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                                                  ; FF_X13_Y45_N26                               ; 99      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read~0                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y45_N30                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|do_control_packet                                                                                                                                                                                                                                                                                             ; FF_X24_Y49_N50                               ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                                                    ; FF_X23_Y45_N11                               ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_ADDRESS                                                                                                                                                                                                                                                                                         ; FF_X23_Y45_N32                               ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y42_N18                          ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                                                                                                                                                                                                                           ; FF_X24_Y42_N56                               ; 55      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y42_N39                          ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                ; FF_X25_Y45_N47                               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                 ; FF_X25_Y45_N56                               ; 2593    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X43_Y16_N56                               ; 104     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X1_Y36_N50                                ; 3780    ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; FF_X22_Y45_N56                               ; 2753    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|global_enable_comb~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y35_N48                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|pulse_irq_counter_stop_comb~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y35_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|state_machine_counter:state_machine[0].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                         ; FF_X19_Y35_N41                               ; 45      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|state_machine_counter:state_machine[0].state_machine_counter|state.START                                                                                                                                                                                                                                                        ; FF_X19_Y35_N8                                ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:interrupt_latency_counter_0|state_machine_counter:state_machine[0].state_machine_counter|state.STORE                                                                                                                                                                                                                                                        ; FF_X19_Y35_N47                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|_~0                                                                                                                                                                                                    ; LABCELL_X27_Y41_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                      ; FF_X25_Y41_N14                               ; 108     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][7]~0                                                                                                                                                                                                                                                  ; LABCELL_X30_Y41_N15                          ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][7]~1                                                                                                                                                                                                                                                  ; LABCELL_X30_Y41_N42                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][11]~1                                                                                                                                                                                                                  ; LABCELL_X30_Y41_N12                          ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][11]~2                                                                                                                                                                                                                  ; LABCELL_X29_Y39_N21                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|frames_in_sync[5]~0                                                                                                                                                                                                                                ; LABCELL_X29_Y39_N18                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|is_valid_qualified~1                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y43_N39                         ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                               ; FF_X29_Y42_N56                               ; 120     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|sync_lost~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y41_N9                           ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~0                                                                                                                                                                                                                                            ; LABCELL_X29_Y44_N15                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|internal_ready                                                                                                                                                                                                                                       ; LABCELL_X30_Y46_N9                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|always0~0                                                                                                                                                                                                                                            ; LABCELL_X27_Y44_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                                             ; FF_X30_Y46_N14                               ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder|always0~0                                                                                                                                                                                                                                             ; MLABCELL_X28_Y45_N0                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|always1~0                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y46_N6                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                           ; MLABCELL_X28_Y43_N42                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                         ; MLABCELL_X28_Y44_N51                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|dout_ready_sig                                                                                                                                                                                     ; LABCELL_X30_Y46_N48                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always10~0                                                                                                                                                                                        ; LABCELL_X27_Y47_N48                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always2~0                                                                                                                                                                                         ; LABCELL_X27_Y47_N3                           ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~0                                                                                                                                                                          ; LABCELL_X27_Y48_N42                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~3                                                                                                                                                                          ; LABCELL_X27_Y47_N27                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|always3~0                                                                                                                                                                                                                                        ; LABCELL_X29_Y46_N45                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[14]~1                                                                                                                                                                                                                              ; MLABCELL_X28_Y44_N54                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_LINE_PACKET                                                                                                                                                                                                                            ; FF_X29_Y46_N11                               ; 33      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_USER_PACKET                                                                                                                                                                                                                           ; FF_X29_Y45_N56                               ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~9                                                                                                                                                                                                                                                      ; LABCELL_X29_Y62_N6                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]~5                                                                                                                                                                                                                                                      ; LABCELL_X29_Y62_N24                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]~1                                                                                                                                                                                                                                                      ; LABCELL_X30_Y61_N30                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                                         ; FF_X29_Y62_N59                               ; 291     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~13                                                                                                                                                                                                                                                      ; LABCELL_X29_Y62_N36                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                                          ; LABCELL_X31_Y58_N6                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~0                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y58_N0                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y58_N3                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                                                                  ; LABCELL_X31_Y59_N18                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~4                                                                                                                                                                                                                                                      ; LABCELL_X30_Y61_N36                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                         ; LABCELL_X30_Y57_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                    ; FF_X28_Y58_N53                               ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                    ; FF_X28_Y58_N32                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                    ; FF_X28_Y58_N29                               ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                               ; FF_X29_Y58_N56                               ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                                          ; LABCELL_X36_Y58_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                    ; LABCELL_X29_Y59_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                    ; LABCELL_X29_Y59_N42                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                    ; LABCELL_X29_Y59_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                     ; LABCELL_X29_Y59_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y55_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y55_N21                          ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y55_N33                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y59_N18                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                   ; FF_X11_Y2_N8                                 ; 20      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                 ; LABCELL_X11_Y2_N15                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                      ; LABCELL_X11_Y2_N0                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                        ; LABCELL_X12_Y3_N51                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                         ; LABCELL_X11_Y54_N57                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                  ; LABCELL_X9_Y2_N39                            ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                  ; LABCELL_X7_Y1_N21                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                       ; MLABCELL_X8_Y3_N45                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                           ; FF_X7_Y1_N40                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                    ; LABCELL_X10_Y2_N39                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                       ; MLABCELL_X6_Y2_N36                           ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                        ; FF_X7_Y1_N44                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                            ; LABCELL_X7_Y1_N24                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                            ; LABCELL_X10_Y2_N36                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                          ; MLABCELL_X6_Y2_N21                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                              ; LABCELL_X7_Y1_N48                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                               ; LABCELL_X9_Y2_N36                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                             ; MLABCELL_X3_Y3_N57                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                 ; LABCELL_X10_Y4_N42                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                ; MLABCELL_X6_Y2_N18                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                ; MLABCELL_X8_Y3_N30                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                    ; FF_X4_Y3_N35                                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                ; LABCELL_X7_Y1_N12                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                    ; MLABCELL_X8_Y2_N3                            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                    ; LABCELL_X7_Y2_N48                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                 ; LABCELL_X10_Y2_N3                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                           ; MLABCELL_X8_Y3_N18                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                                              ; MLABCELL_X3_Y2_N12                           ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                             ; MLABCELL_X8_Y10_N54                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                  ; MLABCELL_X6_Y3_N0                            ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                  ; MLABCELL_X6_Y3_N6                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                ; LABCELL_X13_Y3_N45                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                     ; LABCELL_X10_Y2_N33                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                    ; FF_X9_Y1_N50                                 ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y3_N27                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                 ; FF_X29_Y61_N14                               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y61_N15                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y57_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; FF_X12_Y3_N20                                ; 261     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~2                                                                                                                                                                                                                                                         ; LABCELL_X12_Y25_N42                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~1                                                                                                                                                                                                                                                         ; LABCELL_X12_Y25_N45                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~3                                                                                                                                                                                                                                                          ; LABCELL_X12_Y25_N48                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y25_N21                         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                                          ; LABCELL_X12_Y24_N48                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                                          ; LABCELL_X12_Y24_N51                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y25_N36                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~4                                                                                                                                                                                                                                                         ; LABCELL_X1_Y14_N24                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                            ; LABCELL_X16_Y24_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                       ; FF_X15_Y26_N20                               ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                       ; FF_X15_Y26_N26                               ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                  ; FF_X12_Y25_N26                               ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~2                                                                                                                                                                                                                                             ; LABCELL_X12_Y24_N30                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                       ; LABCELL_X10_Y22_N27                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                       ; LABCELL_X10_Y22_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                       ; LABCELL_X13_Y23_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                        ; LABCELL_X10_Y22_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y22_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y22_N54                          ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y22_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y26_N6                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                      ; FF_X7_Y8_N26                                 ; 20      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                    ; LABCELL_X7_Y8_N27                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                         ; MLABCELL_X6_Y8_N48                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                           ; MLABCELL_X8_Y9_N33                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                            ; LABCELL_X9_Y10_N48                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                     ; LABCELL_X2_Y6_N3                             ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                     ; LABCELL_X1_Y6_N12                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                          ; LABCELL_X7_Y10_N54                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                              ; FF_X1_Y6_N40                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                       ; MLABCELL_X3_Y7_N9                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                          ; LABCELL_X9_Y5_N57                            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                           ; FF_X1_Y6_N25                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                               ; LABCELL_X1_Y7_N27                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~1                                                                                                                                                               ; MLABCELL_X6_Y10_N33                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                             ; LABCELL_X2_Y6_N6                             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                 ; LABCELL_X1_Y6_N0                             ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                  ; LABCELL_X1_Y7_N24                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                               ; LABCELL_X4_Y7_N18                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                    ; LABCELL_X7_Y9_N57                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                   ; LABCELL_X4_Y7_N21                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                   ; MLABCELL_X6_Y10_N24                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                       ; FF_X3_Y8_N8                                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                   ; LABCELL_X1_Y6_N6                             ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                       ; LABCELL_X2_Y6_N39                            ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                       ; LABCELL_X2_Y6_N36                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                    ; LABCELL_X2_Y6_N30                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                         ; MLABCELL_X3_Y7_N33                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                                                 ; LABCELL_X2_Y8_N45                            ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                ; LABCELL_X2_Y9_N12                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                     ; LABCELL_X7_Y7_N48                            ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                     ; LABCELL_X4_Y7_N6                             ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                   ; MLABCELL_X6_Y7_N54                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                        ; MLABCELL_X3_Y7_N0                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                       ; FF_X1_Y10_N38                                ; 45      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                      ; LABCELL_X1_Y14_N0                            ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                    ; FF_X10_Y20_N35                               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y22_N21                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y20_N12                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                             ; FF_X8_Y8_N2                                  ; 241     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~2                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y31_N3                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~3                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y31_N54                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~4                                                                                                                                                                                                                                                          ; LABCELL_X27_Y30_N54                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~1                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y31_N57                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y30_N0                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                                                                                                          ; LABCELL_X29_Y30_N57                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~0                                                                                                                                                                                                                                                           ; LABCELL_X29_Y30_N48                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y29_N0                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~3                                                                                                                                                                                                                                                          ; LABCELL_X29_Y29_N36                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                             ; LABCELL_X29_Y31_N51                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                        ; FF_X28_Y30_N26                               ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                        ; FF_X28_Y30_N44                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                        ; FF_X28_Y30_N29                               ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                   ; FF_X29_Y29_N50                               ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                                              ; LABCELL_X30_Y31_N27                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                        ; LABCELL_X30_Y32_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y32_N51                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                        ; LABCELL_X30_Y32_N45                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y32_N30                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y26_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y26_N9                          ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y26_N30                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y30_N48                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                       ; FF_X21_Y15_N14                               ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                     ; MLABCELL_X21_Y15_N48                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                            ; LABCELL_X27_Y27_N6                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                             ; LABCELL_X10_Y8_N39                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                      ; LABCELL_X1_Y11_N54                           ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                      ; LABCELL_X1_Y11_N45                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                           ; LABCELL_X13_Y2_N0                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                               ; FF_X4_Y11_N17                                ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                        ; LABCELL_X11_Y4_N9                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                           ; LABCELL_X9_Y4_N45                            ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                            ; FF_X1_Y11_N2                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                ; LABCELL_X1_Y11_N36                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                ; LABCELL_X9_Y4_N33                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                               ; LABCELL_X19_Y14_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                  ; LABCELL_X1_Y11_N12                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                   ; LABCELL_X1_Y5_N0                             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                ; LABCELL_X9_Y4_N3                             ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                     ; LABCELL_X9_Y4_N21                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                    ; MLABCELL_X3_Y11_N33                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                    ; LABCELL_X9_Y4_N9                             ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                    ; LABCELL_X1_Y5_N30                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                        ; MLABCELL_X3_Y11_N12                          ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                        ; MLABCELL_X3_Y11_N51                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                     ; MLABCELL_X3_Y11_N15                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                          ; LABCELL_X7_Y3_N33                            ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                                                  ; LABCELL_X9_Y6_N12                            ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~0                                                                                                                                                  ; LABCELL_X9_Y6_N30                            ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                      ; LABCELL_X4_Y6_N9                             ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                                                                                      ; LABCELL_X4_Y6_N24                            ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                    ; LABCELL_X4_Y6_N45                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                         ; LABCELL_X7_Y3_N42                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                        ; FF_X10_Y4_N38                                ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y27_N36                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; FF_X22_Y15_N50                               ; 272     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                             ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                  ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3287    ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_clk[0]                                                                                                                                                                                                                                                                                          ; HPSINTERFACEPERIPHERALI2C_X52_Y60_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_data[0]                                                                                                                                                                                                                                                                                         ; HPSINTERFACEPERIPHERALI2C_X52_Y60_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                        ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                       ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                       ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                       ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                        ; CLKPHASESELECT_X89_Y77_N7                    ; 10      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                         ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                          ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                  ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                        ; HPSSDRAMPLL_X84_Y41_N111                     ; 73      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                  ; HPSSDRAMPLL_X84_Y41_N111                     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSPIMASTER_X87_Y55_N111          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[59]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[61]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[63]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[65]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[67]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[69]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[71]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[73]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[75]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[77]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[79]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[81]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[83]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[85]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[87]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y12_N57                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y30_N6                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y12_N6                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y12_N42                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y34_N21                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                ; FF_X11_Y34_N8                                ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y34_N18                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y30_N12                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                 ; FF_X15_Y34_N53                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                               ; MLABCELL_X15_Y34_N48                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                               ; LABCELL_X11_Y30_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y34_N54                          ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_pio:led_pio|always0~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y40_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                      ; LABCELL_X30_Y58_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|read~0                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y58_N33                          ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|write                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y58_N6                           ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y60_N33                          ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y62_N33                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y64_N21                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y60_N54                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y62_N45                         ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y64_N54                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y62_N3                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y63_N24                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y62_N54                         ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y62_N42                         ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y62_N33                         ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y64_N0                           ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y62_N24                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y60_N39                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                ; FF_X21_Y62_N38                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                ; FF_X21_Y62_N41                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                ; FF_X21_Y62_N2                                ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                ; FF_X21_Y62_N29                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N32                               ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y62_N12                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N59                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N20                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N23                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N50                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N53                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N8                                ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N11                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                 ; FF_X21_Y62_N26                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y60_N30                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y61_N24                          ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                ; LABCELL_X30_Y58_N39                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; LABCELL_X30_Y58_N27                          ; 289     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                               ; LABCELL_X30_Y60_N39                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                 ; LABCELL_X30_Y61_N48                          ; 327     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                       ; LABCELL_X29_Y55_N42                          ; 315     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X30_Y58_N17                               ; 615     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X28_Y64_N57                         ; 330     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                               ; FF_X24_Y60_N20                               ; 667     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|av_readdatavalid~1                                                                                                                                                                                                                                                        ; LABCELL_X30_Y55_N0                           ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[26]~0                                                                                                                                                                                                                                          ; LABCELL_X23_Y58_N12                          ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|always4~0                                                                                                                                                                                                                                                       ; LABCELL_X22_Y54_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[4]~1                                                                                                                                                                                                                                   ; LABCELL_X24_Y58_N45                          ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                   ; LABCELL_X24_Y62_N12                          ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                      ; LABCELL_X24_Y57_N9                           ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                      ; LABCELL_X24_Y59_N6                           ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                                             ; MLABCELL_X21_Y60_N24                         ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y59_N48                         ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|always9~1                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y59_N6                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|count[3]~0                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y59_N42                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|count[4]~1                                                                                                                                                                                                                                                   ; LABCELL_X22_Y59_N9                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                                                ; FF_X21_Y58_N14                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|p0_bwrap_field[0]~0                                                                                                                                                                                                                                          ; MLABCELL_X21_Y57_N18                         ; 57      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|unaligned_read~1                                                                                                                                                                                                                                             ; LABCELL_X23_Y58_N51                          ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter|use_reg                                                                                                                                                                                                                                                      ; FF_X33_Y55_N23                               ; 276     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                        ; LABCELL_X24_Y59_N39                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                            ; FF_X24_Y60_N26                               ; 587     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y60_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                             ; LABCELL_X31_Y42_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y41_N42                          ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y42_N21                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y42_N6                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y42_N9                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y42_N30                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; FF_X36_Y44_N2                                ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                        ; FF_X36_Y44_N5                                ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                        ; FF_X36_Y44_N20                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y42_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y42_N45                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X40_Y42_N8                                ; 104     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                                                                                                                                         ; LABCELL_X40_Y42_N9                           ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                               ; FF_X35_Y43_N8                                ; 156     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                             ; LABCELL_X35_Y43_N57                          ; 73      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y45_N27                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; LABCELL_X42_Y45_N6                           ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X40_Y45_N21                          ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                        ; LABCELL_X42_Y45_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y45_N9                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X17_Y41_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                          ; LABCELL_X22_Y45_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:interrupt_latency_counter_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X19_Y35_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:interrupt_latency_counter_0_avalon_slave_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                  ; LABCELL_X19_Y35_N3                           ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X16_Y35_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y34_N21                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y40_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y39_N33                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X23_Y36_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; LABCELL_X19_Y41_N3                           ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                 ; LABCELL_X22_Y42_N45                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                       ; MLABCELL_X21_Y41_N33                         ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X21_Y41_N17                               ; 99      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X19_Y41_N50                               ; 78      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                           ; FF_X19_Y41_N20                               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                                                                                                                                         ; LABCELL_X19_Y41_N0                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                       ; LABCELL_X19_Y35_N0                           ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X19_Y35_N17                               ; 98      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X24_Y35_N50                               ; 24      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                         ; LABCELL_X24_Y35_N24                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X23_Y36_N2                                ; 24      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                                                                                                                                         ; LABCELL_X23_Y36_N36                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                       ; LABCELL_X11_Y39_N6                           ; 87      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X11_Y39_N14                               ; 181     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                       ; LABCELL_X12_Y40_N57                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X12_Y40_N44                               ; 35      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                               ; FF_X22_Y34_N41                               ; 42      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                             ; LABCELL_X19_Y34_N15                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                         ; FF_X21_Y33_N50                               ; 135     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                                       ; LABCELL_X16_Y35_N0                           ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                             ; FF_X22_Y42_N41                               ; 120     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                           ; LABCELL_X22_Y42_N36                          ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|m0_read~0                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y44_N36                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                              ; MLABCELL_X21_Y33_N42                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                           ; LABCELL_X18_Y30_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                       ; LABCELL_X24_Y41_N45                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|save_dest_id~1                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y41_N6                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y37_N9                          ; 45      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|always9~0                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y39_N57                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X22_Y34_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y34_N45                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; MLABCELL_X21_Y39_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y39_N57                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X22_Y37_N45                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y37_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X16_Y35_N15                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y35_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; MLABCELL_X15_Y42_N27                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y42_N3                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                        ; LABCELL_X22_Y34_N21                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y34_N15                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                       ; LABCELL_X33_Y37_N57                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                           ; FF_X33_Y37_N38                               ; 83      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                               ; FF_X35_Y39_N32                               ; 211     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                                             ; LABCELL_X46_Y41_N48                          ; 104     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                         ; LABCELL_X29_Y33_N21                          ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                             ; FF_X29_Y33_N38                               ; 146     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X36_Y37_N6                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                     ; LABCELL_X33_Y37_N9                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                     ; LABCELL_X33_Y37_N3                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                     ; LABCELL_X33_Y37_N21                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                     ; LABCELL_X35_Y36_N12                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                     ; LABCELL_X35_Y36_N33                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                     ; LABCELL_X35_Y38_N0                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; FF_X33_Y37_N53                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                 ; LABCELL_X33_Y37_N0                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                   ; FF_X33_Y37_N44                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                   ; FF_X33_Y37_N50                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ; FF_X33_Y37_N47                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                   ; FF_X33_Y37_N20                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                   ; FF_X33_Y37_N8                                ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y39_N3                           ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y38_N3                           ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y38_N9                           ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y39_N21                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y38_N57                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y38_N21                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y38_N18                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; FF_X45_Y38_N26                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                ; LABCELL_X45_Y38_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                  ; FF_X45_Y38_N29                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                  ; FF_X45_Y38_N50                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                  ; FF_X45_Y38_N35                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                  ; FF_X45_Y38_N32                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                  ; FF_X45_Y38_N56                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                               ; LABCELL_X29_Y33_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_ram:onchip_ram|wren~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y39_N15                          ; 8       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 7059    ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 258     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                        ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X1_Y36_N50                         ; 3780    ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK11           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                      ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3287    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|fboutclk_wire[0]                                                       ; FRACTIONALPLL_X89_Y1_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                         ; PLLOUTPUTCOUNTER_X89_Y7_N1            ; 7059    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                         ; PLLOUTPUTCOUNTER_X89_Y5_N1            ; 258     ; Global Clock         ; GCLK6            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                   ; 2753    ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                       ; 2593    ;
; altera_internal_jtag~TCKUTAP                                                                                                                              ; 901     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0     ; 667     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ; 615     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                  ; 587     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                       ; Location                                                                                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0          ; None                      ; M10K_X38_Y53_N0, M10K_X38_Y52_N0, M10K_X38_Y50_N0, M10K_X26_Y53_N0                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 52           ; 2            ; 52           ; yes                    ; no                      ; yes                    ; yes                     ; 104   ; 2                           ; 48                          ; 2                           ; 48                          ; 96                  ; 2           ; 0          ; None                      ; M10K_X26_Y51_N0, M10K_X26_Y50_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 33           ; 2048         ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 67584 ; 2048                        ; 19                          ; 2048                        ; 19                          ; 38912               ; 4           ; 0          ; None                      ; M10K_X26_Y42_N0, M10K_X26_Y41_N0, M10K_X26_Y43_N0, M10K_X26_Y40_N0                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                      ; M10K_X14_Y55_N0                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                      ; M10K_X14_Y22_N0                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                      ; M10K_X26_Y26_N0                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                      ; M10K_X14_Y34_N0                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                      ; M10K_X14_Y30_N0                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_4an1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 256          ; 256          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 256                         ; 256                         ; 256                         ; 256                         ; 65536               ; 7           ; 0          ; None                      ; M10K_X49_Y56_N0, M10K_X41_Y58_N0, M10K_X41_Y57_N0, M10K_X49_Y55_N0, M10K_X49_Y59_N0, M10K_X49_Y57_N0, M10K_X49_Y58_N0              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                      ; M10K_X38_Y42_N0                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_e5n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 1024         ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 65536 ; 1024                        ; 64                          ; --                          ; --                          ; 65536               ; 8           ; 0          ; soc_system_onchip_ram.hex ; M10K_X14_Y40_N0, M10K_X5_Y39_N0, M10K_X14_Y39_N0, M10K_X14_Y38_N0, M10K_X5_Y41_N0, M10K_X5_Y40_N0, M10K_X14_Y37_N0, M10K_X5_Y38_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 21,748 / 289,320 ( 8 % )  ;
; C12 interconnects                           ; 322 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 7,369 / 119,108 ( 6 % )   ;
; C4 interconnects                            ; 4,711 / 56,300 ( 8 % )    ;
; DQS bus muxes                               ; 2 / 25 ( 8 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 2 / 25 ( 8 % )            ;
; Direct links                                ; 2,080 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 145 / 287 ( 51 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 335 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 120 / 156 ( 77 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 4 / 142 ( 3 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,738 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 594 / 12,676 ( 5 % )      ;
; R14/C12 interconnect drivers                ; 814 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 9,748 / 130,992 ( 7 % )   ;
; R6 interconnects                            ; 14,374 / 266,960 ( 5 % )  ;
; Spine clocks                                ; 30 / 360 ( 8 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                            ; 111          ; 0            ; 111          ; 164       ; 16           ; 164       ; 111          ; 0            ; 164       ; 164       ; 24           ; 103          ; 0            ; 0            ; 0            ; 24           ; 103          ; 0            ; 0            ; 0            ; 11           ; 103          ; 127          ; 0            ; 0            ; 0            ; 0            ; 105          ;
; Total Unchecked                       ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                    ; 53           ; 164          ; 53           ; 0         ; 148          ; 0         ; 53           ; 164          ; 0         ; 0         ; 140          ; 61           ; 164          ; 164          ; 164          ; 140          ; 61           ; 164          ; 164          ; 164          ; 153          ; 61           ; 37           ; 164          ; 164          ; 164          ; 164          ; 59           ;
; Total Fail                            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; memory_mem_a[0]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[13]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck                         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke                        ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n                    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt                        ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_3V3_SDMMC_CLK                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_STP_via_RGMII0_RXD1   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_SPIM0_CLK                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_SPIM0_MOSI                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_SPIM0_SS0                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_SPIM1_CLK_via_I2C0_SDA     ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_SPIM1_MOSI_via_I2C0_SCL    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_SPIM1_SS0_via_CAN0_TX      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_UART0_TX                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_CLK                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_2V5_GPIO_LED_RF1_via_FPGA      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_2V5_GPIO_LED_RF2_via_FPGA      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_ENABLE                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_HSYNC                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_VSYNC                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT23                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT22                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT21                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT20                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT19                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT15                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT14                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT13                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT12                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT11                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT10                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT7                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT6                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT5                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT4                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_LCD_DAT3                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S1_TXC                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S1_TXFS                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S1_TXD                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S1_MCLK                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_SD_CLK                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_UART_CTS               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_FPGA_1V8_RF_UART_RTS               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_UART_RXD               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_FPGA_1V8_RF_UART_TXD               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S2_RXD                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_FPGA_1V8_I2S2_TXC                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S2_TXD                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S2_TXFS                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_BT_HOST_WAKE              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_1V8_UART1_CTS_via_FPGA         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_1V8_UART1_RTS_via_FPGA         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_UART1_RX_via_FPGA          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_1V8_UART1_TX_via_FPGA          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S3_RXD                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_FPGA_1V8_I2S3_TXC                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S3_TXD                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_I2S3_TXFS                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_SDMMC_CMD                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_SDMMC_D0                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_SDMMC_D1                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_SDMMC_D2                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_SDMMC_D3                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D0_via_RGMII0_TXD0    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D1_via_RGMII0_TXD1    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D2_via_RGMII0_TXD2    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D3_via_RGMII0_TXD3    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D4_via_RGMII0_RXD0    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D5_via_RGMII0_MDIO    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D6_via_RGMII0_MDC     ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_USB1_D7_via_RGMII0_RX_CTL  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C0_SCL_via_TRACE_D7      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C0_SDA_via_TRACE_D6      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C1_SCL_via_TRACE_D3      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C1_SDA_via_TRACE_D2      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C3_SDA_via_NAND_DQ1      ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_GPIO0_via_RGMII0_TX_CLK    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_GPIO9_via_RGMII0_TX_CTL    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO14_via_NAND_ALE        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO15_via_NAND_CE         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO16_via_NAND_CLE        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO17_via_NAND_RE         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO18_via_NAND_RB         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO19_via_NAND_DQ0        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO22_via_NAND_DQ3        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO23_via_NAND_DQ4        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO24_via_NAND_DQ5        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO25_via_NAND_DQ6        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO26_via_NAND_DQ7        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO27_via_NAND_WP         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO28_via_NAND_WE         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO29_via_QSPI_IO0        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO30_via_QSPI_IO1        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO31_via_QSPI_IO2        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO32_via_QSPI_IO3        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO33_via_QSPI_SS0        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO34_via_QSPI_CLK        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_GPIO37_via_SDMMC_PWREN     ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_3V3_GPIO44_via_SDMMC_FB_CLK_IN ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO48_via_TRACE_CLK       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO53_via_TRACE_D4        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_GPIO54_via_TRACE_D5        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C2_SCL_via_FPGA          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_I2C2_SDA_via_FPGA          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_SD_CMD                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_SD_DATA0               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_SD_DATA1               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_SD_DATA2               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_FPGA_1V8_RF_SD_DATA3               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CV_HPS_1V8_SPIM0_MISO                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_1V8_SPIM1_MISO_via_CAN0_RX     ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_1V8_UART0_RX                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_3V3_USB1_DIR_via_RGMII0_RXD2   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CV_HPS_3V3_USB1_NXT_via_RGMII0_RXD3   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin                      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                   ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                   ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                   ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                   ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                 ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                     ; Destination Clock(s)                                                ; Delay Added in ns ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                 ; altera_reserved_tck                                                 ; 1006.4            ;
; u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 738.1             ;
; u0|hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk                ; u0|hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk                ; 427.3             ;
; altera_reserved_tck,I/O                                             ; altera_reserved_tck                                                 ; 64.4              ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                          ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                           ; 2.392             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                          ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                           ; 2.346             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                   ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                           ; 2.208             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                          ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                           ; 2.130             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                        ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                  ; 1.873             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                        ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                  ; 1.871             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                        ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                  ; 1.864             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                       ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                  ; 1.746             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.698             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                       ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                  ; 1.694             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                            ; 1.688             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                            ; 1.687             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.667             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                       ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                  ; 1.627             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.624             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.624             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.613             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                            ; 1.604             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.603             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.558             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.536             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.523             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                            ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.518             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                               ; 1.498             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                            ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                      ; 1.485             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                       ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                  ; 1.472             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                        ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                     ; 1.365             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                           ; 1.349             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                           ; 1.349             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                               ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                           ; 1.349             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                             ; 1.332             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                            ; 1.331             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                         ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                         ; 1.330             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ; 1.320             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                 ; 1.319             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                      ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                     ; 1.318             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.315             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; 1.305             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                           ; 1.302             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                             ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                               ; 1.302             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                               ; 1.302             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                            ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                        ; 1.302             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ; 1.302             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                             ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                               ; 1.300             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ; 1.296             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                    ; 1.296             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; 1.287             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                       ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; 1.283             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                            ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                        ; 1.282             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                     ; 1.282             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ; 1.279             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; 1.279             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; 1.276             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; 1.276             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; 1.276             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; 1.276             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; 1.276             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                    ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                     ; 1.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; 1.269             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                         ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                         ; 1.269             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                  ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                        ; 1.268             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                        ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                         ; 1.265             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; 1.264             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                            ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                        ; 1.264             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                           ; 1.260             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]                    ; 1.260             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                               ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                     ; 1.259             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ; 1.253             ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                           ; 1.251             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.249             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.249             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]                    ; 1.245             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.242             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.240             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ; 1.239             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ; 1.238             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                          ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                          ; 1.237             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                         ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                         ; 1.236             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; 1.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.235             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ; 1.234             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.234             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.233             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                            ; 1.232             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                    ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                            ; 1.232             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 1.229             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; 1.229             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.228             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.227             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.224             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.224             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 1.224             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; 1.219             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.219             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; 1.219             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; 1.219             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                           ; 1.218             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                           ; 1.218             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                           ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                           ; 1.218             ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                              ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                              ; 1.216             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5CSEBA6U19I7 for design "soc_system"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 49 pins of 160 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 151
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G11
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 3423 fanout uses global clock CLKCTRL_G10
    Info (11162): soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 7689 fanout uses global clock CLKCTRL_G5
    Info (11162): soc_system:u0|soc_system_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 244 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3996 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vip_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_upq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe15|dffe16a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_spim0_inst_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_CLK] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_MOSI] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(34): hps_io_hps_io_spim0_inst_MISO could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim0_inst_MISO] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_SS0] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(36): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(38): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(40): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(42): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_i2c3_inst_SDA could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c3_inst_SDA] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c3_inst_SDA] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_i2c3_inst_SCL could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c3_inst_SCL] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c3_inst_SCL] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO00] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO00] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_gpio_inst_GPIO15 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO15] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO15] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_gpio_inst_GPIO16 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO16] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO16] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_gpio_inst_GPIO17 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO17] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO17] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_gpio_inst_GPIO18 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO18] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO18] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_gpio_inst_GPIO19 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO19] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO19] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(68): hps_io_hps_io_gpio_inst_GPIO23 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO23] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO23] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(70): hps_io_hps_io_gpio_inst_GPIO24 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO24] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO24] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(72): hps_io_hps_io_gpio_inst_GPIO26 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO26] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO26] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(74): hps_io_hps_io_gpio_inst_GPIO27 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO27] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO27] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(76): hps_io_hps_io_gpio_inst_GPIO28 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO28] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO28] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(78): hps_io_hps_io_gpio_inst_GPIO29 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO29] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO29] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(80): hps_io_hps_io_gpio_inst_GPIO30 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO30] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO30] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(82): hps_io_hps_io_gpio_inst_GPIO31 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO31] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO31] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(84): hps_io_hps_io_gpio_inst_GPIO33 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO33] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO33] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(86): hps_io_hps_io_gpio_inst_GPIO34 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO34] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 87
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO34] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 87
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(88): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 88
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 88
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO37] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 88
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 89
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO37] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 89
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(90): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 90
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO44] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 91
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO44] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 91
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(92): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 92
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 92
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 92
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 93
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 93
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(94): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 94
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(95): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 95
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 95
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(96): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 96
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(96): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 96
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 96
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(97): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 97
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 97
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(98): hps_io_hps_io_gpio_inst_LOANIO14 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 98
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(98): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 98
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO14] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 98
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(99): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 99
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO14] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 99
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(100): hps_io_hps_io_gpio_inst_LOANIO22 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 100
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(100): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 100
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO22] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 100
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(101): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 101
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO22] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 101
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(102): hps_io_hps_io_gpio_inst_LOANIO25 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 102
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(102): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 102
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO25] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 102
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(103): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 103
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO25] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 103
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(104): hps_io_hps_io_gpio_inst_LOANIO32 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 104
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(104): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 104
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO32] -to * File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 104
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(105): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 105
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO32] File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 105
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(85): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 85
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(85): Argument <through> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 85
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 85
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(86): Argument <through> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(88): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|interlaced_field_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(88): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_interlaced_field[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(88): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|interlaced_field_reg[*]"]     -to [get_keepers "${inst}|mode_banks|vid_interlaced_field[*]"]  100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(88): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(89): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|interlaced_reg could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(89): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_interlaced could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(89): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|interlaced_reg"]              -to [get_keepers "${inst}|mode_banks|vid_interlaced"]           100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(89): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(90): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_minus_one_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(90): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_total_minus_one[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(90): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_h_total_minus_one[*]"] 100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(90): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(91): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|v_total_minus_one_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(91): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_v_total_minus_one[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(91): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_v_total_minus_one[*]"] 100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(91): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(92): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_minus_two_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(92): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_total_minus_two[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(92): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_h_total_minus_two[*]"] 100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(92): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(93): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(93): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_total[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(93): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_total_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_h_total[*]"]           100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(93): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(94): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|v_total_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(94): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_v_total[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(94): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|v_total_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_v_total[*]"]           100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(94): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(95): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_blank_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(95): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_blank[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(95): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_blank_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_h_blank[*]"]           100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(95): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(96): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_sync_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(96): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_sync_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(96): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "${inst}|mode_banks|vid_h_sync_start[*]"]      100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(96): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(97): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_sync_end_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(97): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_sync_end[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(97): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_h_sync_end[*]"]        100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(97): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(98): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_v_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(98): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f2_v_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(98): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_f2_v_start[*]"]        100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(98): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(99): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(99): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f1_v_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(99): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_f1_v_start[*]"]        100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(99): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(100): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_end_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(100): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f1_v_end[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(100): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "${inst}|mode_banks|vid_f1_v_end[*]"]          100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(100): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(101): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_v_sync_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(101): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f2_v_sync_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(101): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "${inst}|mode_banks|vid_f2_v_sync_start[*]"]   100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(101): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(102): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_v_sync_end_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(102): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f2_v_sync_end[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(102): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f2_v_sync_end[*]"]     100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(102): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(103): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_sync_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(103): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f1_v_sync_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(103): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "${inst}|mode_banks|vid_f1_v_sync_start[*]"]   100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(103): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(104): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_sync_end_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(104): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f1_v_sync_end[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(104): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f1_v_sync_end[*]"]     100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(104): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(105): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f_rising_edge_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(105): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f_rising_edge[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(105): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f_rising_edge[*]"]     100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(105): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(106): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f_falling_edge_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(106): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f_falling_edge[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(106): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f_falling_edge[*]"]    100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(106): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(107): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_end_nxt_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(107): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f1_v_end_nxt[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(107): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "${inst}|mode_banks|vid_f1_v_end_nxt[*]"]      100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(107): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(108): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_anc_v_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(108): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f2_anc_v_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(108): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f2_anc_v_start[*]"]    100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(108): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(109): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_anc_v_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(109): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_f1_anc_v_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(109): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f1_anc_v_start[*]"]    100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(109): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(110): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_sync_polarity_reg could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(110): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_sync_polarity could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(110): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "${inst}|mode_banks|vid_h_sync_polarity"]      100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(110): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(111): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|v_sync_polarity_reg could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(111): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_v_sync_polarity could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(111): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "${inst}|mode_banks|vid_v_sync_polarity"]      100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(111): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(112): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_check_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 112
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(112): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_total_check[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 112
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(112): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 112
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_h_total_check[*]"]     100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 112
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(112): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 112
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(113): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|ap_start_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 113
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(113): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_ap_start[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 113
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(113): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 113
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|ap_start_reg[*]"]             -to [get_keepers "${inst}|mode_banks|vid_ap_start[*]"]          100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 113
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(113): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 113
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(114): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_frame_complete_point_reg[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 114
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(114): u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|vid_h_frame_complete_point[*] could not be matched with a keeper File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 114
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(114): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 114
    Info (332050): set_max_delay -from [get_keepers "${inst}|mode_banks|h_frame_complete_point_reg[*]"]  -to [get_keepers "${inst}|mode_banks|vid_h_frame_complete_point[*]"] 100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 114
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(114): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 114
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(116): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 116
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|interlaced_field_reg[*]"]     -to [get_keepers "${inst}|mode_banks|vid_interlaced_field[*]"]  -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 116
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(116): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 116
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(117): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 117
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|interlaced_reg"]              -to [get_keepers "${inst}|mode_banks|vid_interlaced"]           -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 117
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(117): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 117
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(118): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 118
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_h_total_minus_one[*]"] -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 118
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(118): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 118
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(119): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 119
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_v_total_minus_one[*]"] -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 119
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(119): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 119
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(120): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 120
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_h_total_minus_two[*]"] -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 120
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(120): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 120
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(121): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 121
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_total_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_h_total[*]"]           -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 121
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(121): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 121
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(122): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 122
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|v_total_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_v_total[*]"]           -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 122
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(122): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 122
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(123): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 123
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_blank_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_h_blank[*]"]           -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 123
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(123): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 123
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(124): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 124
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "${inst}|mode_banks|vid_h_sync_start[*]"]      -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 124
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(124): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 124
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(125): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 125
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_h_sync_end[*]"]        -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 125
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(125): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 125
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(126): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 126
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_f2_v_start[*]"]        -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 126
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(126): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 126
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(127): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 127
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_f1_v_start[*]"]        -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 127
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(127): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 127
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(128): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 128
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "${inst}|mode_banks|vid_f1_v_end[*]"]          -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 128
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(128): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 128
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(129): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 129
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "${inst}|mode_banks|vid_f2_v_sync_start[*]"]   -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 129
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(129): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 129
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(130): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 130
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f2_v_sync_end[*]"]     -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 130
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(130): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 130
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(131): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 131
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "${inst}|mode_banks|vid_f1_v_sync_start[*]"]   -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 131
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(131): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 131
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(132): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 132
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f1_v_sync_end[*]"]     -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 132
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(132): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 132
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(133): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 133
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f_rising_edge[*]"]     -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 133
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(133): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 133
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(134): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 134
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f_falling_edge[*]"]    -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 134
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(134): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 134
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(135): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 135
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "${inst}|mode_banks|vid_f1_v_end_nxt[*]"]      -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 135
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(135): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 135
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(136): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 136
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f2_anc_v_start[*]"]    -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 136
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(136): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 136
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(137): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 137
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f1_anc_v_start[*]"]    -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 137
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(137): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 137
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(138): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 138
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "${inst}|mode_banks|vid_h_sync_polarity"]      -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 138
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(138): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 138
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(139): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 139
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "${inst}|mode_banks|vid_v_sync_polarity"]      -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 139
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(139): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 139
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(140): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 140
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_h_total_check[*]"]     -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 140
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(140): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 140
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(141): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 141
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|ap_start_reg[*]"]             -to [get_keepers "${inst}|mode_banks|vid_ap_start[*]"]          -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 141
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(141): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 141
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(142): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 142
    Info (332050): set_min_delay -from [get_keepers "${inst}|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "${inst}|mode_banks|vid_h_frame_complete_point[*]"] -100 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 142
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(142): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 142
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(145): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|interlaced_field_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 145
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|interlaced_field_reg[*]"]     -to [get_keepers "${inst}|mode_banks|vid_interlaced_field[*]"]  -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 145
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(146): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|interlaced_reg}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 146
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|interlaced_reg"]              -to [get_keepers "${inst}|mode_banks|vid_interlaced"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 146
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(147): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_minus_one_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 147
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_h_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 147
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(148): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|v_total_minus_one_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 148
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_v_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 148
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(149): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_minus_two_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 149
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "${inst}|mode_banks|vid_h_total_minus_two[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 149
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(150): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 150
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_total_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_h_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 150
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(151): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|v_total_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 151
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|v_total_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_v_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 151
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(152): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_blank_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 152
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_blank_reg[*]"]              -to [get_keepers "${inst}|mode_banks|vid_h_blank[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 152
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(153): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_sync_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 153
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "${inst}|mode_banks|vid_h_sync_start[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 153
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(154): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_sync_end_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 154
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_h_sync_end[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 154
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(155): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_v_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 155
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_f2_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 155
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(156): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 156
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "${inst}|mode_banks|vid_f1_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 156
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(157): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_end_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 157
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "${inst}|mode_banks|vid_f1_v_end[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 157
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(158): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_v_sync_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 158
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "${inst}|mode_banks|vid_f2_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 158
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(159): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_v_sync_end_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 159
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f2_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 159
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(160): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_sync_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 160
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "${inst}|mode_banks|vid_f1_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 160
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(161): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_sync_end_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 161
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f1_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 161
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(162): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f_rising_edge_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 162
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_f_rising_edge[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 162
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(163): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f_falling_edge_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 163
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f_falling_edge[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 163
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(164): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_v_end_nxt_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 164
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "${inst}|mode_banks|vid_f1_v_end_nxt[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 164
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(165): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f2_anc_v_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 165
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f2_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 165
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(166): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|f1_anc_v_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 166
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "${inst}|mode_banks|vid_f1_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 166
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(167): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_sync_polarity_reg}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 167
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "${inst}|mode_banks|vid_h_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 167
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(168): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|v_sync_polarity_reg}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 168
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "${inst}|mode_banks|vid_v_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 168
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(169): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_total_check_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 169
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "${inst}|mode_banks|vid_h_total_check[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 169
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(170): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|ap_start_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 170
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|ap_start_reg[*]"]             -to [get_keepers "${inst}|mode_banks|vid_ap_start[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 170
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(171): argument -from with value [get_keepers {u0|alt_vip_cl_cvo_0|cvo_core|mode_banks|h_frame_complete_point_reg[*]}] contains zero elements File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 171
    Info (332050): set_net_delay -from [get_keepers "${inst}|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "${inst}|mode_banks|vid_h_frame_complete_point[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 171
Info (332104): Reading SDC File: 'soc_system_timing.sdc'
Warning (332174): Ignored filter at soc_system_timing.sdc(10): clk_bot1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 10
Warning (332049): Ignored create_clock at soc_system_timing.sdc(10): Argument <targets> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 10
    Info (332050): create_clock -period 20 [get_ports clk_bot1] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 10
Warning (332174): Ignored filter at soc_system_timing.sdc(11): hps_i2c1_SCL could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 11
Warning (332049): Ignored create_clock at soc_system_timing.sdc(11): Argument <targets> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 11
    Info (332050): create_clock -period 40 [get_ports hps_i2c1_SCL] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 11
Warning (332174): Ignored filter at soc_system_timing.sdc(12): hps_usb1_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 12
Warning (332049): Ignored create_clock at soc_system_timing.sdc(12): Argument <targets> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 12
    Info (332050): create_clock -period 40 [get_ports hps_usb1_CLK] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 12
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 15215 -duty_cycle 50.00 -name {u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 9 -duty_cycle 50.00 -name {u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {u0|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Warning (332174): Ignored filter at soc_system_timing.sdc(45): user_led_fpga[0] could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(45): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 45
    Info (332050): set_false_path  -from  * -to [get_ports {user_led_fpga[0]}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 45
Warning (332174): Ignored filter at soc_system_timing.sdc(46): user_led_fpga[1] could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(46): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 46
    Info (332050): set_false_path  -from  * -to [get_ports {user_led_fpga[1]}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 46
Warning (332174): Ignored filter at soc_system_timing.sdc(47): user_led_fpga[2] could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(47): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 47
    Info (332050): set_false_path  -from  * -to [get_ports {user_led_fpga[2]}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 47
Warning (332174): Ignored filter at soc_system_timing.sdc(48): user_led_fpga[3] could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(48): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 48
    Info (332050): set_false_path  -from  * -to [get_ports {user_led_fpga[3]}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 48
Warning (332174): Ignored filter at soc_system_timing.sdc(54): hps_can0_TX could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(54): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 54
Warning (332174): Ignored filter at soc_system_timing.sdc(55): hps_emac1_MDC could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(55): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 55
Warning (332174): Ignored filter at soc_system_timing.sdc(56): hps_emac1_MDIO could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(56): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 56
Warning (332174): Ignored filter at soc_system_timing.sdc(57): hps_emac1_TXD1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(57): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 57
Warning (332174): Ignored filter at soc_system_timing.sdc(58): hps_emac1_TXD2 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(58): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 58
Warning (332174): Ignored filter at soc_system_timing.sdc(59): hps_emac1_TXD3 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(59): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 59
Warning (332174): Ignored filter at soc_system_timing.sdc(60): hps_emac1_TXD0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(60): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 60
Warning (332174): Ignored filter at soc_system_timing.sdc(61): hps_emac1_TX_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(61): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 61
Warning (332174): Ignored filter at soc_system_timing.sdc(62): hps_emac1_TX_CTL could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(62): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 62
Warning (332174): Ignored filter at soc_system_timing.sdc(63): hps_gpio_GPIO09 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(63): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 63
Warning (332174): Ignored filter at soc_system_timing.sdc(64): hps_gpio_GPIO35 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 64
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(64): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 64
Warning (332174): Ignored filter at soc_system_timing.sdc(65): hps_gpio_GPIO48 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(65): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO48}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 65
Warning (332174): Ignored filter at soc_system_timing.sdc(66): hps_gpio_GPIO53 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(66): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO53}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 66
Warning (332174): Ignored filter at soc_system_timing.sdc(67): hps_gpio_GPIO54 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(67): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO54}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 67
Warning (332174): Ignored filter at soc_system_timing.sdc(68): hps_gpio_GPIO55 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 68
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(68): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO55}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 68
Warning (332174): Ignored filter at soc_system_timing.sdc(69): hps_gpio_GPIO56 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(69): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO56}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 69
Warning (332174): Ignored filter at soc_system_timing.sdc(70): hps_gpio_GPIO61 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(70): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO61}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 70
Warning (332174): Ignored filter at soc_system_timing.sdc(71): hps_gpio_GPIO62 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(71): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO62}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 71
Warning (332174): Ignored filter at soc_system_timing.sdc(72): hps_gpio_GPIO00 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(72): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO00}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(73): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c1_SCL}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 73
Warning (332174): Ignored filter at soc_system_timing.sdc(74): hps_i2c1_SDA could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(74): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c1_SDA}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 74
Warning (332174): Ignored filter at soc_system_timing.sdc(75): hps_i2c0_SDA could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(75): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 75
Warning (332174): Ignored filter at soc_system_timing.sdc(76): hps_qspi_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(76): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 76
Warning (332174): Ignored filter at soc_system_timing.sdc(77): hps_qspi_IO1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(77): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 77
Warning (332174): Ignored filter at soc_system_timing.sdc(78): hps_qspi_IO2 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(78): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 78
Warning (332174): Ignored filter at soc_system_timing.sdc(79): hps_qspi_IO3 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(79): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 79
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 79
Warning (332174): Ignored filter at soc_system_timing.sdc(80): hps_qspi_IO0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 80
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(80): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 80
Warning (332174): Ignored filter at soc_system_timing.sdc(81): hps_qspi_SS0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(81): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 81
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 81
Warning (332174): Ignored filter at soc_system_timing.sdc(82): hps_sdio_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 82
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(82): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 82
Warning (332174): Ignored filter at soc_system_timing.sdc(83): hps_sdio_CMD could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(83): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 83
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 83
Warning (332174): Ignored filter at soc_system_timing.sdc(84): hps_sdio_D1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 84
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(84): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 84
Warning (332174): Ignored filter at soc_system_timing.sdc(85): hps_sdio_D2 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(85): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 85
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 85
Warning (332174): Ignored filter at soc_system_timing.sdc(86): hps_sdio_D3 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(86): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 86
Warning (332174): Ignored filter at soc_system_timing.sdc(87): hps_sdio_D0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(87): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 87
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 87
Warning (332174): Ignored filter at soc_system_timing.sdc(88): hps_spim1_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 88
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(88): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 88
    Info (332050): set_false_path -from * -to [get_ports {hps_spim1_CLK}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 88
Warning (332174): Ignored filter at soc_system_timing.sdc(89): hps_spim1_MISO could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 89
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(89): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 89
    Info (332050): set_false_path -from * -to [get_ports {hps_spim1_MISO}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 89
Warning (332174): Ignored filter at soc_system_timing.sdc(90): hps_spim1_MOSI could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(90): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 90
    Info (332050): set_false_path -from * -to [get_ports {hps_spim1_MOSI}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 90
Warning (332174): Ignored filter at soc_system_timing.sdc(91): hps_spim1_SS0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(91): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 91
    Info (332050): set_false_path -from * -to [get_ports {hps_spim1_SS0}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 91
Warning (332174): Ignored filter at soc_system_timing.sdc(92): hps_spim0_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 92
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(92): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 92
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 92
Warning (332174): Ignored filter at soc_system_timing.sdc(93): hps_spim0_MOSI could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 93
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(93): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 93
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 93
Warning (332174): Ignored filter at soc_system_timing.sdc(94): hps_spim0_SS0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(94): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 94
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 94
Warning (332174): Ignored filter at soc_system_timing.sdc(95): hps_uart0_TX could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 95
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(95): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 95
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 95
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(96): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 96
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_CLK}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 96
Warning (332174): Ignored filter at soc_system_timing.sdc(97): hps_usb1_D1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 97
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(97): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 97
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 97
Warning (332174): Ignored filter at soc_system_timing.sdc(98): hps_usb1_D2 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 98
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(98): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 98
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 98
Warning (332174): Ignored filter at soc_system_timing.sdc(99): hps_usb1_D3 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 99
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(99): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 99
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 99
Warning (332174): Ignored filter at soc_system_timing.sdc(100): hps_usb1_D4 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 100
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(100): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 100
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 100
Warning (332174): Ignored filter at soc_system_timing.sdc(101): hps_usb1_D5 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 101
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(101): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 101
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 101
Warning (332174): Ignored filter at soc_system_timing.sdc(102): hps_usb1_D6 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 102
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(102): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 102
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 102
Warning (332174): Ignored filter at soc_system_timing.sdc(103): hps_usb1_D7 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 103
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(103): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 103
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 103
Warning (332174): Ignored filter at soc_system_timing.sdc(104): hps_usb1_D0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 104
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(104): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 104
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 104
Warning (332174): Ignored filter at soc_system_timing.sdc(105): hps_usb1_STP could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 105
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(105): Argument <to> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 105
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}] File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 105
Warning (332174): Ignored filter at soc_system_timing.sdc(107): hps_can0_RX could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 107
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(107): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 107
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 107
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(108): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 108
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}]   -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 108
Warning (332174): Ignored filter at soc_system_timing.sdc(109): hps_emac1_RXD1 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 109
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(109): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 109
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD1}]   -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 109
Warning (332174): Ignored filter at soc_system_timing.sdc(110): hps_emac1_RXD2 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 110
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(110): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 110
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD2}]   -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 110
Warning (332174): Ignored filter at soc_system_timing.sdc(111): hps_emac1_RXD3 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 111
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(111): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 111
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD3}]   -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 111
Warning (332174): Ignored filter at soc_system_timing.sdc(112): hps_emac1_RXD0 could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 112
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(112): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 112
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD0}]   -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 112
Warning (332174): Ignored filter at soc_system_timing.sdc(113): hps_emac1_RX_CLK could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 113
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(113): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 113
    Info (332050): set_false_path -from [get_ports {hps_emac1_RX_CLK}] -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 113
Warning (332174): Ignored filter at soc_system_timing.sdc(114): hps_emac1_RX_CTL could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 114
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(114): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 114
    Info (332050): set_false_path -from [get_ports {hps_emac1_RX_CTL}] -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 114
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(115): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 115
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 115
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(116): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 116
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 116
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(117): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 117
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO48}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 117
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(118): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 118
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO53}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 118
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(119): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 119
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO54}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 119
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(120): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 120
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO55}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 120
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(121): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO56}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 121
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(122): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 122
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO61}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 122
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(123): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 123
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO62}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 123
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(124): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 124
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO00}]  -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 124
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(125): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 125
    Info (332050): set_false_path -from [get_ports {hps_i2c1_SCL}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 125
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(126): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 126
    Info (332050): set_false_path -from [get_ports {hps_i2c1_SDA}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 126
Warning (332174): Ignored filter at soc_system_timing.sdc(127): hps_i2c0_SCL could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 127
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(127): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 127
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 127
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(128): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 128
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 128
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(129): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 129
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 129
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(130): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 130
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 130
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(131): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 131
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 131
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(132): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 132
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 132
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(133): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 133
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 133
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(134): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 134
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 134
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(135): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 135
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 135
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(136): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 136
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 136
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(137): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 137
    Info (332050): set_false_path -from [get_ports {hps_spim1_MISO}]   -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 137
Warning (332174): Ignored filter at soc_system_timing.sdc(138): hps_spim0_MISO could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 138
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(138): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 138
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}]   -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 138
Warning (332174): Ignored filter at soc_system_timing.sdc(139): hps_uart0_RX could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 139
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(139): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 139
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 139
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(140): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 140
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 140
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(141): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 141
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 141
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(142): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 142
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 142
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(143): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 143
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 143
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(144): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 144
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 144
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(145): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 145
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 145
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(146): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 146
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 146
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(147): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 147
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 147
Warning (332174): Ignored filter at soc_system_timing.sdc(148): hps_usb1_DIR could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 148
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(148): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 148
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 148
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(149): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 149
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}]      -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 149
Warning (332174): Ignored filter at soc_system_timing.sdc(150): hps_usb1_NXT could not be matched with a port File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 150
Warning (332049): Ignored set_false_path at soc_system_timing.sdc(150): Argument <from> is an empty collection File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 150
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}]     -to * File: D:/cv_chameleon96-ghrd/soc_system_timing.sdc Line: 150
Warning (332060): Node: CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK
Warning (332060): Node: CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C0_SCL_via_TRACE_D7
Warning (332060): Node: CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C1_SCL_via_TRACE_D3
Warning (332060): Node: CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c3_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_1  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_2  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_3  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_1  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_2  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_3  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: u0|hps_0|fpga_interfaces|fpga2hps|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: u0|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):   20.000 u0|hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332111):   10.000 u0|hps_0|fpga_interfaces|peripheral_i2c2|out_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    0.673 u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.057 u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.730 u0|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 384 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CV_FPGA_1V8_CSI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_CLK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_CLK_N_LP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_CLK_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_CLK_P_LP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D0_N_LP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D0_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D0_P_LP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D1_N_LP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D1_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CV_FPGA_MIPI_CSI_D1_P_LP" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:58
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:32
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:41
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:05
Info (11888): Total time spent on timing analysis during the Fitter is 87.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin CV_FPGA_1V8_RF_SD_CMD has a permanently disabled output enable File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 78
    Info (169065): Pin CV_FPGA_1V8_RF_SD_DATA0 has a permanently disabled output enable File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 79
    Info (169065): Pin CV_FPGA_1V8_RF_SD_DATA1 has a permanently disabled output enable File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 80
    Info (169065): Pin CV_FPGA_1V8_RF_SD_DATA2 has a permanently disabled output enable File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 81
    Info (169065): Pin CV_FPGA_1V8_RF_SD_DATA3 has a permanently disabled output enable File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 82
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 146
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 147
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 147
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 148
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/cv_chameleon96-ghrd/ghrd_top.v Line: 148
Info (144001): Generated suppressed messages file D:/cv_chameleon96-ghrd/output_files/soc_system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 559 warnings
    Info: Peak virtual memory: 8183 megabytes
    Info: Processing ended: Tue Sep 29 18:20:30 2020
    Info: Elapsed time: 00:08:58
    Info: Total CPU time (on all processors): 00:23:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/cv_chameleon96-ghrd/output_files/soc_system.fit.smsg.


