INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sim_1/new/tb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
