#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc6a072c0 .scope module, "mips" "mips" 2 209;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "writedata"
v0x7fffc6a31340_0 .net "aluop", 1 0, v0x7fffc6a2ae80_0;  1 drivers
v0x7fffc6a314b0_0 .net "aluout", 31 0, v0x7fffc6a2d390_0;  1 drivers
v0x7fffc6a31600_0 .net "alusrc", 0 0, v0x7fffc6a2af60_0;  1 drivers
v0x7fffc6a316a0_0 .net "branch", 0 0, v0x7fffc6a2b000_0;  1 drivers
o0x7f201c9e01f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6a31740_0 .net "clk", 0 0, o0x7f201c9e01f8;  0 drivers
v0x7fffc6a317e0_0 .net "data1", 31 0, L_0x7fffc6a43480;  1 drivers
v0x7fffc6a31910_0 .net "data2", 31 0, L_0x7fffc6a43a90;  1 drivers
v0x7fffc6a31a60_0 .net "funct", 9 0, L_0x7fffc6a43010;  1 drivers
v0x7fffc6a31b20_0 .net "inst", 31 0, L_0x7fffc6a42640;  1 drivers
v0x7fffc6a31c70_0 .net "memread", 0 0, v0x7fffc6a2b1f0_0;  1 drivers
v0x7fffc6a31d10_0 .net "memtoreg", 0 0, v0x7fffc6a2b2b0_0;  1 drivers
v0x7fffc6a31db0_0 .net "memwrite", 0 0, v0x7fffc6a2b370_0;  1 drivers
v0x7fffc6a31e50_0 .net "readdata", 31 0, L_0x7fffc6a44250;  1 drivers
o0x7f201c9e1128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6a31f10_0 .net "rst", 0 0, o0x7f201c9e1128;  0 drivers
v0x7fffc6a31fb0_0 .net "sigext", 31 0, v0x7fffc6a2ad80_0;  1 drivers
v0x7fffc6a32100_0 .net "writedata", 31 0, v0x7fffc6a31180_0;  1 drivers
v0x7fffc6a321c0_0 .net "zero", 0 0, L_0x7fffc6a43d50;  1 drivers
S_0x7fffc69f3030 .scope module, "decode" "decode" 2 220, 2 39 0, S_0x7fffc6a072c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /OUTPUT 32 "ImmGen"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "memread"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 2 "aluop"
    .port_info 12 /OUTPUT 10 "funct"
v0x7fffc6a2b7b0_0 .net "ImmGen", 31 0, v0x7fffc6a2ad80_0;  alias, 1 drivers
v0x7fffc6a2b890_0 .net *"_s11", 2 0, L_0x7fffc6a42f30;  1 drivers
v0x7fffc6a2b950_0 .net *"_s9", 6 0, L_0x7fffc6a42e90;  1 drivers
v0x7fffc6a2ba10_0 .net "aluop", 1 0, v0x7fffc6a2ae80_0;  alias, 1 drivers
v0x7fffc6a2bad0_0 .net "alusrc", 0 0, v0x7fffc6a2af60_0;  alias, 1 drivers
v0x7fffc6a2bb70_0 .net "branch", 0 0, v0x7fffc6a2b000_0;  alias, 1 drivers
v0x7fffc6a2bc10_0 .net "clk", 0 0, o0x7f201c9e01f8;  alias, 0 drivers
v0x7fffc6a2bce0_0 .net "data1", 31 0, L_0x7fffc6a43480;  alias, 1 drivers
v0x7fffc6a2bdb0_0 .net "data2", 31 0, L_0x7fffc6a43a90;  alias, 1 drivers
v0x7fffc6a2be80_0 .net "funct", 9 0, L_0x7fffc6a43010;  alias, 1 drivers
v0x7fffc6a2bf20_0 .net "inst", 31 0, L_0x7fffc6a42640;  alias, 1 drivers
v0x7fffc6a2bff0_0 .net "memread", 0 0, v0x7fffc6a2b1f0_0;  alias, 1 drivers
v0x7fffc6a2c0c0_0 .net "memtoreg", 0 0, v0x7fffc6a2b2b0_0;  alias, 1 drivers
v0x7fffc6a2c190_0 .net "memwrite", 0 0, v0x7fffc6a2b370_0;  alias, 1 drivers
v0x7fffc6a2c260_0 .net "opcode", 6 0, L_0x7fffc6a429c0;  1 drivers
v0x7fffc6a2c330_0 .net "rd", 4 0, L_0x7fffc6a42c90;  1 drivers
v0x7fffc6a2c400_0 .net "regdst", 0 0, v0x7fffc6a2b510_0;  1 drivers
v0x7fffc6a2c5e0_0 .net "regwrite", 0 0, v0x7fffc6a2b5d0_0;  1 drivers
v0x7fffc6a2c680_0 .net "rs1", 4 0, L_0x7fffc6a42ab0;  1 drivers
v0x7fffc6a2c720_0 .net "rs2", 4 0, L_0x7fffc6a42ba0;  1 drivers
v0x7fffc6a2c7f0_0 .net "writedata", 31 0, v0x7fffc6a31180_0;  alias, 1 drivers
L_0x7fffc6a429c0 .part L_0x7fffc6a42640, 0, 7;
L_0x7fffc6a42ab0 .part L_0x7fffc6a42640, 15, 5;
L_0x7fffc6a42ba0 .part L_0x7fffc6a42640, 20, 5;
L_0x7fffc6a42c90 .part L_0x7fffc6a42640, 7, 5;
L_0x7fffc6a42e90 .part L_0x7fffc6a42640, 25, 7;
L_0x7fffc6a42f30 .part L_0x7fffc6a42640, 12, 3;
L_0x7fffc6a43010 .concat [ 3 7 0 0], L_0x7fffc6a42f30, L_0x7fffc6a42e90;
S_0x7fffc6a0b750 .scope module, "Registers" "Register_Bank" 2 56, 2 105 0, S_0x7fffc69f3030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 5 "read_reg1"
    .port_info 3 /INPUT 5 "read_reg2"
    .port_info 4 /INPUT 5 "writereg"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
L_0x7fffc6a431a0 .functor AND 1, v0x7fffc6a2b5d0_0, L_0x7fffc6a43100, C4<1>, C4<1>;
L_0x7fffc6a43780 .functor AND 1, v0x7fffc6a2b5d0_0, L_0x7fffc6a43650, C4<1>, C4<1>;
v0x7fffc6a0c650_0 .net *"_s0", 0 0, L_0x7fffc6a43100;  1 drivers
v0x7fffc69fb8a0_0 .net *"_s12", 0 0, L_0x7fffc6a43650;  1 drivers
v0x7fffc6a29950_0 .net *"_s14", 0 0, L_0x7fffc6a43780;  1 drivers
v0x7fffc6a299f0_0 .net *"_s16", 31 0, L_0x7fffc6a43880;  1 drivers
v0x7fffc6a29ad0_0 .net *"_s18", 6 0, L_0x7fffc6a43960;  1 drivers
v0x7fffc6a29c00_0 .net *"_s2", 0 0, L_0x7fffc6a431a0;  1 drivers
L_0x7f201c9900a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc6a29cc0_0 .net *"_s21", 1 0, L_0x7f201c9900a8;  1 drivers
v0x7fffc6a29da0_0 .net *"_s4", 31 0, L_0x7fffc6a43260;  1 drivers
v0x7fffc6a29e80_0 .net *"_s6", 6 0, L_0x7fffc6a43300;  1 drivers
L_0x7f201c990060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc6a29f60_0 .net *"_s9", 1 0, L_0x7f201c990060;  1 drivers
v0x7fffc6a2a040_0 .net "clk", 0 0, o0x7f201c9e01f8;  alias, 0 drivers
v0x7fffc6a2a100_0 .var/i "i", 31 0;
v0x7fffc6a2a1e0 .array "memory", 31 0, 31 0;
v0x7fffc6a2a2a0_0 .net "read_data1", 31 0, L_0x7fffc6a43480;  alias, 1 drivers
v0x7fffc6a2a380_0 .net "read_data2", 31 0, L_0x7fffc6a43a90;  alias, 1 drivers
v0x7fffc6a2a460_0 .net "read_reg1", 4 0, L_0x7fffc6a42ab0;  alias, 1 drivers
v0x7fffc6a2a540_0 .net "read_reg2", 4 0, L_0x7fffc6a42ba0;  alias, 1 drivers
v0x7fffc6a2a730_0 .net "regwrite", 0 0, v0x7fffc6a2b5d0_0;  alias, 1 drivers
v0x7fffc6a2a7f0_0 .net "writedata", 31 0, v0x7fffc6a31180_0;  alias, 1 drivers
v0x7fffc6a2a8d0_0 .net "writereg", 4 0, L_0x7fffc6a42c90;  alias, 1 drivers
E_0x7fffc69df810 .event posedge, v0x7fffc6a2a040_0;
L_0x7fffc6a43100 .cmp/eq 5, L_0x7fffc6a42ab0, L_0x7fffc6a42c90;
L_0x7fffc6a43260 .array/port v0x7fffc6a2a1e0, L_0x7fffc6a43300;
L_0x7fffc6a43300 .concat [ 5 2 0 0], L_0x7fffc6a42ab0, L_0x7f201c990060;
L_0x7fffc6a43480 .functor MUXZ 32, L_0x7fffc6a43260, v0x7fffc6a31180_0, L_0x7fffc6a431a0, C4<>;
L_0x7fffc6a43650 .cmp/eq 5, L_0x7fffc6a42ba0, L_0x7fffc6a42c90;
L_0x7fffc6a43880 .array/port v0x7fffc6a2a1e0, L_0x7fffc6a43960;
L_0x7fffc6a43960 .concat [ 5 2 0 0], L_0x7fffc6a42ba0, L_0x7f201c9900a8;
L_0x7fffc6a43a90 .functor MUXZ 32, L_0x7fffc6a43880, v0x7fffc6a31180_0, L_0x7fffc6a43780, C4<>;
S_0x7fffc6a2aab0 .scope module, "control" "ControlUnit" 2 54, 2 60 0, S_0x7fffc69f3030;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "alusrc"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 1 "regwrite"
    .port_info 6 /OUTPUT 1 "memread"
    .port_info 7 /OUTPUT 1 "memwrite"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "ImmGen"
v0x7fffc6a2ad80_0 .var "ImmGen", 31 0;
v0x7fffc6a2ae80_0 .var "aluop", 1 0;
v0x7fffc6a2af60_0 .var "alusrc", 0 0;
v0x7fffc6a2b000_0 .var "branch", 0 0;
v0x7fffc6a2b0c0_0 .net "inst", 31 0, L_0x7fffc6a42640;  alias, 1 drivers
v0x7fffc6a2b1f0_0 .var "memread", 0 0;
v0x7fffc6a2b2b0_0 .var "memtoreg", 0 0;
v0x7fffc6a2b370_0 .var "memwrite", 0 0;
v0x7fffc6a2b430_0 .net "opcode", 6 0, L_0x7fffc6a429c0;  alias, 1 drivers
v0x7fffc6a2b510_0 .var "regdst", 0 0;
v0x7fffc6a2b5d0_0 .var "regwrite", 0 0;
E_0x7fffc69e0280 .event edge, v0x7fffc6a2b430_0;
S_0x7fffc6a2ca10 .scope module, "execute" "execute" 2 223, 2 126 0, S_0x7fffc6a072c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "ImmGen"
    .port_info 3 /INPUT 1 "alusrc"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 10 "funct"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 32 "aluout"
v0x7fffc6a2df70_0 .net "ImmGen", 31 0, v0x7fffc6a2ad80_0;  alias, 1 drivers
v0x7fffc6a2e080_0 .net "alu_B", 31 0, L_0x7fffc6a43bd0;  1 drivers
v0x7fffc6a2e140_0 .net "aluctrl", 3 0, v0x7fffc6a2da80_0;  1 drivers
v0x7fffc6a2e230_0 .net "aluop", 1 0, v0x7fffc6a2ae80_0;  alias, 1 drivers
v0x7fffc6a2e2d0_0 .net "aluout", 31 0, v0x7fffc6a2d390_0;  alias, 1 drivers
v0x7fffc6a2e3e0_0 .net "alusrc", 0 0, v0x7fffc6a2af60_0;  alias, 1 drivers
v0x7fffc6a2e4d0_0 .net "funct", 9 0, L_0x7fffc6a43010;  alias, 1 drivers
v0x7fffc6a2e5c0_0 .net "in1", 31 0, L_0x7fffc6a43480;  alias, 1 drivers
v0x7fffc6a2e680_0 .net "in2", 31 0, L_0x7fffc6a43a90;  alias, 1 drivers
v0x7fffc6a2e740_0 .net "zero", 0 0, L_0x7fffc6a43d50;  alias, 1 drivers
L_0x7fffc6a43bd0 .functor MUXZ 32, L_0x7fffc6a43a90, v0x7fffc6a2ad80_0, v0x7fffc6a2af60_0, C4<>;
S_0x7fffc6a2cd20 .scope module, "alu" "ALU" 2 134, 2 166 0, S_0x7fffc6a2ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alucontrol"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffc6a2cfe0_0 .net "A", 31 0, L_0x7fffc6a43480;  alias, 1 drivers
v0x7fffc6a2d110_0 .net "B", 31 0, L_0x7fffc6a43bd0;  alias, 1 drivers
L_0x7f201c9900f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc6a2d1f0_0 .net/2u *"_s0", 31 0, L_0x7f201c9900f0;  1 drivers
v0x7fffc6a2d2b0_0 .net "alucontrol", 3 0, v0x7fffc6a2da80_0;  alias, 1 drivers
v0x7fffc6a2d390_0 .var "aluout", 31 0;
v0x7fffc6a2d4c0_0 .net "zero", 0 0, L_0x7fffc6a43d50;  alias, 1 drivers
E_0x7fffc69e0480 .event edge, v0x7fffc6a2d110_0, v0x7fffc6a2a2a0_0, v0x7fffc6a2d2b0_0;
L_0x7fffc6a43d50 .cmp/eq 32, v0x7fffc6a2d390_0, L_0x7f201c9900f0;
S_0x7fffc6a2d620 .scope module, "alucontrol" "alucontrol" 2 136, 2 140 0, S_0x7fffc6a2ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 10 "funct"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x7fffc6a2d8a0_0 .net *"_s3", 6 0, L_0x7fffc6a43e90;  1 drivers
L_0x7f201c990138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc6a2d9a0_0 .net *"_s7", 0 0, L_0x7f201c990138;  1 drivers
v0x7fffc6a2da80_0 .var "alucontrol", 3 0;
v0x7fffc6a2db50_0 .net "aluop", 1 0, v0x7fffc6a2ae80_0;  alias, 1 drivers
v0x7fffc6a2dc40_0 .net "funct", 9 0, L_0x7fffc6a43010;  alias, 1 drivers
v0x7fffc6a2dd50_0 .net "funct3", 2 0, L_0x7fffc6a43df0;  1 drivers
v0x7fffc6a2de10_0 .net "funct7", 7 0, L_0x7fffc6a43f30;  1 drivers
E_0x7fffc6a09a00 .event edge, v0x7fffc6a2ae80_0;
L_0x7fffc6a43df0 .part L_0x7fffc6a43010, 0, 3;
L_0x7fffc6a43e90 .part L_0x7fffc6a43010, 3, 7;
L_0x7fffc6a43f30 .concat [ 7 1 0 0], L_0x7fffc6a43e90, L_0x7f201c990138;
S_0x7fffc6a2e910 .scope module, "fetch" "fetch" 2 217, 2 1 0, S_0x7fffc6a072c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 32 "sigext"
    .port_info 5 /OUTPUT 32 "inst"
L_0x7fffc6a424a0 .functor AND 1, v0x7fffc6a2b000_0, L_0x7fffc6a43d50, C4<1>, C4<1>;
L_0x7fffc6a42640 .functor BUFZ 32, L_0x7fffc6a427a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f201c990018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc6a2f0f0_0 .net/2u *"_s0", 31 0, L_0x7f201c990018;  1 drivers
v0x7fffc6a2f1f0_0 .net *"_s10", 31 0, L_0x7fffc6a427a0;  1 drivers
v0x7fffc6a2f2d0_0 .net *"_s13", 29 0, L_0x7fffc6a42840;  1 drivers
v0x7fffc6a2f390_0 .net *"_s4", 0 0, L_0x7fffc6a424a0;  1 drivers
v0x7fffc6a2f470_0 .net *"_s6", 31 0, L_0x7fffc6a425a0;  1 drivers
v0x7fffc6a2f5a0_0 .net "branch", 0 0, v0x7fffc6a2b000_0;  alias, 1 drivers
v0x7fffc6a2f690_0 .net "clk", 0 0, o0x7f201c9e01f8;  alias, 0 drivers
v0x7fffc6a2f730_0 .net "inst", 31 0, L_0x7fffc6a42640;  alias, 1 drivers
v0x7fffc6a2f840 .array "inst_mem", 31 0, 31 0;
v0x7fffc6a2f900_0 .net "new_pc", 31 0, L_0x7fffc6a426b0;  1 drivers
v0x7fffc6a2f9c0_0 .net "pc", 31 0, v0x7fffc6a2eef0_0;  1 drivers
v0x7fffc6a2fa60_0 .net "pc_4", 31 0, L_0x7fffc6a42400;  1 drivers
v0x7fffc6a2fb20_0 .net "rst", 0 0, o0x7f201c9e1128;  alias, 0 drivers
v0x7fffc6a2fbc0_0 .net "sigext", 31 0, v0x7fffc6a2ad80_0;  alias, 1 drivers
v0x7fffc6a2fc60_0 .net "zero", 0 0, L_0x7fffc6a43d50;  alias, 1 drivers
L_0x7fffc6a42400 .arith/sum 32, L_0x7f201c990018, v0x7fffc6a2eef0_0;
L_0x7fffc6a425a0 .arith/sum 32, L_0x7fffc6a42400, v0x7fffc6a2ad80_0;
L_0x7fffc6a426b0 .functor MUXZ 32, L_0x7fffc6a42400, L_0x7fffc6a425a0, L_0x7fffc6a424a0, C4<>;
L_0x7fffc6a427a0 .array/port v0x7fffc6a2f840, L_0x7fffc6a42840;
L_0x7fffc6a42840 .part v0x7fffc6a2eef0_0, 2, 30;
S_0x7fffc6a2eb30 .scope module, "program_counter" "PC" 2 8, 2 29 0, S_0x7fffc6a2e910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x7fffc6a2ed00_0 .net "clk", 0 0, o0x7f201c9e01f8;  alias, 0 drivers
v0x7fffc6a2ee10_0 .net "pc_in", 31 0, L_0x7fffc6a426b0;  alias, 1 drivers
v0x7fffc6a2eef0_0 .var "pc_out", 31 0;
v0x7fffc6a2efb0_0 .net "rst", 0 0, o0x7f201c9e1128;  alias, 0 drivers
S_0x7fffc6a2fdc0 .scope module, "memory" "memory" 2 226, 2 183 0, S_0x7fffc6a072c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "memread"
    .port_info 3 /INPUT 1 "memwrite"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "readdata"
v0x7fffc6a30030_0 .net *"_s0", 31 0, L_0x7fffc6a440c0;  1 drivers
v0x7fffc6a30130_0 .net *"_s3", 29 0, L_0x7fffc6a44160;  1 drivers
L_0x7f201c990180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc6a30210_0 .net/2u *"_s4", 31 0, L_0x7f201c990180;  1 drivers
v0x7fffc6a302d0_0 .net "address", 31 0, v0x7fffc6a2d390_0;  alias, 1 drivers
v0x7fffc6a303e0_0 .net "clk", 0 0, o0x7f201c9e01f8;  alias, 0 drivers
v0x7fffc6a30560_0 .var/i "i", 31 0;
v0x7fffc6a30640 .array "memory", 127 0, 31 0;
v0x7fffc6a30700_0 .net "memread", 0 0, v0x7fffc6a2b1f0_0;  alias, 1 drivers
v0x7fffc6a307a0_0 .net "memwrite", 0 0, v0x7fffc6a2b370_0;  alias, 1 drivers
v0x7fffc6a308d0_0 .net "readdata", 31 0, L_0x7fffc6a44250;  alias, 1 drivers
v0x7fffc6a309b0_0 .net "writedata", 31 0, L_0x7fffc6a43a90;  alias, 1 drivers
L_0x7fffc6a440c0 .array/port v0x7fffc6a30640, L_0x7fffc6a44160;
L_0x7fffc6a44160 .part v0x7fffc6a2d390_0, 2, 30;
L_0x7fffc6a44250 .functor MUXZ 32, L_0x7f201c990180, L_0x7fffc6a440c0, v0x7fffc6a2b1f0_0, C4<>;
S_0x7fffc6a30b70 .scope module, "writeback" "writeback" 2 229, 2 202 0, S_0x7fffc6a072c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout"
    .port_info 1 /INPUT 32 "readdata"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 32 "write_data"
v0x7fffc6a30e50_0 .net "aluout", 31 0, v0x7fffc6a2d390_0;  alias, 1 drivers
v0x7fffc6a30f30_0 .net "clk", 0 0, o0x7f201c9e01f8;  alias, 0 drivers
v0x7fffc6a30ff0_0 .net "memtoreg", 0 0, v0x7fffc6a2b2b0_0;  alias, 1 drivers
v0x7fffc6a310e0_0 .net "readdata", 31 0, L_0x7fffc6a44250;  alias, 1 drivers
v0x7fffc6a31180_0 .var "write_data", 31 0;
E_0x7fffc6a0c150 .event edge, v0x7fffc6a2b2b0_0;
    .scope S_0x7fffc6a2eb30;
T_0 ;
    %wait E_0x7fffc69df810;
    %load/vec4 v0x7fffc6a2ee10_0;
    %assign/vec4 v0x7fffc6a2eef0_0, 0;
    %load/vec4 v0x7fffc6a2efb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc6a2eef0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc6a2e910;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6a2f840, 0, 4;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6a2f840, 0, 4;
    %pushi/vec4 2196019, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6a2f840, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fffc6a2aab0;
T_2 ;
    %wait E_0x7fffc69e0280;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2b1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2b000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc6a2ae80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc6a2ad80_0, 0;
    %load/vec4 v0x7fffc6a2b430_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b5d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffc6a2ae80_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffc6a2ae80_0, 0;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6a2ad80_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2af60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b5d0_0, 0;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc6a2ad80_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2af60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b1f0_0, 0;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc6a2ad80_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2af60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6a2b370_0, 0;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6a2b0c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc6a2ad80_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc6a0b750;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6a2a100_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fffc6a2a100_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fffc6a2a100_0;
    %ix/getv/s 3, v0x7fffc6a2a100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6a2a1e0, 0, 4;
    %load/vec4 v0x7fffc6a2a100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc6a2a100_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fffc6a0b750;
T_4 ;
    %wait E_0x7fffc69df810;
    %load/vec4 v0x7fffc6a2a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffc6a2a7f0_0;
    %load/vec4 v0x7fffc6a2a8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6a2a1e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc6a2cd20;
T_5 ;
    %wait E_0x7fffc69e0480;
    %load/vec4 v0x7fffc6a2d2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc6a2d390_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fffc6a2cfe0_0;
    %load/vec4 v0x7fffc6a2d110_0;
    %and;
    %assign/vec4 v0x7fffc6a2d390_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fffc6a2cfe0_0;
    %load/vec4 v0x7fffc6a2d110_0;
    %or;
    %assign/vec4 v0x7fffc6a2d390_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fffc6a2cfe0_0;
    %load/vec4 v0x7fffc6a2d110_0;
    %add;
    %assign/vec4 v0x7fffc6a2d390_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fffc6a2cfe0_0;
    %load/vec4 v0x7fffc6a2d110_0;
    %sub;
    %assign/vec4 v0x7fffc6a2d390_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc6a2d620;
T_6 ;
    %wait E_0x7fffc6a09a00;
    %load/vec4 v0x7fffc6a2db50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x7fffc6a2dd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fffc6a2da80_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x7fffc6a2de10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %assign/vec4 v0x7fffc6a2da80_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fffc6a2da80_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffc6a2da80_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffc6a2da80_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffc6a2da80_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffc6a2da80_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc6a2fdc0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6a30560_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffc6a30560_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x7fffc6a30560_0;
    %ix/getv/s 3, v0x7fffc6a30560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6a30640, 0, 4;
    %load/vec4 v0x7fffc6a30560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc6a30560_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fffc6a2fdc0;
T_8 ;
    %wait E_0x7fffc69df810;
    %load/vec4 v0x7fffc6a307a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffc6a309b0_0;
    %load/vec4 v0x7fffc6a302d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6a30640, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffc6a30b70;
T_9 ;
    %wait E_0x7fffc6a0c150;
    %load/vec4 v0x7fffc6a30ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fffc6a310e0_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fffc6a30e50_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7fffc6a31180_0, 0;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "riscv-single.v";
