{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480648936232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480648936243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 19:22:16 2016 " "Processing started: Thu Dec 01 19:22:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480648936243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480648936243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480648936243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1480648936727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_pipelined.sv(77) " "Verilog HDL warning at cpu_pipelined.sv(77): extended using \"x\" or \"z\"" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480648936777 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_pipelined.sv(83) " "Verilog HDL warning at cpu_pipelined.sv(83): extended using \"x\" or \"z\"" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480648936777 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_pipelined.sv(111) " "Verilog HDL warning at cpu_pipelined.sv(111): extended using \"x\" or \"z\"" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480648936777 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_pipelined.sv(142) " "Verilog HDL warning at cpu_pipelined.sv(142): extended using \"x\" or \"z\"" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480648936777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pipelined.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pipelined " "Found entity 1: cpu_pipelined" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936779 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_pipelined_testbench " "Found entity 2: cpu_pipelined_testbench" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.sv 4 4 " "Found 4 design units, including 4 entities, in source file pipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "pipelineReg.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/pipelineReg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936782 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_EX_reg " "Found entity 2: ID_EX_reg" {  } { { "pipelineReg.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/pipelineReg.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936782 ""} { "Info" "ISGN_ENTITY_NAME" "3 EX_MEM_reg " "Found entity 3: EX_MEM_reg" {  } { { "pipelineReg.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/pipelineReg.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936782 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEM_WR_reg " "Found entity 4: MEM_WR_reg" {  } { { "pipelineReg.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/pipelineReg.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936782 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "DFF2 dff.sv " "Entity \"DFF2\" obtained from \"dff.sv\" instead of from Quartus II megafunction library" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 25 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1480648936785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.sv 9 9 " "Found 9 design units, including 9 entities, in source file dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1_enable " "Found entity 2: DFF1_enable" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF2 " "Found entity 3: DFF2" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF3 " "Found entity 4: DFF3" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF4 " "Found entity 5: DFF4" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "6 DFF5 " "Found entity 6: DFF5" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "7 DFF16 " "Found entity 7: DFF16" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "8 DFF32 " "Found entity 8: DFF32" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""} { "Info" "ISGN_ENTITY_NAME" "9 DFF64 " "Found entity 9: DFF64" {  } { { "dff.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/dff.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZE " "Found entity 1: ZE" {  } { { "zeroExtend.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/zeroExtend.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/controlUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936791 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlUnit_testbench " "Found entity 2: controlUnit_testbench" {  } { { "controlUnit.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/controlUnit.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936793 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936796 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/alustim.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister1 readRegister1 regfile.sv(7) " "Verilog HDL Declaration information at regfile.sv(7): object \"ReadRegister1\" differs only in case from object \"readRegister1\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/regfile.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480648936800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister2 readRegister2 regfile.sv(7) " "Verilog HDL Declaration information at regfile.sv(7): object \"ReadRegister2\" differs only in case from object \"readRegister2\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/regfile.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480648936800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "testbench.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "decoder.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936805 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2to4 " "Found entity 2: decoder_2to4" {  } { { "decoder.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/decoder.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936805 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_3to8 " "Found entity 3: decoder_3to8" {  } { { "decoder.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/decoder.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936805 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_testbench " "Found entity 4: decoder_testbench" {  } { { "decoder.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/decoder.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 8 8 " "Found 8 design units, including 8 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1bit " "Found entity 1: mux_2to1_1bit" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2to1_5bit " "Found entity 3: mux_2to1_5bit" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1 " "Found entity 4: mux_4to1" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_8to1 " "Found entity 5: mux_8to1" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_16to1 " "Found entity 6: mux_16to1" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_32to1 " "Found entity 7: mux_32to1" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_testbench " "Found entity 8: mux_testbench" {  } { { "muxes.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/muxes.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addSub64 " "Found entity 1: addSub64" {  } { { "adder.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936811 ""} { "Info" "ISGN_ENTITY_NAME" "2 addSub " "Found entity 2: addSub" {  } { { "adder.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936811 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_testbench " "Found entity 3: adder_testbench" {  } { { "adder.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/adder.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalops.sv 7 7 " "Found 7 design units, including 7 entities, in source file logicalops.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and64 " "Found entity 1: and64" {  } { { "logicalOps.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/logicalOps.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""} { "Info" "ISGN_ENTITY_NAME" "2 or64 " "Found entity 2: or64" {  } { { "logicalOps.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/logicalOps.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor64 " "Found entity 3: xor64" {  } { { "logicalOps.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/logicalOps.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""} { "Info" "ISGN_ENTITY_NAME" "4 not64 " "Found entity 4: not64" {  } { { "logicalOps.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/logicalOps.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""} { "Info" "ISGN_ENTITY_NAME" "5 nor64 " "Found entity 5: nor64" {  } { { "logicalOps.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/logicalOps.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_multi " "Found entity 6: or_multi" {  } { { "logicalOps.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/logicalOps.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""} { "Info" "ISGN_ENTITY_NAME" "7 nor_testbench " "Found entity 7: nor_testbench" {  } { { "logicalOps.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/logicalOps.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(38) " "Verilog HDL warning at alu.sv(38): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/alu.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480648936816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(44) " "Verilog HDL warning at alu.sv(44): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/alu.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480648936816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/alu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signExtend.sv(24) " "Verilog HDL warning at signExtend.sv(24): extended using \"x\" or \"z\"" {  } { { "signExtend.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/signExtend.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480648936819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "signExtend.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/signExtend.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936820 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE_testbench " "Found entity 2: SE_testbench" {  } { { "signExtend.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/signExtend.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "programCounter.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/programCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 2 2 " "Found 2 design units, including 2 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/shifter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936825 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_testbench " "Found entity 2: shift_testbench" {  } { { "shifter.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/shifter.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FORWARDING_UNIT " "Found entity 1: FORWARDING_UNIT" {  } { { "forwardingUnit.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/forwardingUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480648936828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480648936828 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rn_out cpu_pipelined.sv(71) " "Verilog HDL Implicit Net warning at cpu_pipelined.sv(71): created implicit net for \"rn_out\"" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480648936828 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rm_out cpu_pipelined.sv(71) " "Verilog HDL Implicit Net warning at cpu_pipelined.sv(71): created implicit net for \"rm_out\"" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480648936829 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wires cpu_pipelined.sv(67) " "Verilog HDL error at cpu_pipelined.sv(67): object \"wires\" is not declared" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1480648936831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu_pipelined.sv(71) " "Verilog HDL Instantiation warning at cpu_pipelined.sv(71): instance has no name" {  } { { "cpu_pipelined.sv" "" { Text "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480648936831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MandeepPlaha/Downloads/EE469-Lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/MandeepPlaha/Downloads/EE469-Lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480648936864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480648936960 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 19:22:16 2016 " "Processing ended: Thu Dec 01 19:22:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480648936960 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480648936960 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480648936960 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480648936960 ""}
