set SynModuleInfo {
  {SRCNAME loop_perfect MODELNAME loop_perfect RTLNAME loop_perfect IS_TOP 1
    SUBMODULES {
      {MODELNAME loop_perfect_mac_muladd_5s_5ns_5s_10_4_1 RTLNAME loop_perfect_mac_muladd_5s_5ns_5s_10_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
      {MODELNAME loop_perfect_mac_muladd_5s_4ns_10s_10_4_1 RTLNAME loop_perfect_mac_muladd_5s_4ns_10s_10_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
      {MODELNAME loop_perfect_mac_muladd_5s_4ns_11s_11_4_1 RTLNAME loop_perfect_mac_muladd_5s_4ns_11s_11_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
      {MODELNAME loop_perfect_mul_mul_12s_13ns_26_4_1 RTLNAME loop_perfect_mul_mul_12s_13ns_26_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
    }
  }
}
