Ashutosh Chakraborty , David Z. Pan, Skew management of NBTI impacted gated clock trees, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735056]
Ashutosh Chakraborty , Gokul Ganesan , Anand Rajaram , David Z. Pan, Analysis and optimization of NBTI induced clock skew in gated clock trees, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Chia-Ming Chang , Shih-Hsu Huang , Yuan-Kai Ho , Jia-Zong Lin , Hsin-Po Wang , Yu-Sheng Lu, Type-matching clock tree for zero skew clock gating, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391653]
Chao, T. H., Hsu, Y. C., Ho, J. M., Boese, K. D., and Kahng, A. B. 1992. Zero skew clock routing with minimum wirelength. IEEE Trans. Circuits Syst. II: Analog Digital Signal Proces. 39, 11, 799--814.
Wei-Chung Chao , Wai-Kei Mak, Low-power gated and buffered clock network construction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-20, January 2008[doi>10.1145/1297666.1297686]
Cheng, C. H., Huang, S. H., and Tu, W. P. 2008. Module binding for low power clock gating. IEICE Electronics Express 5, 18, 762--768.
Cohn, J. M., Neves, J. L. P. C., and Zuchowski, P. S. 2003. Method for reducing design effect of wearout mechanisms on signal skew in integrated circuit design. United States Patent, No. 6651230.
Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.3, p.341-388, July 1998[doi>10.1145/293625.293628]
Monica Donno , Alessandro Ivaldi , Luca Benini , Enrico Macii, Clock-tree power optimization based on RTL clock-gating, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775989]
A. H. Farrahi , Chunhong Chen , A. Srivastava , G. Tellez , M. Sarrafzadeh, Activity-driven clock design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.705-714, November 2006[doi>10.1109/43.924824]
Fishburn, J. P. 1990. Clock skew optimization. IEEE Trans. Comput. 39, 7, 945--951.
Friedman, E. G. 2001. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89, 5, 665--692.
David Garrett , Mircea Stan , Alvar Dean, Challenges in clockgating for a low power ASIC methodology, Proceedings of the 1999 international symposium on Low power electronics and design, p.176-181, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313913]
Shih-Hsu Huang , Chia-Ming Chang , Wen-Pin Tu , Song-Bin Pan, Critical-PMOS-aware clock tree design methodology for anti-aging zero skew clock gating, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Huang, S. H., Cheng, C. H., and Pan, S. B. 2009. Synthesis of anti-aging gated clock designs. J. Inf. Sci. Engin. 25, 6, 1651--1670.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
A. D. Mehta, Clustering and load balancing for buffered clock tree synthesis, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.217, October 12-15, 1997
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
J. Oh , M. Pedram, Gated clock routing minimizing the switched capacitance, Proceedings of the conference on Design, automation and test in Europe, p.692-697, February 23-26, 1998, Le Palais des Congr√©s de Paris, France
Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Device Lett. 26, 8, 560--562.
Rodgers, R. S. and Evans, S. T. 2004. Method and apparatus for minimizing clock skew in a balanced tree when interfacing to an unbalanced load. United States Patent, No. 6769104.
Schroder, D. K. and Babcock, J. A. 2003. Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Phys. 94, 1, 1--18.
Tsay, R. S 1993. An exact zero-skew clock routing algorithm. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 12, 2, 242--249.
