# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do contador10_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Facul/SD/Aula10 {D:/Facul/SD/Aula10/contador10.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module contador10
# 
# Top level modules:
# 	contador10
# vlog -vlog01compat -work work +incdir+D:/Facul/SD/Aula10 {D:/Facul/SD/Aula10/divisor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module divisor
# 
# Top level modules:
# 	divisor
# vlog -vlog01compat -work work +incdir+D:/Facul/SD/Aula10 {D:/Facul/SD/Aula10/decodificador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodificador
# 
# Top level modules:
# 	decodificador
# 
