// Seed: 2500741456
module module_0 ();
  always for (id_1 = id_1; id_1; id_1 = 1'b0 - 1) if (1) id_1 <= #1 1 - 1;
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    output uwire void id_5,
    input wand id_6
);
  wire id_8, id_9;
  always assign id_9 = 1;
  assign (pull1, weak0) id_5 = id_6;
  module_0();
endmodule
