[{"DBLP title": "An Enhanced Boundary Scan Architecture for Inter-Die Interconnect Leakage Measurement in 2.5D and 3D Packages.", "DBLP authors": ["Pok Man Preston Law", "Cheng-Wen Wu", "Long-Yi Lin", "Hao-Chiao Hong"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.14", "OA papers": [{"PaperId": "https://openalex.org/W2786155885", "PaperTitle": "An Enhanced Boundary Scan Architecture for Inter-Die Interconnect Leakage Measurement in 2.5D and 3D Packages", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0, "NATIONAL YANG MING CHIAO TUNG UNIVERSITY": 1.0, "Department of Electrical and Computer Engineering": 1.0}, "Authors": ["Pok Man Preston Law", "Cheng-Wen Wu", "Long-Yi Lin", "Hao-Chiao Hong"]}]}, {"DBLP title": "On-Chip Ring Oscillator Based Scheme for TSV Delay Measurement.", "DBLP authors": ["Songwei Pei", "Alrashdi Ahmed Rabehb", "Song Jin"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.15", "OA papers": [{"PaperId": "https://openalex.org/W2785794857", "PaperTitle": "On-Chip Ring Oscillator Based Scheme for TSV Delay Measurement", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Songwei Pei", "Alrashdi Ahmed Rabehb", "Song Jin"]}]}, {"DBLP title": "Testing of Interconnect Defects in Memory Based Reconfigurable Logic Device (MRLD).", "DBLP authors": ["Senling Wang", "Yoshinobu Higami", "Hiroshi Takahashi", "Masayuki Sato", "Mitsunori Katsu", "Shoichi Sekiguchi"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.16", "OA papers": [{"PaperId": "https://openalex.org/W2785831498", "PaperTitle": "Testing of Interconnect Defects in Memory Based Reconfigurable Logic Device (MRLD)", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ehime University": 3.0, "Toshiba (Japan)": 1.0, "Taiyo Yuden (Japan)": 1.0}, "Authors": ["Senling Wang", "Yoshinobu Higami", "Hiroshi Takahashi", "Masayuki Sato", "Mitsunori Katsu", "Shoichi Sekiguchi"]}]}, {"DBLP title": "Test Pattern Compression for Probabilistic Circuits.", "DBLP authors": ["Chih-Ming Chang", "Kai-Jie Yang", "James Chien-Mo Li", "Hung Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.17", "OA papers": [{"PaperId": "https://openalex.org/W2785768966", "PaperTitle": "Test Pattern Compression for Probabilistic Circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Chih-Ming Chang", "Kaijie Yang", "James T. Li", "Hung-Chi Chen"]}]}, {"DBLP title": "Test Compression with Single-Input Data Spreader and Multiple Test Sessions.", "DBLP authors": ["Chang-Wen Chen", "Yi-Cheng Kong", "Kuen-Jong Lee"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.18", "OA papers": [{"PaperId": "https://openalex.org/W2786339735", "PaperTitle": "Test Compression with Single-Input Data Spreader and Multiple Test Sessions", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0, "Department of Electrical Engineering": 1.0}, "Authors": ["Chang Wen Chen", "Yi-Cheng Kong", "Kuen-Jong Lee"]}]}, {"DBLP title": "Test Compaction with Dynamic Updating of Faults for Coverage of Undetected Transition Fault Sites.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.19", "OA papers": [{"PaperId": "https://openalex.org/W2785366582", "PaperTitle": "Test Compaction with Dynamic Updating of Faults for Coverage of Undetected Transition Fault Sites", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A New Active IC Metering Technique Based on Locking Scan Cells.", "DBLP authors": ["Aijiao Cui", "Xuesen Qian", "Gang Qu", "Huawei Li"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.20", "OA papers": [{"PaperId": "https://openalex.org/W2786464597", "PaperTitle": "A New Active IC Metering Technique Based on Locking Scan Cells", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Harbin Institute of Technology": 1.0, "University of Maryland, College Park": 1.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Aijiao Cui", "Xuesen Qian", "Gang Qu", "Huawei Li"]}]}, {"DBLP title": "Tree-Based Logic Encryption for Resisting SAT Attack.", "DBLP authors": ["Yung-Chih Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.21", "OA papers": [{"PaperId": "https://openalex.org/W2786955959", "PaperTitle": "Tree-Based Logic Encryption for Resisting SAT Attack", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yuan Ze University": 1.0}, "Authors": ["Yung-Chih Chen"]}]}, {"DBLP title": "Intra-Die-Variation-Aware Side Channel Analysis for Hardware Trojan Detection.", "DBLP authors": ["Fakir Sharif Hossain", "Tomokazu Yoneda", "Michihiro Shintani", "Michiko Inoue", "Alex Orailoglu"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.22", "OA papers": [{"PaperId": "https://openalex.org/W2785484053", "PaperTitle": "Intra-Die-Variation-Aware Side Channel Analysis for Hardware Trojan Detection", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nara Institute of Science and Technology": 3.0, "Kyoto University": 1.0}, "Authors": ["Fakir Sharif Hossain", "Tomokazu Yoneda", "Michihiro Shintani", "Michiko Inoue", "Alex Orailoglo"]}]}, {"DBLP title": "On Securing Scan Design from Scan-Based Side-Channel Attacks.", "DBLP authors": ["Satyadev Ahlawat", "Darshit Vaghani", "Jaynarayan T. Tudu", "Virendra Singh"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.23", "OA papers": [{"PaperId": "https://openalex.org/W2787358728", "PaperTitle": "On Securing Scan Design from Scan-Based Side-Channel Attacks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Bombay": 3.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Satyadev Ahlawat", "Darshit Vaghani", "Jaynarayan Tudu", "Virendra Singh"]}]}, {"DBLP title": "An Incremental Aging Analysis Method Based on Delta Circuit Simulation Technique.", "DBLP authors": ["Si-Rong He", "Nguyen Cao Qui", "Yu-Hsuan Kuo", "Chien-Nan Jimmy Liu"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.24", "OA papers": [{"PaperId": "https://openalex.org/W2787770690", "PaperTitle": "An Incremental Aging Analysis Method Based on Delta Circuit Simulation Technique", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 3.0, "Institute of Electronics": 1.0}, "Authors": ["Sirong He", "Nguyen Thanh Qui", "Yu-Hsuan Kuo", "Chien-Nan Jimmy Liu"]}]}, {"DBLP title": "Post-Silicon Test Flow for Aging Prediction.", "DBLP authors": ["Zih-Huan Gao", "Hau Hsu", "Ting-Shuo Hsu", "Jing-Jia Liou"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.25", "OA papers": [{"PaperId": "https://openalex.org/W2785845477", "PaperTitle": "Post-Silicon Test Flow for Aging Prediction", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Zih-Huan Gao", "Hau Chi Hsu", "Ting-Shuo Hsu", "Jing-Jia Liou"]}]}, {"DBLP title": "Cloud-Based PVT Monitoring System for IoT Devices.", "DBLP authors": ["Guan-Hao Lian", "Shi-Yu Huang", "Wei-yi Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.26", "OA papers": [{"PaperId": "https://openalex.org/W2786637589", "PaperTitle": "Cloud-Based PVT Monitoring System for IoT Devices", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Guan-Hao Lian", "Shi-Yu Huang", "Weiyi Chen"]}]}, {"DBLP title": "A Critical Charge Model for Estimating the SET and SEU Sensitivity: A Muller C-Element Case Study.", "DBLP authors": ["Marko S. Andjelkovic", "Milos Krstic", "Rolf Kraemer", "Varadan Savulimedu Veeravalli", "Andreas Steininger"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.27", "OA papers": [{"PaperId": "https://openalex.org/W2787264237", "PaperTitle": "A Critical Charge Model for Estimating the SET and SEU Sensitivity: A Muller C-Element Case Study", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Leibniz Institute for Neurobiology": 1.0, "University of Potsdam": 1.0, "Brandenburg University of Technology Cottbus-Senftenberg": 1.0, "TU Wien": 2.0}, "Authors": ["Marko Andjelkovic", "Milos Krstic", "Rolf Kraemer", "Varadan Savulimedu Veeravalli", "Andreas Steininger"]}]}, {"DBLP title": "Design and Implementation of an EG-Pool Based FPGA Formatter with Temperature Compensation.", "DBLP authors": ["Yang-Kai Huang", "Kuan-Te Li", "Chih-Lung Hsiao", "Chia-An Lee", "Jiun-Lang Huang", "Terry Kuo"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.28", "OA papers": [{"PaperId": "https://openalex.org/W2786193479", "PaperTitle": "Design and Implementation of an EG-Pool Based FPGA Formatter with Temperature Compensation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 1.0}, "Authors": ["Yang-Kai Huang", "Kuan-Te Li", "Chih-Lung Hsiao", "Chia-An Lee", "Jiun-Lang Huang", "Terry B.J. Kuo"]}]}, {"DBLP title": "SAR TDC Architecture with Self-Calibration Employing Trigger Circuit.", "DBLP authors": ["Yuki Ozawa", "Takashi Ida", "Richen Jiang", "Shotaro Sakurai", "Seiya Takigami", "Nobukazu Tsukiji", "Ryoji Shiota", "Haruo Kobayashi"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.29", "OA papers": [{"PaperId": "https://openalex.org/W2785330810", "PaperTitle": "SAR TDC Architecture with Self-Calibration Employing Trigger Circuit", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Gunma University": 8.0}, "Authors": ["Yuki Ozawa", "Takashi Ida", "Richen Jiang", "Shotaro Sakurai", "Seiya Takigami", "Nobukazu Tsukiji", "Ryoji Shiota", "Haruo Kobayashi"]}]}, {"DBLP title": "Bringing Fault-Tolerant GigaHertz-Computing to Space: A Multi-stage Software-Side Fault-Tolerance Approach for Miniaturized Spacecraft.", "DBLP authors": ["Christian M. Fuchs", "Todor P. Stefanov", "Nadia Murillo", "Aske Plaat"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.30", "OA papers": [{"PaperId": "https://openalex.org/W2962974713", "PaperTitle": "Bringing Fault-Tolerant GigaHertz-Computing to Space: A Multi-stage Software-Side Fault-Tolerance Approach for Miniaturized Spacecraft", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Leiden University": 4.0}, "Authors": ["Christian Fuchs", "Todor Stefanov", "Nadia M. Murillo", "Aske Plaat"]}]}, {"DBLP title": "Identification of Efficient Clustering Techniques for Test Power Activity on the Layout.", "DBLP authors": ["Harshad Dhotre", "Stephan Eggersgl\u00fc\u00df", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.31", "OA papers": [{"PaperId": "https://openalex.org/W2787374052", "PaperTitle": "Identification of Efficient Clustering Techniques for Test Power Activity on the Layout", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Harshad Dhotre", "Stephan EggersgluB", "Rolf Drechsler"]}]}, {"DBLP title": "Security Implications of Cyberphysical Flow-Based Microfluidic Biochips.", "DBLP authors": ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.32", "OA papers": [{"PaperId": "https://openalex.org/W2786231042", "PaperTitle": "Security Implications of Cyberphysical Flow-Based Microfluidic Biochips", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"New York University": 2.0, "Duke University": 2.0}, "Authors": ["Jack Tang", "Ikhlas A. Khan", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "How to Secure Scan Design Against Scan-Based Side-Channel Attacks?", "DBLP authors": ["Wei Zhou", "Aijiao Cui", "Huawei Li", "Gang Qu"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.33", "OA papers": [{"PaperId": "https://openalex.org/W2786722128", "PaperTitle": "How to Secure Scan Design Against Scan-Based Side-Channel Attacks?", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Harbin Institute of Technology": 2.0, "Chinese Academy of Sciences": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Wei Zhou", "Aijiao Cui", "Huawei Li", "Gang Qu"]}]}, {"DBLP title": "Structure-Oriented Test of Reconfigurable Scan Networks.", "DBLP authors": ["Dominik Ull", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.34", "OA papers": [{"PaperId": "https://openalex.org/W2787620294", "PaperTitle": "Structure-Oriented Test of Reconfigurable Scan Networks", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Dominik Ull", "Michael A. Kochte", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Compaction of a Transparent-Scan Sequence to Reduce the Fail Data Volume for Scan Chain Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.35", "OA papers": [{"PaperId": "https://openalex.org/W2786758847", "PaperTitle": "Compaction of a Transparent-Scan Sequence to Reduce the Fail Data Volume for Scan Chain Faults", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Architecture for Reliable Scan-Dump in the Presence of Multiple Asynchronous Clock Domains in FPGA SoCs.", "DBLP authors": ["Amitava Majumdar", "Balakrishna Jayadev", "Da Cheng", "Albert Lin"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.36", "OA papers": [{"PaperId": "https://openalex.org/W2786107400", "PaperTitle": "Architecture for Reliable Scan-Dump in the Presence of Multiple Asynchronous Clock Domains in FPGA SoCs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Xilinx (United States)": 3.0}, "Authors": ["Amitava Majumdar", "Balakrishna Jayadev", "Da Cheng", "Albert Lin"]}]}, {"DBLP title": "Scan Chain Grouping for Mitigating IR-Drop-Induced Test Data Corruption.", "DBLP authors": ["Yucong Zhang", "Stefan Holst", "Xiaoqing Wen", "Kohei Miyase", "Seiji Kajihara", "Jun Qian"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.37", "OA papers": [{"PaperId": "https://openalex.org/W2787181795", "PaperTitle": "Scan Chain Grouping for Mitigating IR-Drop-Induced Test Data Corruption", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Kyushu Institute of Technology": 5.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Yucong Zhang", "Stefan Holst", "Xiaoqing Wen", "Kohei Miyase", "Seiji Kajihara", "Jun Qian"]}]}, {"DBLP title": "Deterministic Path Delay Measurement Using Short Cycle Test Pattern.", "DBLP authors": ["Kentaro Kato"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.38", "OA papers": [{"PaperId": "https://openalex.org/W2785373257", "PaperTitle": "Deterministic Path Delay Measurement Using Short Cycle Test Pattern", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kentaro Kato"]}]}, {"DBLP title": "Cell-Aware ATPG to Improve Defect Coverage for FPGA IPs and Next Generation Zynq\u00ae MPSoCs.", "DBLP authors": ["Seetal Potluri", "Aaron Mathew", "Rambabu Nerukonda", "Ismed Hartanto", "Shahin Toutounchi"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.39", "OA papers": [{"PaperId": "https://openalex.org/W2787210142", "PaperTitle": "Cell-Aware ATPG to Improve Defect Coverage for FPGA IPs and Next Generation Zynq\u00ae MPSoCs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xilinx (United States)": 5.0}, "Authors": ["Seetal Potluri", "Aaron K. Mathew", "Rambabu Nerukonda", "Ismed D. Hartanto", "Shahin Toutounchi"]}]}, {"DBLP title": "Testing Clock Distribution Networks.", "DBLP authors": ["Sying-Jyan Wang", "Hsiang-Hsueh Chen", "Chin-Hung Lien", "Katherine Shu-Min Li"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.40", "OA papers": [{"PaperId": "https://openalex.org/W2787237207", "PaperTitle": "Testing Clock Distribution Networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Chung Hsing University": 2.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Sying-Jyan Wang", "Hsiang-Hsueh Chen", "Chin-Hung Lien", "Katherine Shu-Min Li"]}]}, {"DBLP title": "Test Coverage Analysis for Designs with Timing Exceptions.", "DBLP authors": ["Kun-Han Tsai", "Srinivasan Gopalakrishnan"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.41", "OA papers": [{"PaperId": "https://openalex.org/W2787191865", "PaperTitle": "Test Coverage Analysis for Designs with Timing Exceptions", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kun-Han Tsai", "Srinivasan Gopalakrishnan"]}]}, {"DBLP title": "Test and Reliability of Emerging Non-volatile Memories.", "DBLP authors": ["Said Hamdioui", "Peyman Pouyan", "Huawei Li", "Ying Wang", "Arijit Raychowdhury", "Insik Yoon"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.42", "OA papers": [{"PaperId": "https://openalex.org/W2786883037", "PaperTitle": "Test and Reliability of Emerging Non-volatile Memories", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Delft University of Technology": 2.0, "Institute of Computing Technology": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Said Hamdioui", "Peyman Pouyan", "Huawei Li", "Ying Wang", "Arijit Raychowdhur", "Insik Yoon"]}]}, {"DBLP title": "Test and Debug Strategy for High Speed JESD204B Rx PHY.", "DBLP authors": ["Surya Piplani", "Humberto Fonseca", "Vivek Mohan Sharma", "Daniele Cervini", "David Hardisty"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.43", "OA papers": [{"PaperId": "https://openalex.org/W2787745091", "PaperTitle": "Test and Debug Strategy for High Speed JESD204B Rx PHY", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["S. Piplani", "Humberto Fonseca", "Vivek Sharma", "Daniele Cervini", "D. Hardisty"]}]}, {"DBLP title": "Post Silicon Debugging of Electrical Bugs Using Trace Buffers.", "DBLP authors": ["Kentaro Iwata", "Amir Masoud Gharehbaghi", "Mehdi Baradaran Tahoori", "Masahiro Fujita"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.44", "OA papers": [{"PaperId": "https://openalex.org/W2787155073", "PaperTitle": "Post Silicon Debugging of Electrical Bugs Using Trace Buffers", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Tokyo": 2.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Kentaro Iwat", "Amir Masoud Gharehbaghi", "Mehdi B. Tahoori", "Masahiro Fujita"]}]}, {"DBLP title": "On Evaluating and Constraining Assertions Using Conflicts in Absent Scenarios.", "DBLP authors": ["Huina Chao", "Huawei Li", "Xiaoyu Song", "Tiancheng Wang", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.45", "OA papers": [{"PaperId": "https://openalex.org/W2785571675", "PaperTitle": "On Evaluating and Constraining Assertions Using Conflicts in Absent Scenarios", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese Academy of Sciences": 4.0, "Portland State University": 1.0}, "Authors": ["Huina Chao", "Huawei Li", "Xiaoyu Song", "Tiancheng Wang", "Xiaowei Li"]}]}, {"DBLP title": "Yield Enhancement by Repair Circuits for Ultra-Fine Pitch Stacked-Chip Connections.", "DBLP authors": ["Keitaro Koga", "Hiromitsu Awano", "Makoto Ikeda"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.46", "OA papers": [{"PaperId": "https://openalex.org/W2787742252", "PaperTitle": "Yield Enhancement by Repair Circuits for Ultra-Fine Pitch Stacked-Chip Connections", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 1.0}, "Authors": ["Keitaro Koga", "Hiromitsu Awano", "Makoto Ikeda"]}]}, {"DBLP title": "Error-Tolerability Evaluation and Test for Images in Face Detection Applications.", "DBLP authors": ["Tong-Yu Hsieh", "Tai-Ang Cheng", "Chao-Ru Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.47", "OA papers": [{"PaperId": "https://openalex.org/W2785462806", "PaperTitle": "Error-Tolerability Evaluation and Test for Images in Face Detection Applications", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Tong-Yu Hsieh", "Tai-Ang Cheng", "Chao-Ru Chen"]}]}, {"DBLP title": "PADLOC: Physically-Aware Defect Localization and Characterization.", "DBLP authors": ["Soumya Mittal", "R. D. (Shawn) Blanton"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.48", "OA papers": [{"PaperId": "https://openalex.org/W2786425771", "PaperTitle": "PADLOC: Physically-Aware Defect Localization and Characterization", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Soumya Mittal", "R.D. Blanton"]}]}, {"DBLP title": "Automatic Identification of Yield Limiting Layout Patterns Using Root Cause Deconvolution on Volume Scan Diagnosis Data.", "DBLP authors": ["Wu-Tung Cheng", "Randy Klingenberg", "Brady Benware", "Wu Yang", "Manish Sharma", "Geir Eide", "Yue Tian", "Sudhakar M. Reddy", "Yan Pan", "Sherwin Fernandes", "Atul Chittora"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.49", "OA papers": [{"PaperId": "https://openalex.org/W2787570284", "PaperTitle": "Automatic Identification of Yield Limiting Layout Patterns Using Root Cause Deconvolution on Volume Scan Diagnosis Data", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Siemens (Germany)": 2.0, "Siemens (Hungary)": 3.0, "Maulana Azad Medical College": 1.0, "University of Iowa": 2.0, "University of Nottingham Malaysia Campus": 1.0, "GlobalFoundries (United States)": 1.0, "Taiwan Semiconductor Manufacturing Company (United States)": 1.0}, "Authors": ["Wu-Tung Cheng", "Randy Klingenberg", "Brady Benware", "Wu Yang", "Manish Sharma", "Geir Egil Eide", "Yue Tian", "Sudhakar M. Reddy", "Yan Pan", "Sherwin Fernandes", "Atul Chittora"]}]}, {"DBLP title": "Scan Chain Diagnosis Based on Unsupervised Machine Learning.", "DBLP authors": ["Yu Huang", "Brady Benware", "Randy Klingenberg", "Huaxing Tang", "Jayant Dsouza", "Wu-Tung Cheng"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.50", "OA papers": [{"PaperId": "https://openalex.org/W2786282599", "PaperTitle": "Scan Chain Diagnosis Based on Unsupervised Machine Learning", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chinese Academy of Sciences": 1.0, "Siemens (Hungary)": 2.0, "Siemens (Germany)": 2.0, "GlobalFoundries (United States)": 1.0}, "Authors": ["Yu Huang", "Brady Benware", "Randy Klingenberg", "Huaxing Tang", "Jayant Dsouza", "Wu-Tung Cheng"]}]}, {"DBLP title": "Using Cell Aware Diagnostic Patterns to Improve Diagnosis Resolution for Cell Internal Defects.", "DBLP authors": ["Huaxing Tang", "Arvind Jain", "Sanil Kumark Pillai", "Dharmesh Joshi", "Shamitha Rao"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.51", "OA papers": [{"PaperId": "https://openalex.org/W2787348841", "PaperTitle": "Using Cell Aware Diagnostic Patterns to Improve Diagnosis Resolution for Cell Internal Defects", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas Instruments (United States)": 1.0}, "Authors": ["Huaxing Tang", "Arvind K. Jain", "Sanil Kumark Pillai", "Dharmesh Joshi", "Shamitha Rao"]}]}, {"DBLP title": "Automotive IC On-line Test Techniques and the Application of Deterministic ATPG-Based Runtime Test.", "DBLP authors": ["Yoichi Maeda", "Jun Matsushima", "Ron Press"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.52", "OA papers": [{"PaperId": "https://openalex.org/W2787398773", "PaperTitle": "Automotive IC On-line Test Techniques and the Application of Deterministic ATPG-Based Runtime Test", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Renesas Electronics (United States)": 2.0, "Siemens (Hungary)": 1.0}, "Authors": ["Yoichi Maeda", "Jun Matsushima", "Ron Press"]}]}, {"DBLP title": "Open Defect Detection with a Built-in Test Circuit by IDDT Appearance Time in CMOS ICs.", "DBLP authors": ["Ayumu Kambara", "Hiroyuki Yotsuyanagi", "Daichi Miyoshi", "Masaki Hashizume", "Shyue-Kung Lu"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.53", "OA papers": [{"PaperId": "https://openalex.org/W2786921319", "PaperTitle": "Open Defect Detection with a Built-in Test Circuit by IDDT Appearance Time in CMOS ICs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tokushima University": 2.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Ayumu Kambara", "Hiroyuki Yotsuyanagi", "Daichi Miyoshi", "Masaki Hashizume", "Shyue-Kung Lu"]}]}, {"DBLP title": "Design for Testability Technique of Reversible Logic Circuits Based on Exclusive Testing.", "DBLP authors": ["Joyati Mondal", "Debesh Kumar Das"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.54", "OA papers": [{"PaperId": "https://openalex.org/W2785563510", "PaperTitle": "Design for Testability Technique of Reversible Logic Circuits Based on Exclusive Testing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jadavpur University": 2.0}, "Authors": ["Joyati Mondal", "Debesh K. Das"]}]}, {"DBLP title": "Fault-Aware Page Address Remapping Techniques for Enhancing Yield and Reliability of Flash Memories.", "DBLP authors": ["Shyue-Kung Lu", "Shu-Chi Yu", "Masaki Hashizume", "Hiroyuki Yotsuyanagi"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.55", "OA papers": [{"PaperId": "https://openalex.org/W2787659571", "PaperTitle": "Fault-Aware Page Address Remapping Techniques for Enhancing Yield and Reliability of Flash Memories", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 1.0, "Tokushima University": 2.0}, "Authors": ["Shyue-Kung Lu", "Shuchi Yu", "Masaki Hashizume", "Hiroyuki Yotsuyanagi"]}]}, {"DBLP title": "3D IC Memory BIST Controller Allocation for Test Time Minimization Under Power Constraints.", "DBLP authors": ["Yen-Chun Ko", "Shih-Hsu Huang"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.56", "OA papers": [{"PaperId": "https://openalex.org/W2787284407", "PaperTitle": "3D IC Memory BIST Controller Allocation for Test Time Minimization Under Power Constraints", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chung Yuan Christian University": 1.0}, "Authors": ["Yen-Chun Ko", "Shih-Hsu Huang"]}]}, {"DBLP title": "A Heuristic Algorithm for Automatic Generation of March Tests.", "DBLP authors": ["Xiaole Cui", "Yichi Luo", "Qiujun Lin", "Xiaoxin Cui"], "year": 2017, "doi": "https://doi.org/10.1109/ATS.2017.57", "OA papers": [{"PaperId": "https://openalex.org/W2787261687", "PaperTitle": "A Heuristic Algorithm for Automatic Generation of March Tests", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 4.0}, "Authors": ["Xiaole Cui", "Yichi Luo", "Qiujun Lin", "Xiaoxin Cui"]}]}]