
---------- Begin Simulation Statistics ----------
final_tick                                 1133770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708068                       # Number of bytes of host memory used
host_op_rate                                   331755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.76                       # Real time elapsed on the host
host_tick_rate                              196898918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1909007                       # Number of instructions simulated
sim_ops                                       1910282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001134                       # Number of seconds simulated
sim_ticks                                  1133770000                       # Number of ticks simulated
system.cpu.committedInsts                     1909007                       # Number of instructions committed
system.cpu.committedOps                       1910282                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.187811                       # CPI: cycles per instruction
system.cpu.discardedOps                          1858                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           50167                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.841885                       # IPC: instructions per cycle
system.cpu.numCycles                          2267540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  807162     42.25%     42.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                 200063     10.47%     52.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.73% # Class of committed instruction
system.cpu.op_class_0::MemRead                 701481     36.72%     89.45% # Class of committed instruction
system.cpu.op_class_0::MemWrite                201576     10.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1910282                       # Class of committed instruction
system.cpu.tickCycles                         2217373                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  103110                       # Number of BP lookups
system.cpu.branchPred.condPredicted            102026                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               561                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               101553                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  100607                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.068467                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     252                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              136                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data       802989                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           802989                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       803007                       # number of overall hits
system.cpu.dcache.overall_hits::total          803007                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          218                       # number of overall misses
system.cpu.dcache.overall_misses::total           218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12162000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12162000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12162000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12162000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       803195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       803195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       803225                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       803225                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000271                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59038.834951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59038.834951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55788.990826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55788.990826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9597500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9597500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59199.346405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59199.346405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59243.827160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59243.827160                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       601586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          601586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5432000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5432000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       601673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       601673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62436.781609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62436.781609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61674.698795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61674.698795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       201403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         201403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       201522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       201522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56554.621849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56554.621849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3938500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3938500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56264.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56264.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       540000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       540000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        60000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        60000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       107000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       107000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        53500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        53500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        52500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           128.052115                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              803205                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4897.591463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.052115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.125051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.125051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1606686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1606686                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions              909406                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions             702162                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            201286                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst       403154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           403154                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       403154                       # number of overall hits
system.cpu.icache.overall_hits::total          403154                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          415                       # number of overall misses
system.cpu.icache.overall_misses::total           415                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23391500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23391500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23391500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23391500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       403569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       403569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       403569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       403569                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56365.060241                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56365.060241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56365.060241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56365.060241                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           79                       # number of writebacks
system.cpu.icache.writebacks::total                79                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22976500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22976500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22976500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22976500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55365.060241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55365.060241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55365.060241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55365.060241                       # average overall mshr miss latency
system.cpu.icache.replacements                     79                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       403154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          403154                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           415                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23391500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23391500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       403569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       403569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56365.060241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56365.060241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22976500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22976500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55365.060241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55365.060241                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           231.511488                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              403569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            972.455422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   231.511488                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.452171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            807553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           807553                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1133770000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                  1909007                       # Number of Instructions committed
system.cpu.thread_0.numOps                    1910282                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002225910750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 46                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         76                       # Number of write requests accepted
system.mem_ctrls.readBursts                       579                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       76                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.46                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   76                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.494332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    204.671281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   37056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     32.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1133711500                       # Total gap between requests
system.mem_ctrls.avgGap                    1730857.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3136                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 22918228.564876470715                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 9201160.729248436168                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2765993.102657505311                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          415                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          164                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           76                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      9897500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4492000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  31021623250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23849.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27390.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 408179253.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         37056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          415                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     23426268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      9257610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         32683878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     23426268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     23426268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     23426268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      9257610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        32683878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  569                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  49                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3720750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2845000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           14389500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6539.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25289.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 459                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 38                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.67                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.55                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   325.236364                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   216.940918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   305.784115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           23     20.91%     20.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           38     34.55%     55.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           19     17.27%     72.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            5      4.55%     77.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5      4.55%     81.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            6      5.45%     87.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.91%     88.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.82%     90.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           11     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 36416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               3136                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               32.119389                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.765993                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2541840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     31344300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    408972480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     532907295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.031219                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1062954250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     37700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     33115750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     31145940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    409139520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     531540375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.825577                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1063418000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     37700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     32652000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                509                       # Transaction distribution
system.membus.trans_dist::WritebackClean           79                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            94                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          328                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1237                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        31616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        10496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   42112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               579                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.036269                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.187121                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     558     96.37%     96.37% # Request fanout histogram
system.membus.snoop_fanout::1                      21      3.63%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 579                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1133770000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1063000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2201500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy             883750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
