<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="502" />
   <clocksource preferredWidth="501" />
   <frequency preferredWidth="485" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Qsys Interconnect/Memory-Mapped,Library/Basic Functions,Library,Project/System,Project,Library/Basic Functions/DMA,Library/Basic Functions/On Chip Memory,Library/Qsys Interconnect" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
</preferences>
