

================================================================
== Vitis HLS Report for 'stencil3d'
================================================================
* Date:           Thu May 29 20:02:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        STENCIL3D
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.835 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8569|     8569|  68.552 us|  68.552 us|  8570|  8570|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_col   |      416|      416|        26|          -|          -|    16|        no|
        | + height_bound_row  |       24|       24|         3|          -|          -|     8|        no|
        |- col_bound_height   |      252|      252|        18|          -|          -|    14|        no|
        | + col_bound_row     |       16|       16|         2|          -|          -|     8|        no|
        |- row_bound_height   |      420|      420|        30|          -|          -|    14|        no|
        | + row_bound_col     |       28|       28|         2|          -|          -|    14|        no|
        |- loop_height        |     7476|     7476|       534|          -|          -|    14|        no|
        | + loop_col          |      532|      532|        38|          -|          -|    14|        no|
        |  ++ loop_row        |       36|       36|         6|          -|          -|     6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     540|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     360|    -|
|Register             |        -|     -|      420|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      420|     920|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_404_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln17_fu_437_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln19_fu_447_p2           |         +|   0|  0|  14|           7|           7|
    |add_ln20_fu_465_p2           |         +|   0|  0|  15|           8|           8|
    |add_ln23_fu_550_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln25_fu_516_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln28_fu_540_p2           |         +|   0|  0|  18|          11|          11|
    |add_ln31_fu_611_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln33_fu_605_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln53_fu_762_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln54_fu_782_p2           |         +|   0|  0|  10|           3|           2|
    |add_ln57_1_fu_808_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_2_fu_812_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_3_fu_818_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_4_fu_824_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_5_fu_831_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln57_fu_802_p2           |         +|   0|  0|  39|          32|          32|
    |empty_15_fu_662_p2           |         +|   0|  0|  15|           8|           8|
    |empty_16_fu_671_p2           |         +|   0|  0|  15|           8|           8|
    |indvars_iv_next19_fu_676_p2  |         +|   0|  0|  12|           4|           1|
    |indvars_iv_next33_fu_630_p2  |         +|   0|  0|  12|           4|           1|
    |tmp3_fu_682_p2               |         +|   0|  0|  12|           4|           2|
    |icmp_ln15_fu_398_p2          |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln17_fu_431_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln23_fu_485_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln25_fu_510_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln31_fu_563_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln33_fu_574_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln42_fu_624_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln44_fu_644_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln46_fu_692_p2          |      icmp|   0|  0|  10|           3|           2|
    |empty_14_fu_499_p2           |        or|   0|  0|  11|          11|           7|
    |or_ln36_fu_594_p2            |        or|   0|  0|  11|          11|           3|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 540|         335|         285|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  102|         21|    1|         21|
    |grp_fu_380_p0  |   14|          3|   32|         96|
    |grp_fu_380_p1  |   14|          3|   32|         96|
    |i_1_fu_108     |    9|          2|    4|          8|
    |i_2_fu_112     |    9|          2|    4|          8|
    |i_fu_104       |    9|          2|    4|          8|
    |j_1_reg_345    |    9|          2|    4|          8|
    |j_2_reg_356    |    9|          2|    4|          8|
    |j_fu_100       |    9|          2|    5|         10|
    |k_1_reg_334    |    9|          2|    4|          8|
    |k_2_reg_368    |    9|          2|    3|          6|
    |k_reg_323      |    9|          2|    4|          8|
    |orig_address0  |   43|          8|   11|         88|
    |orig_address1  |   37|          7|   11|         77|
    |reg_385        |    9|          2|   32|         64|
    |sol_address0   |   26|          5|   11|         55|
    |sol_address1   |   20|          4|   11|         44|
    |sol_d1         |   14|          3|   32|         96|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  360|         74|  209|        709|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |C_load_1_reg_1003           |  32|   0|   32|          0|
    |C_load_reg_998              |  32|   0|   32|          0|
    |add_ln15_reg_846            |   5|   0|    5|          0|
    |add_ln17_reg_871            |   4|   0|    4|          0|
    |add_ln20_reg_886            |   8|   0|    8|          0|
    |add_ln25_reg_922            |   4|   0|    4|          0|
    |add_ln33_reg_993            |   4|   0|    4|          0|
    |add_ln53_reg_1098           |   3|   0|    3|          0|
    |add_ln57_reg_1113           |  32|   0|   32|          0|
    |ap_CS_fsm                   |  20|   0|   20|          0|
    |empty_14_reg_907            |   4|   0|   11|          7|
    |empty_15_reg_1034           |   8|   0|    8|          0|
    |empty_16_reg_1039           |   8|   0|    8|          0|
    |i_1_fu_108                  |   4|   0|    4|          0|
    |i_2_fu_112                  |   4|   0|    4|          0|
    |i_5_reg_1008                |   4|   0|    4|          0|
    |i_fu_104                    |   4|   0|    4|          0|
    |indvars_iv_next19_reg_1044  |   4|   0|    4|          0|
    |indvars_iv_next33_reg_1020  |   4|   0|    4|          0|
    |j_1_reg_345                 |   4|   0|    4|          0|
    |j_2_reg_356                 |   4|   0|    4|          0|
    |j_fu_100                    |   5|   0|    5|          0|
    |k_1_reg_334                 |   4|   0|    4|          0|
    |k_2_reg_368                 |   3|   0|    3|          0|
    |k_reg_323                   |   4|   0|    4|          0|
    |mul_ln57_1_reg_1118         |  32|   0|   32|          0|
    |mul_ln57_reg_1078           |  32|   0|   32|          0|
    |orig_load_8_reg_1083        |  32|   0|   32|          0|
    |reg_385                     |  32|   0|   32|          0|
    |tmp3_reg_1050               |   4|   0|    4|          0|
    |tmp_1_reg_851               |   4|   0|    7|          3|
    |tmp_3_reg_1025              |   4|   0|    8|          4|
    |zext_ln17_reg_856           |   4|   0|    8|          4|
    |zext_ln19_reg_876           |   7|   0|   64|         57|
    |zext_ln20_reg_891           |  11|   0|   64|         53|
    |zext_ln27_reg_927           |   8|   0|   64|         56|
    |zext_ln28_reg_937           |  11|   0|   64|         53|
    |zext_ln35_reg_973           |   8|   0|   64|         56|
    |zext_ln36_reg_983           |   8|   0|   64|         56|
    |zext_ln48_reg_1058          |  11|   0|   64|         53|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 420|   0|  822|        402|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|C_address0     |  out|    1|   ap_memory|             C|         array|
|C_ce0          |  out|    1|   ap_memory|             C|         array|
|C_q0           |   in|   32|   ap_memory|             C|         array|
|C_address1     |  out|    1|   ap_memory|             C|         array|
|C_ce1          |  out|    1|   ap_memory|             C|         array|
|C_q1           |   in|   32|   ap_memory|             C|         array|
|orig_address0  |  out|   11|   ap_memory|          orig|         array|
|orig_ce0       |  out|    1|   ap_memory|          orig|         array|
|orig_q0        |   in|   32|   ap_memory|          orig|         array|
|orig_address1  |  out|   11|   ap_memory|          orig|         array|
|orig_ce1       |  out|    1|   ap_memory|          orig|         array|
|orig_q1        |   in|   32|   ap_memory|          orig|         array|
|sol_address0   |  out|   11|   ap_memory|           sol|         array|
|sol_ce0        |  out|    1|   ap_memory|           sol|         array|
|sol_we0        |  out|    1|   ap_memory|           sol|         array|
|sol_d0         |  out|   32|   ap_memory|           sol|         array|
|sol_address1   |  out|   11|   ap_memory|           sol|         array|
|sol_ce1        |  out|    1|   ap_memory|           sol|         array|
|sol_we1        |  out|    1|   ap_memory|           sol|         array|
|sol_d1         |  out|   32|   ap_memory|           sol|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 9 
7 --> 8 6 
8 --> 7 
9 --> 12 10 
10 --> 11 9 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 15 13 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [data/benchmarks/stencil3d/stencil.c:10]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln11 = store i5 0, i5 %j" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 29 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 30 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_3 = load i5 %j"   --->   Operation 31 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln15 = icmp_eq  i5 %j_3, i5 16" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 32 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln15 = add i5 %j_3, i5 1" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 33 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %height_bound_row.split, void %col_bound_row.preheader" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 34 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [data/benchmarks/stencil3d/stencil.c:16]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/stencil3d/stencil.c:22]   --->   Operation 36 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i5 %j_3"   --->   Operation 37 'trunc' 'empty' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %tmp_1" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 39 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln17 = br void %for.inc" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 41 'alloca' 'i' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 42 'store' 'store_ln11' <Predicate = (icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br void %col_bound_row" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln17, void %for.inc.split, i4 0, void %height_bound_row.split" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 44 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%icmp_ln17 = icmp_eq  i4 %k, i4 8" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 45 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln17 = add i4 %k, i4 1" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 46 'add' 'add_ln17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.inc20" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 47 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i4 %k" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 48 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln19 = add i7 %zext_ln17_1, i7 %tmp_1" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 49 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %add_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 50 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 51 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.20ns)   --->   "%orig_load = load i11 %orig_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 52 'load' 'orig_load' <Predicate = (!icmp_ln17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 8, i4 %k" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 53 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln20 = add i8 %or_ln, i8 %zext_ln17" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 54 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln11 = store i5 %add_ln15, i5 %j" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 55 'store' 'store_ln11' <Predicate = (icmp_ln17)> <Delay = 0.38>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 56 'br' 'br_ln15' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 57 [1/2] (1.20ns)   --->   "%orig_load = load i11 %orig_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 57 'load' 'orig_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 58 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.20ns)   --->   "%store_ln19 = store i32 %orig_load, i11 %sol_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 59 'store' 'store_ln19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %add_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 60 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i11 %sext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 61 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 62 'getelementptr' 'orig_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.20ns)   --->   "%orig_load_1 = load i11 %orig_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 63 'load' 'orig_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/stencil3d/stencil.c:18]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/stencil3d/stencil.c:21]   --->   Operation 65 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (1.20ns)   --->   "%orig_load_1 = load i11 %orig_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 66 'load' 'orig_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sol_addr_1 = getelementptr i32 %sol, i64 0, i64 %zext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 67 'getelementptr' 'sol_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.20ns)   --->   "%store_ln20 = store i32 %orig_load_1, i11 %sol_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 68 'store' 'store_ln20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 69 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.09>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 70 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_3, i4 15" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 71 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %col_bound_row.split, void %row_bound_col.preheader" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 72 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:24]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/stencil3d/stencil.c:30]   --->   Operation 74 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %i_3, i7 0" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 75 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_14 = or i11 %tmp_2, i11 120" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 76 'or' 'empty_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln25 = br void %for.inc53" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 77 'br' 'br_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 78 'alloca' 'i_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i_1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 79 'store' 'store_ln11' <Predicate = (icmp_ln23)> <Delay = 0.38>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln31 = br void %row_bound_col" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 80 'br' 'br_ln31' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.93>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%k_1 = phi i4 %add_ln25, void %for.inc53.split, i4 0, void %col_bound_row.split" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 81 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.70ns)   --->   "%icmp_ln25 = icmp_eq  i4 %k_1, i4 8" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 82 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln25 = add i4 %k_1, i4 1" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 83 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc53.split, void %for.inc56" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 84 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %k_1" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 85 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4, i4 %i_3, i3 0, i4 %k_1" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 86 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %add_ln" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 87 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln27" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 88 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (1.20ns)   --->   "%orig_load_2 = load i11 %orig_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 89 'load' 'orig_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 90 [1/1] (0.73ns)   --->   "%add_ln28 = add i11 %zext_ln25, i11 %empty_14" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 90 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %add_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 91 'zext' 'zext_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 92 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (1.20ns)   --->   "%orig_load_3 = load i11 %orig_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 93 'load' 'orig_load_3' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln23 = add i4 %i_3, i4 1" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 94 'add' 'add_ln23' <Predicate = (icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %add_ln23, i4 %i" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 95 'store' 'store_ln11' <Predicate = (icmp_ln25)> <Delay = 0.38>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln23 = br void %col_bound_row" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 96 'br' 'br_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.40>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/stencil3d/stencil.c:26]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/stencil3d/stencil.c:29]   --->   Operation 98 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (1.20ns)   --->   "%orig_load_2 = load i11 %orig_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 99 'load' 'orig_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sol_addr_2 = getelementptr i32 %sol, i64 0, i64 %zext_ln27" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 100 'getelementptr' 'sol_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.20ns)   --->   "%store_ln27 = store i32 %orig_load_2, i11 %sol_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 101 'store' 'store_ln27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 102 [1/2] (1.20ns)   --->   "%orig_load_3 = load i11 %orig_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 102 'load' 'orig_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sol_addr_3 = getelementptr i32 %sol, i64 0, i64 %zext_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 103 'getelementptr' 'sol_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.20ns)   --->   "%store_ln28 = store i32 %orig_load_3, i11 %sol_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 104 'store' 'store_ln28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc53" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 105 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.09>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_1" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 106 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.70ns)   --->   "%icmp_ln31 = icmp_eq  i4 %i_4, i4 15" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 107 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %row_bound_col.split, void %loop_height" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 108 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:32]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/stencil3d/stencil.c:38]   --->   Operation 110 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln33 = br void %for.inc89" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 111 'br' 'br_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 112 'alloca' 'i_2' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 0"   --->   Operation 113 'getelementptr' 'C_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 114 'load' 'C_load' <Predicate = (icmp_ln31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 1"   --->   Operation 115 'getelementptr' 'C_addr_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 116 'load' 'C_load_1' <Predicate = (icmp_ln31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i_2" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 117 'store' 'store_ln11' <Predicate = (icmp_ln31)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%j_1 = phi i4 %add_ln33, void %for.inc89.split, i4 1, void %row_bound_col.split" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 118 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i4 %j_1, i4 15" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 119 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc89.split, void %for.inc92" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 120 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_4, i4 %j_1, i3 0" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %shl_ln" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 122 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln35" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 123 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 124 [2/2] (1.20ns)   --->   "%orig_load_4 = load i11 %orig_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 124 'load' 'orig_load_4' <Predicate = (!icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln36 = or i11 %shl_ln, i11 7" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 125 'or' 'or_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %or_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 126 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 127 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (1.20ns)   --->   "%orig_load_5 = load i11 %orig_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 128 'load' 'orig_load_5' <Predicate = (!icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln33 = add i4 %j_1, i4 1" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 129 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln31 = add i4 %i_4, i4 1" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 130 'add' 'add_ln31' <Predicate = (icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %add_ln31, i4 %i_1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 131 'store' 'store_ln11' <Predicate = (icmp_ln33)> <Delay = 0.38>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln31 = br void %row_bound_col" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 132 'br' 'br_ln31' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.40>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:34]   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/stencil3d/stencil.c:37]   --->   Operation 134 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/2] (1.20ns)   --->   "%orig_load_4 = load i11 %orig_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 135 'load' 'orig_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%sol_addr_4 = getelementptr i32 %sol, i64 0, i64 %zext_ln35" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 136 'getelementptr' 'sol_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.20ns)   --->   "%store_ln35 = store i32 %orig_load_4, i11 %sol_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 137 'store' 'store_ln35' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 138 [1/2] (1.20ns)   --->   "%orig_load_5 = load i11 %orig_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 138 'load' 'orig_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%sol_addr_5 = getelementptr i32 %sol, i64 0, i64 %zext_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 139 'getelementptr' 'sol_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.20ns)   --->   "%store_ln36 = store i32 %orig_load_5, i11 %sol_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 140 'store' 'store_ln36' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc89" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 141 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.69>
ST_12 : Operation 142 [1/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 142 'load' 'C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 143 [1/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 143 'load' 'C_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln42 = br void %loop_col" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 144 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.70>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_2"   --->   Operation 145 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_eq  i4 %i_5, i4 15" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 146 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %loop_col.split, void %for.end175" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 147 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:43]   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/stencil3d/stencil.c:60]   --->   Operation 149 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.70ns)   --->   "%indvars_iv_next33 = add i4 %i_5, i4 1"   --->   Operation 150 'add' 'indvars_iv_next33' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_5, i4 0"   --->   Operation 151 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln44 = br void %loop_row" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 152 'br' 'br_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [data/benchmarks/stencil3d/stencil.c:61]   --->   Operation 153 'ret' 'ret_ln61' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 1.09>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%j_2 = phi i4 %indvars_iv_next19, void %for.inc170, i4 1, void %loop_col.split"   --->   Operation 154 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln44 = icmp_eq  i4 %j_2, i4 15" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 155 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %loop_row.split, void %for.inc173" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 156 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:45]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/stencil3d/stencil.c:59]   --->   Operation 158 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp1_cast_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %j_2"   --->   Operation 159 'bitconcatenate' 'tmp1_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%tmp1_cast_cast_cast = zext i5 %tmp1_cast_cast"   --->   Operation 160 'zext' 'tmp1_cast_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.70ns)   --->   "%empty_15 = add i8 %tmp1_cast_cast_cast, i8 %tmp_3"   --->   Operation 161 'add' 'empty_15' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i5 %tmp1_cast_cast"   --->   Operation 162 'sext' 'tmp2_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.70ns)   --->   "%empty_16 = add i8 %tmp2_cast, i8 %tmp_3"   --->   Operation 163 'add' 'empty_16' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.70ns)   --->   "%indvars_iv_next19 = add i4 %j_2, i4 1"   --->   Operation 164 'add' 'indvars_iv_next19' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.70ns)   --->   "%tmp3 = add i4 %j_2, i4 15"   --->   Operation 165 'add' 'tmp3' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln46 = br void %for.inc167" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 166 'br' 'br_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.38>
ST_14 : Operation 167 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %indvars_iv_next33, i4 %i_2" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 167 'store' 'store_ln11' <Predicate = (icmp_ln44)> <Delay = 0.38>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln42 = br void %loop_col" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 168 'br' 'br_ln42' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 1.20>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%k_2 = phi i3 %add_ln53, void %for.inc167.split, i3 1, void %loop_row.split" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 169 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.57ns)   --->   "%icmp_ln46 = icmp_eq  i3 %k_2, i3 7" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 170 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc167.split, void %for.inc170" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 171 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 172 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i11 %add_ln2" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 173 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln48" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 174 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 175 [2/2] (1.20ns)   --->   "%sum0 = load i11 %orig_addr_6" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 175 'load' 'sum0' <Predicate = (!icmp_ln46)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln44 = br void %loop_row" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 176 'br' 'br_ln44' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 4.37>
ST_16 : Operation 177 [1/2] (1.20ns)   --->   "%sum0 = load i11 %orig_addr_6" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 177 'load' 'sum0' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%add_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_15, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 178 'bitconcatenate' 'add_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %add_ln3" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 179 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln49" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 180 'getelementptr' 'orig_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [2/2] (1.20ns)   --->   "%orig_load_7 = load i11 %orig_addr_7" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 181 'load' 'orig_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%add_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_16, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 182 'bitconcatenate' 'add_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %add_ln4" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 183 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln50" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 184 'getelementptr' 'orig_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [2/2] (1.20ns)   --->   "%orig_load_8 = load i11 %orig_addr_8" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 185 'load' 'orig_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 186 [1/1] (3.17ns)   --->   "%mul_ln57 = mul i32 %sum0, i32 %C_load" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 186 'mul' 'mul_ln57' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 1.20>
ST_17 : Operation 187 [1/2] (1.20ns)   --->   "%orig_load_7 = load i11 %orig_addr_7" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 187 'load' 'orig_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 188 [1/2] (1.20ns)   --->   "%orig_load_8 = load i11 %orig_addr_8" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 188 'load' 'orig_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%add_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %indvars_iv_next19, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 189 'bitconcatenate' 'add_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %add_ln5" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 190 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%orig_addr_9 = getelementptr i32 %orig, i64 0, i64 %zext_ln51" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 191 'getelementptr' 'orig_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [2/2] (1.20ns)   --->   "%orig_load_9 = load i11 %orig_addr_9" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 192 'load' 'orig_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%add_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %tmp3, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 193 'bitconcatenate' 'add_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %add_ln6" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 194 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%orig_addr_10 = getelementptr i32 %orig, i64 0, i64 %zext_ln52" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 195 'getelementptr' 'orig_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [2/2] (1.20ns)   --->   "%orig_load_10 = load i11 %orig_addr_10" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 196 'load' 'orig_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 18 <SV = 10> <Delay = 2.08>
ST_18 : Operation 197 [1/2] (1.20ns)   --->   "%orig_load_9 = load i11 %orig_addr_9" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 197 'load' 'orig_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 198 [1/2] (1.20ns)   --->   "%orig_load_10 = load i11 %orig_addr_10" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 198 'load' 'orig_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 199 [1/1] (0.57ns)   --->   "%add_ln53 = add i3 %k_2, i3 1" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 199 'add' 'add_ln53' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%add_ln53_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %add_ln53" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 200 'bitconcatenate' 'add_ln53_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %add_ln53_1" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 201 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%orig_addr_11 = getelementptr i32 %orig, i64 0, i64 %zext_ln53" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 202 'getelementptr' 'orig_addr_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [2/2] (1.20ns)   --->   "%orig_load_11 = load i11 %orig_addr_11" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 203 'load' 'orig_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 204 [1/1] (0.57ns)   --->   "%add_ln54 = add i3 %k_2, i3 7" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 204 'add' 'add_ln54' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%add_ln54_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %add_ln54" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 205 'bitconcatenate' 'add_ln54_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i11 %add_ln54_1" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 206 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%orig_addr_12 = getelementptr i32 %orig, i64 0, i64 %zext_ln54" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 207 'getelementptr' 'orig_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [2/2] (1.20ns)   --->   "%orig_load_12 = load i11 %orig_addr_12" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 208 'load' 'orig_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 209 [1/1] (0.88ns)   --->   "%add_ln57 = add i32 %orig_load_7, i32 %orig_load_9" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 209 'add' 'add_ln57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 5.83>
ST_19 : Operation 210 [1/2] (1.20ns)   --->   "%orig_load_11 = load i11 %orig_addr_11" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 210 'load' 'orig_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 211 [1/2] (1.20ns)   --->   "%orig_load_12 = load i11 %orig_addr_12" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 211 'load' 'orig_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i32 %add_ln57, i32 %orig_load_8" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 212 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_2 = add i32 %orig_load_11, i32 %orig_load_12" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 213 'add' 'add_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 214 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_3 = add i32 %add_ln57_2, i32 %orig_load_10" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 214 'add' 'add_ln57_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_4 = add i32 %add_ln57_3, i32 %add_ln57_1" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 215 'add' 'add_ln57_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 216 [1/1] (3.17ns)   --->   "%mul_ln57_1 = mul i32 %C_load_1, i32 %add_ln57_4" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 216 'mul' 'mul_ln57_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 2.08>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/stencil3d/stencil.c:47]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/stencil3d/stencil.c:58]   --->   Operation 218 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.88ns)   --->   "%add_ln57_5 = add i32 %mul_ln57_1, i32 %mul_ln57" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 219 'add' 'add_ln57_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%sol_addr_6 = getelementptr i32 %sol, i64 0, i64 %zext_ln48" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 220 'getelementptr' 'sol_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (1.20ns)   --->   "%store_ln57 = store i32 %add_ln57_5, i11 %sol_addr_6" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 221 'store' 'store_ln57' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc167" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 222 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 011111000000000000000]
spectopmodule_ln10     (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln15                (br               ) [ 000000000000000000000]
j_3                    (load             ) [ 000000000000000000000]
icmp_ln15              (icmp             ) [ 001111000000000000000]
add_ln15               (add              ) [ 000111000000000000000]
br_ln15                (br               ) [ 000000000000000000000]
speclooptripcount_ln16 (speclooptripcount) [ 000000000000000000000]
specloopname_ln22      (specloopname     ) [ 000000000000000000000]
empty                  (trunc            ) [ 000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000111000000000000000]
zext_ln17              (zext             ) [ 000111000000000000000]
br_ln17                (br               ) [ 001111000000000000000]
i                      (alloca           ) [ 001111111000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln23                (br               ) [ 000000000000000000000]
k                      (phi              ) [ 000100000000000000000]
icmp_ln17              (icmp             ) [ 001111000000000000000]
add_ln17               (add              ) [ 001111000000000000000]
br_ln17                (br               ) [ 000000000000000000000]
zext_ln17_1            (zext             ) [ 000000000000000000000]
add_ln19               (add              ) [ 000000000000000000000]
zext_ln19              (zext             ) [ 000010000000000000000]
orig_addr              (getelementptr    ) [ 000010000000000000000]
or_ln                  (bitconcatenate   ) [ 000000000000000000000]
add_ln20               (add              ) [ 000010000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln15                (br               ) [ 000000000000000000000]
orig_load              (load             ) [ 000000000000000000000]
sol_addr               (getelementptr    ) [ 000000000000000000000]
store_ln19             (store            ) [ 000000000000000000000]
sext_ln20              (sext             ) [ 000000000000000000000]
zext_ln20              (zext             ) [ 000001000000000000000]
orig_addr_1            (getelementptr    ) [ 000001000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000000000]
specloopname_ln21      (specloopname     ) [ 000000000000000000000]
orig_load_1            (load             ) [ 000000000000000000000]
sol_addr_1             (getelementptr    ) [ 000000000000000000000]
store_ln20             (store            ) [ 000000000000000000000]
br_ln17                (br               ) [ 001111000000000000000]
i_3                    (load             ) [ 000000011000000000000]
icmp_ln23              (icmp             ) [ 000000111000000000000]
br_ln23                (br               ) [ 000000000000000000000]
speclooptripcount_ln24 (speclooptripcount) [ 000000000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000000000]
empty_14               (or               ) [ 000000011000000000000]
br_ln25                (br               ) [ 000000111000000000000]
i_1                    (alloca           ) [ 000000111111000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln31                (br               ) [ 000000000000000000000]
k_1                    (phi              ) [ 000000010000000000000]
icmp_ln25              (icmp             ) [ 000000111000000000000]
add_ln25               (add              ) [ 000000111000000000000]
br_ln25                (br               ) [ 000000000000000000000]
zext_ln25              (zext             ) [ 000000000000000000000]
add_ln                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln27              (zext             ) [ 000000001000000000000]
orig_addr_2            (getelementptr    ) [ 000000001000000000000]
add_ln28               (add              ) [ 000000000000000000000]
zext_ln28              (zext             ) [ 000000001000000000000]
orig_addr_3            (getelementptr    ) [ 000000001000000000000]
add_ln23               (add              ) [ 000000000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln23                (br               ) [ 000000000000000000000]
speclooptripcount_ln26 (speclooptripcount) [ 000000000000000000000]
specloopname_ln29      (specloopname     ) [ 000000000000000000000]
orig_load_2            (load             ) [ 000000000000000000000]
sol_addr_2             (getelementptr    ) [ 000000000000000000000]
store_ln27             (store            ) [ 000000000000000000000]
orig_load_3            (load             ) [ 000000000000000000000]
sol_addr_3             (getelementptr    ) [ 000000000000000000000]
store_ln28             (store            ) [ 000000000000000000000]
br_ln25                (br               ) [ 000000111000000000000]
i_4                    (load             ) [ 000000000011000000000]
icmp_ln31              (icmp             ) [ 000000000111000000000]
br_ln31                (br               ) [ 000000000000000000000]
speclooptripcount_ln32 (speclooptripcount) [ 000000000000000000000]
specloopname_ln38      (specloopname     ) [ 000000000000000000000]
br_ln33                (br               ) [ 000000000111000000000]
i_2                    (alloca           ) [ 000000000111111111111]
C_addr                 (getelementptr    ) [ 000000000000100000000]
C_addr_1               (getelementptr    ) [ 000000000000100000000]
store_ln11             (store            ) [ 000000000000000000000]
j_1                    (phi              ) [ 000000000010000000000]
icmp_ln33              (icmp             ) [ 000000000111000000000]
br_ln33                (br               ) [ 000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln35              (zext             ) [ 000000000001000000000]
orig_addr_4            (getelementptr    ) [ 000000000001000000000]
or_ln36                (or               ) [ 000000000000000000000]
zext_ln36              (zext             ) [ 000000000001000000000]
orig_addr_5            (getelementptr    ) [ 000000000001000000000]
add_ln33               (add              ) [ 000000000111000000000]
add_ln31               (add              ) [ 000000000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln31                (br               ) [ 000000000000000000000]
speclooptripcount_ln34 (speclooptripcount) [ 000000000000000000000]
specloopname_ln37      (specloopname     ) [ 000000000000000000000]
orig_load_4            (load             ) [ 000000000000000000000]
sol_addr_4             (getelementptr    ) [ 000000000000000000000]
store_ln35             (store            ) [ 000000000000000000000]
orig_load_5            (load             ) [ 000000000000000000000]
sol_addr_5             (getelementptr    ) [ 000000000000000000000]
store_ln36             (store            ) [ 000000000000000000000]
br_ln33                (br               ) [ 000000000111000000000]
C_load                 (load             ) [ 000000000000011111111]
C_load_1               (load             ) [ 000000000000011111111]
br_ln42                (br               ) [ 000000000000000000000]
i_5                    (load             ) [ 000000000000001111111]
icmp_ln42              (icmp             ) [ 000000000000011111111]
br_ln42                (br               ) [ 000000000000000000000]
speclooptripcount_ln43 (speclooptripcount) [ 000000000000000000000]
specloopname_ln60      (specloopname     ) [ 000000000000000000000]
indvars_iv_next33      (add              ) [ 000000000000001111111]
tmp_3                  (bitconcatenate   ) [ 000000000000001111111]
br_ln44                (br               ) [ 000000000000011111111]
ret_ln61               (ret              ) [ 000000000000000000000]
j_2                    (phi              ) [ 000000000000001111111]
icmp_ln44              (icmp             ) [ 000000000000011111111]
br_ln44                (br               ) [ 000000000000000000000]
speclooptripcount_ln45 (speclooptripcount) [ 000000000000000000000]
specloopname_ln59      (specloopname     ) [ 000000000000000000000]
tmp1_cast_cast         (bitconcatenate   ) [ 000000000000000000000]
tmp1_cast_cast_cast    (zext             ) [ 000000000000000000000]
empty_15               (add              ) [ 000000000000000111111]
tmp2_cast              (sext             ) [ 000000000000000000000]
empty_16               (add              ) [ 000000000000000111111]
indvars_iv_next19      (add              ) [ 000000000000011111111]
tmp3                   (add              ) [ 000000000000000111111]
br_ln46                (br               ) [ 000000000000011111111]
store_ln11             (store            ) [ 000000000000000000000]
br_ln42                (br               ) [ 000000000000000000000]
k_2                    (phi              ) [ 000000000000000111100]
icmp_ln46              (icmp             ) [ 000000000000011111111]
br_ln46                (br               ) [ 000000000000000000000]
add_ln2                (bitconcatenate   ) [ 000000000000000000000]
zext_ln48              (zext             ) [ 000000000000000011111]
orig_addr_6            (getelementptr    ) [ 000000000000000010000]
br_ln44                (br               ) [ 000000000000011111111]
sum0                   (load             ) [ 000000000000000000000]
add_ln3                (bitconcatenate   ) [ 000000000000000000000]
zext_ln49              (zext             ) [ 000000000000000000000]
orig_addr_7            (getelementptr    ) [ 000000000000000001000]
add_ln4                (bitconcatenate   ) [ 000000000000000000000]
zext_ln50              (zext             ) [ 000000000000000000000]
orig_addr_8            (getelementptr    ) [ 000000000000000001000]
mul_ln57               (mul              ) [ 000000000000000001111]
orig_load_7            (load             ) [ 000000000000000000100]
orig_load_8            (load             ) [ 000000000000000000110]
add_ln5                (bitconcatenate   ) [ 000000000000000000000]
zext_ln51              (zext             ) [ 000000000000000000000]
orig_addr_9            (getelementptr    ) [ 000000000000000000100]
add_ln6                (bitconcatenate   ) [ 000000000000000000000]
zext_ln52              (zext             ) [ 000000000000000000000]
orig_addr_10           (getelementptr    ) [ 000000000000000000100]
orig_load_9            (load             ) [ 000000000000000000000]
orig_load_10           (load             ) [ 000000000000000000010]
add_ln53               (add              ) [ 000000000000011100011]
add_ln53_1             (bitconcatenate   ) [ 000000000000000000000]
zext_ln53              (zext             ) [ 000000000000000000000]
orig_addr_11           (getelementptr    ) [ 000000000000000000010]
add_ln54               (add              ) [ 000000000000000000000]
add_ln54_1             (bitconcatenate   ) [ 000000000000000000000]
zext_ln54              (zext             ) [ 000000000000000000000]
orig_addr_12           (getelementptr    ) [ 000000000000000000010]
add_ln57               (add              ) [ 000000000000000000010]
orig_load_11           (load             ) [ 000000000000000000000]
orig_load_12           (load             ) [ 000000000000000000000]
add_ln57_1             (add              ) [ 000000000000000000000]
add_ln57_2             (add              ) [ 000000000000000000000]
add_ln57_3             (add              ) [ 000000000000000000000]
add_ln57_4             (add              ) [ 000000000000000000000]
mul_ln57_1             (mul              ) [ 000000000000000000001]
speclooptripcount_ln47 (speclooptripcount) [ 000000000000000000000]
specloopname_ln58      (specloopname     ) [ 000000000000000000000]
add_ln57_5             (add              ) [ 000000000000000000000]
sol_addr_6             (getelementptr    ) [ 000000000000000000000]
store_ln57             (store            ) [ 000000000000000000000]
br_ln46                (br               ) [ 000000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="j_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="116" class="1004" name="orig_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
<pin id="169" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_load/3 orig_load_1/4 orig_load_2/7 orig_load_3/7 orig_load_4/10 orig_load_5/10 sum0/15 orig_load_7/16 orig_load_8/16 orig_load_9/17 orig_load_10/17 orig_load_11/18 orig_load_12/18 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sol_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="1"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="11" slack="0"/>
<pin id="187" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/4 store_ln20/5 store_ln27/8 store_ln28/8 store_ln35/11 store_ln36/11 store_ln57/20 "/>
</bind>
</comp>

<comp id="143" class="1004" name="orig_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sol_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="1"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_1/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="orig_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_2/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="orig_addr_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_3/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sol_addr_2_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="1"/>
<pin id="183" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_2/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sol_addr_3_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="1"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_3/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="C_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="7"/>
<pin id="216" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/9 C_load_1/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="C_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="orig_addr_4_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="11" slack="0"/>
<pin id="231" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_4/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="orig_addr_5_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_5/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sol_addr_4_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="11" slack="1"/>
<pin id="247" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_4/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sol_addr_5_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="1"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_5/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="orig_addr_6_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="11" slack="0"/>
<pin id="263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_6/15 "/>
</bind>
</comp>

<comp id="267" class="1004" name="orig_addr_7_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="11" slack="0"/>
<pin id="271" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_7/16 "/>
</bind>
</comp>

<comp id="275" class="1004" name="orig_addr_8_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_8/16 "/>
</bind>
</comp>

<comp id="283" class="1004" name="orig_addr_9_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="11" slack="0"/>
<pin id="287" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_9/17 "/>
</bind>
</comp>

<comp id="291" class="1004" name="orig_addr_10_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="11" slack="0"/>
<pin id="295" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_10/17 "/>
</bind>
</comp>

<comp id="299" class="1004" name="orig_addr_11_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="11" slack="0"/>
<pin id="303" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_11/18 "/>
</bind>
</comp>

<comp id="307" class="1004" name="orig_addr_12_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="11" slack="0"/>
<pin id="311" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_12/18 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sol_addr_6_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="11" slack="5"/>
<pin id="319" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_6/20 "/>
</bind>
</comp>

<comp id="323" class="1005" name="k_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="k_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="k_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="k_1_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_1_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="356" class="1005" name="j_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="j_2_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/14 "/>
</bind>
</comp>

<comp id="368" class="1005" name="k_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="k_2_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/15 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57/16 mul_ln57_1/19 "/>
</bind>
</comp>

<comp id="385" class="1005" name="reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_7 orig_load_10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln11_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="5" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="j_3_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln15_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln15_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="empty_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="0" index="1" bw="4" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln17_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln11_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln17_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln17_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln17_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln19_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="7" slack="1"/>
<pin id="450" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln19_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="0" index="2" bw="4" slack="0"/>
<pin id="461" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln20_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="1"/>
<pin id="468" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln11_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="1"/>
<pin id="472" dir="0" index="1" bw="5" slack="2"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln20_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln20_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_3_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln23_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="0" index="1" bw="4" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="empty_14_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="0"/>
<pin id="501" dir="0" index="1" bw="11" slack="0"/>
<pin id="502" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_14/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln11_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln25_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln25_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln25_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="0" index="3" bw="4" slack="0"/>
<pin id="531" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln27_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln28_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="1"/>
<pin id="543" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln28_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln23_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln11_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="4" slack="2"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="i_4_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln31_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="4" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln11_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln33_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="4" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="shl_ln_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="0" index="3" bw="1" slack="0"/>
<pin id="585" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln35_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln36_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln36_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln33_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln31_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln11_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="0" index="1" bw="4" slack="2"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_5_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="2"/>
<pin id="623" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/13 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln42_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="indvars_iv_next33_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next33/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln44_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="0" index="1" bw="4" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/14 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp1_cast_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1_cast_cast/14 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp1_cast_cast_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast_cast_cast/14 "/>
</bind>
</comp>

<comp id="662" class="1004" name="empty_15_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="0" index="1" bw="8" slack="1"/>
<pin id="665" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_15/14 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp2_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="empty_16_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="1"/>
<pin id="674" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_16/14 "/>
</bind>
</comp>

<comp id="676" class="1004" name="indvars_iv_next19_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next19/14 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln11_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="1"/>
<pin id="690" dir="0" index="1" bw="4" slack="3"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/14 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln46_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="0" index="1" bw="4" slack="2"/>
<pin id="701" dir="0" index="2" bw="4" slack="1"/>
<pin id="702" dir="0" index="3" bw="3" slack="0"/>
<pin id="703" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln2/15 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln48_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="11" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/15 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="2"/>
<pin id="715" dir="0" index="2" bw="3" slack="1"/>
<pin id="716" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln3/16 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln49_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/16 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln4_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="11" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="2"/>
<pin id="727" dir="0" index="2" bw="3" slack="1"/>
<pin id="728" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln4/16 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln50_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/16 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="4"/>
<pin id="739" dir="0" index="2" bw="4" slack="3"/>
<pin id="740" dir="0" index="3" bw="3" slack="2"/>
<pin id="741" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln5/17 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln51_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/17 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln6_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="4"/>
<pin id="752" dir="0" index="2" bw="4" slack="3"/>
<pin id="753" dir="0" index="3" bw="3" slack="2"/>
<pin id="754" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln6/17 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln52_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/17 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln53_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="3"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/18 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln53_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="11" slack="0"/>
<pin id="770" dir="0" index="1" bw="4" slack="5"/>
<pin id="771" dir="0" index="2" bw="4" slack="4"/>
<pin id="772" dir="0" index="3" bw="3" slack="0"/>
<pin id="773" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln53_1/18 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln53_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="11" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/18 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln54_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="3"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/18 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln54_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="0"/>
<pin id="790" dir="0" index="1" bw="4" slack="5"/>
<pin id="791" dir="0" index="2" bw="4" slack="4"/>
<pin id="792" dir="0" index="3" bw="3" slack="0"/>
<pin id="793" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln54_1/18 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln54_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="11" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/18 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln57_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/18 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln57_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="0" index="1" bw="32" slack="2"/>
<pin id="811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/19 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln57_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/19 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln57_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="1"/>
<pin id="821" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_3/19 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln57_4_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_4/19 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln57_5_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="0" index="1" bw="32" slack="4"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_5/20 "/>
</bind>
</comp>

<comp id="836" class="1005" name="j_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="0"/>
<pin id="838" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln15_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="1"/>
<pin id="848" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="1"/>
<pin id="853" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="zext_ln17_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="861" class="1005" name="i_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="0"/>
<pin id="863" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln17_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="876" class="1005" name="zext_ln19_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="1"/>
<pin id="878" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="881" class="1005" name="orig_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="11" slack="1"/>
<pin id="883" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln20_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="891" class="1005" name="zext_ln20_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="896" class="1005" name="orig_addr_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="1"/>
<pin id="898" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="empty_14_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="11" slack="1"/>
<pin id="909" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="912" class="1005" name="i_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="add_ln25_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="0"/>
<pin id="924" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="927" class="1005" name="zext_ln27_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="932" class="1005" name="orig_addr_2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="11" slack="1"/>
<pin id="934" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="zext_ln28_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="1"/>
<pin id="939" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="942" class="1005" name="orig_addr_3_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="11" slack="1"/>
<pin id="944" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_3 "/>
</bind>
</comp>

<comp id="953" class="1005" name="i_2_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="C_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="C_addr_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="zext_ln35_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="1"/>
<pin id="975" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="978" class="1005" name="orig_addr_4_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="1"/>
<pin id="980" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_4 "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln36_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="1"/>
<pin id="985" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="988" class="1005" name="orig_addr_5_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="11" slack="1"/>
<pin id="990" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_5 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln33_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="4" slack="0"/>
<pin id="995" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="998" class="1005" name="C_load_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="4"/>
<pin id="1000" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="1003" class="1005" name="C_load_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="7"/>
<pin id="1005" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="i_5_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="2"/>
<pin id="1010" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="indvars_iv_next33_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="4" slack="1"/>
<pin id="1022" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next33 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_3_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="1"/>
<pin id="1027" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="empty_15_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="2"/>
<pin id="1036" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="empty_16_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="2"/>
<pin id="1041" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="indvars_iv_next19_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next19 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp3_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="4" slack="3"/>
<pin id="1052" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="zext_ln48_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="64" slack="5"/>
<pin id="1060" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="orig_addr_6_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="1"/>
<pin id="1065" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_6 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="orig_addr_7_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="11" slack="1"/>
<pin id="1070" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_7 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="orig_addr_8_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="11" slack="1"/>
<pin id="1075" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_8 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="mul_ln57_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="4"/>
<pin id="1080" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln57 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="orig_load_8_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="2"/>
<pin id="1085" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="orig_load_8 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="orig_addr_9_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="11" slack="1"/>
<pin id="1090" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_9 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="orig_addr_10_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="1"/>
<pin id="1095" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_10 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="add_ln53_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="3" slack="1"/>
<pin id="1100" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="orig_addr_11_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="11" slack="1"/>
<pin id="1105" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_11 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="orig_addr_12_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="11" slack="1"/>
<pin id="1110" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_12 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="add_ln57_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="mul_ln57_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln57_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="123" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="123" pin="7"/><net_sink comp="136" pin=4"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="217"><net_src comp="200" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="272"><net_src comp="2" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="280"><net_src comp="2" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="288"><net_src comp="2" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="291" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="304"><net_src comp="2" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="307" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="320"><net_src comp="4" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="315" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="90" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="384"><net_src comp="123" pin="7"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="123" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="123" pin="7"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="395" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="395" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="327" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="327" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="327" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="46" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="327" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="482" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="42" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="338" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="338" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="338" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="68" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="40" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="338" pin="4"/><net_sink comp="526" pin=3"/></net>

<net id="538"><net_src comp="526" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="544"><net_src comp="522" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="554"><net_src comp="42" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="56" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="42" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="349" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="56" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="349" pin="4"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="40" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="592"><net_src comp="580" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="598"><net_src comp="580" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="78" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="609"><net_src comp="349" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="42" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="56" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="621" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="42" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="50" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="621" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="44" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="360" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="56" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="86" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="88" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="360" pin="4"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="650" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="360" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="42" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="360" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="56" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="696"><net_src comp="372" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="92" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="76" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="356" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="372" pin="4"/><net_sink comp="698" pin=3"/></net>

<net id="710"><net_src comp="698" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="368" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="722"><net_src comp="712" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="729"><net_src comp="94" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="368" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="734"><net_src comp="724" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="742"><net_src comp="76" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="368" pin="1"/><net_sink comp="736" pin=3"/></net>

<net id="747"><net_src comp="736" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="755"><net_src comp="76" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="368" pin="1"/><net_sink comp="749" pin=3"/></net>

<net id="760"><net_src comp="749" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="766"><net_src comp="368" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="90" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="76" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="356" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="776"><net_src comp="762" pin="2"/><net_sink comp="768" pin=3"/></net>

<net id="780"><net_src comp="768" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="786"><net_src comp="368" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="92" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="794"><net_src comp="76" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="356" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="782" pin="2"/><net_sink comp="788" pin=3"/></net>

<net id="800"><net_src comp="788" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="806"><net_src comp="385" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="123" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="816"><net_src comp="123" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="123" pin="7"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="385" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="808" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="824" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="835"><net_src comp="831" pin="2"/><net_sink comp="136" pin=4"/></net>

<net id="839"><net_src comp="100" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="849"><net_src comp="404" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="854"><net_src comp="414" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="859"><net_src comp="422" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="864"><net_src comp="104" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="874"><net_src comp="437" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="879"><net_src comp="452" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="884"><net_src comp="116" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="889"><net_src comp="465" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="894"><net_src comp="477" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="899"><net_src comp="143" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="910"><net_src comp="499" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="915"><net_src comp="108" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="925"><net_src comp="516" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="930"><net_src comp="535" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="935"><net_src comp="159" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="940"><net_src comp="545" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="945"><net_src comp="171" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="956"><net_src comp="112" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="963"><net_src comp="200" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="968"><net_src comp="218" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="976"><net_src comp="589" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="981"><net_src comp="227" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="986"><net_src comp="600" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="991"><net_src comp="235" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="996"><net_src comp="605" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1001"><net_src comp="208" pin="7"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1006"><net_src comp="208" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1011"><net_src comp="621" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1014"><net_src comp="1008" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1015"><net_src comp="1008" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1016"><net_src comp="1008" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1023"><net_src comp="630" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1028"><net_src comp="636" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1037"><net_src comp="662" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1042"><net_src comp="671" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1047"><net_src comp="676" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1053"><net_src comp="682" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="1061"><net_src comp="707" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1066"><net_src comp="259" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1071"><net_src comp="267" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1076"><net_src comp="275" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1081"><net_src comp="380" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1086"><net_src comp="123" pin="7"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1091"><net_src comp="283" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1096"><net_src comp="291" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1101"><net_src comp="762" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1106"><net_src comp="299" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1111"><net_src comp="307" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1116"><net_src comp="802" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1121"><net_src comp="380" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="831" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol | {4 5 8 11 20 }
 - Input state : 
	Port: stencil3d : C | {9 12 }
	Port: stencil3d : orig | {3 4 5 7 8 10 11 15 16 17 18 19 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		empty : 1
		tmp_1 : 2
		zext_ln17 : 3
		store_ln11 : 1
	State 3
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		zext_ln17_1 : 1
		add_ln19 : 2
		zext_ln19 : 3
		orig_addr : 4
		orig_load : 5
		or_ln : 1
		add_ln20 : 2
	State 4
		store_ln19 : 1
		zext_ln20 : 1
		orig_addr_1 : 2
		orig_load_1 : 3
	State 5
		store_ln20 : 1
	State 6
		icmp_ln23 : 1
		br_ln23 : 2
		tmp_2 : 1
		empty_14 : 2
		store_ln11 : 1
	State 7
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		zext_ln25 : 1
		add_ln : 1
		zext_ln27 : 2
		orig_addr_2 : 3
		orig_load_2 : 4
		add_ln28 : 2
		zext_ln28 : 3
		orig_addr_3 : 4
		orig_load_3 : 5
		store_ln11 : 1
	State 8
		store_ln27 : 1
		store_ln28 : 1
	State 9
		icmp_ln31 : 1
		br_ln31 : 2
		C_load : 1
		C_load_1 : 1
		store_ln11 : 1
	State 10
		icmp_ln33 : 1
		br_ln33 : 2
		shl_ln : 1
		zext_ln35 : 2
		orig_addr_4 : 3
		orig_load_4 : 4
		or_ln36 : 2
		zext_ln36 : 2
		orig_addr_5 : 3
		orig_load_5 : 4
		add_ln33 : 1
		store_ln11 : 1
	State 11
		store_ln35 : 1
		store_ln36 : 1
	State 12
	State 13
		icmp_ln42 : 1
		br_ln42 : 2
		indvars_iv_next33 : 1
		tmp_3 : 1
	State 14
		icmp_ln44 : 1
		br_ln44 : 2
		tmp1_cast_cast : 1
		tmp1_cast_cast_cast : 2
		empty_15 : 3
		tmp2_cast : 2
		empty_16 : 3
		indvars_iv_next19 : 1
		tmp3 : 1
	State 15
		icmp_ln46 : 1
		br_ln46 : 2
		add_ln2 : 1
		zext_ln48 : 2
		orig_addr_6 : 3
		sum0 : 4
	State 16
		zext_ln49 : 1
		orig_addr_7 : 2
		orig_load_7 : 3
		zext_ln50 : 1
		orig_addr_8 : 2
		orig_load_8 : 3
		mul_ln57 : 1
	State 17
		zext_ln51 : 1
		orig_addr_9 : 2
		orig_load_9 : 3
		zext_ln52 : 1
		orig_addr_10 : 2
		orig_load_10 : 3
	State 18
		add_ln53_1 : 1
		zext_ln53 : 2
		orig_addr_11 : 3
		orig_load_11 : 4
		add_ln54_1 : 1
		zext_ln54 : 2
		orig_addr_12 : 3
		orig_load_12 : 4
		add_ln57 : 1
	State 19
		add_ln57_2 : 1
		add_ln57_3 : 2
		add_ln57_4 : 3
		mul_ln57_1 : 4
	State 20
		store_ln57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln15_fu_404      |    0    |    0    |    12   |
|          |       add_ln17_fu_437      |    0    |    0    |    12   |
|          |       add_ln19_fu_447      |    0    |    0    |    14   |
|          |       add_ln20_fu_465      |    0    |    0    |    15   |
|          |       add_ln25_fu_516      |    0    |    0    |    12   |
|          |       add_ln28_fu_540      |    0    |    0    |    18   |
|          |       add_ln23_fu_550      |    0    |    0    |    12   |
|          |       add_ln33_fu_605      |    0    |    0    |    12   |
|          |       add_ln31_fu_611      |    0    |    0    |    12   |
|          |  indvars_iv_next33_fu_630  |    0    |    0    |    12   |
|    add   |       empty_15_fu_662      |    0    |    0    |    15   |
|          |       empty_16_fu_671      |    0    |    0    |    15   |
|          |  indvars_iv_next19_fu_676  |    0    |    0    |    12   |
|          |         tmp3_fu_682        |    0    |    0    |    12   |
|          |       add_ln53_fu_762      |    0    |    0    |    10   |
|          |       add_ln54_fu_782      |    0    |    0    |    10   |
|          |       add_ln57_fu_802      |    0    |    0    |    39   |
|          |      add_ln57_1_fu_808     |    0    |    0    |    32   |
|          |      add_ln57_2_fu_812     |    0    |    0    |    32   |
|          |      add_ln57_3_fu_818     |    0    |    0    |    32   |
|          |      add_ln57_4_fu_824     |    0    |    0    |    32   |
|          |      add_ln57_5_fu_831     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln15_fu_398      |    0    |    0    |    12   |
|          |      icmp_ln17_fu_431      |    0    |    0    |    12   |
|          |      icmp_ln23_fu_485      |    0    |    0    |    12   |
|          |      icmp_ln25_fu_510      |    0    |    0    |    12   |
|   icmp   |      icmp_ln31_fu_563      |    0    |    0    |    12   |
|          |      icmp_ln33_fu_574      |    0    |    0    |    12   |
|          |      icmp_ln42_fu_624      |    0    |    0    |    12   |
|          |      icmp_ln44_fu_644      |    0    |    0    |    12   |
|          |      icmp_ln46_fu_692      |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_380         |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_410        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_414        |    0    |    0    |    0    |
|          |        or_ln_fu_457        |    0    |    0    |    0    |
|          |        tmp_2_fu_491        |    0    |    0    |    0    |
|          |        add_ln_fu_526       |    0    |    0    |    0    |
|          |        shl_ln_fu_580       |    0    |    0    |    0    |
|          |        tmp_3_fu_636        |    0    |    0    |    0    |
|bitconcatenate|    tmp1_cast_cast_fu_650   |    0    |    0    |    0    |
|          |       add_ln2_fu_698       |    0    |    0    |    0    |
|          |       add_ln3_fu_712       |    0    |    0    |    0    |
|          |       add_ln4_fu_724       |    0    |    0    |    0    |
|          |       add_ln5_fu_736       |    0    |    0    |    0    |
|          |       add_ln6_fu_749       |    0    |    0    |    0    |
|          |      add_ln53_1_fu_768     |    0    |    0    |    0    |
|          |      add_ln54_1_fu_788     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln17_fu_422      |    0    |    0    |    0    |
|          |     zext_ln17_1_fu_443     |    0    |    0    |    0    |
|          |      zext_ln19_fu_452      |    0    |    0    |    0    |
|          |      zext_ln20_fu_477      |    0    |    0    |    0    |
|          |      zext_ln25_fu_522      |    0    |    0    |    0    |
|          |      zext_ln27_fu_535      |    0    |    0    |    0    |
|          |      zext_ln28_fu_545      |    0    |    0    |    0    |
|          |      zext_ln35_fu_589      |    0    |    0    |    0    |
|   zext   |      zext_ln36_fu_600      |    0    |    0    |    0    |
|          | tmp1_cast_cast_cast_fu_658 |    0    |    0    |    0    |
|          |      zext_ln48_fu_707      |    0    |    0    |    0    |
|          |      zext_ln49_fu_719      |    0    |    0    |    0    |
|          |      zext_ln50_fu_731      |    0    |    0    |    0    |
|          |      zext_ln51_fu_744      |    0    |    0    |    0    |
|          |      zext_ln52_fu_757      |    0    |    0    |    0    |
|          |      zext_ln53_fu_777      |    0    |    0    |    0    |
|          |      zext_ln54_fu_797      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln20_fu_474      |    0    |    0    |    0    |
|          |      tmp2_cast_fu_667      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       empty_14_fu_499      |    0    |    0    |    0    |
|          |       or_ln36_fu_594       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   537   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     C_addr_1_reg_965     |    1   |
|      C_addr_reg_960      |    1   |
|     C_load_1_reg_1003    |   32   |
|      C_load_reg_998      |   32   |
|     add_ln15_reg_846     |    5   |
|     add_ln17_reg_871     |    4   |
|     add_ln20_reg_886     |    8   |
|     add_ln25_reg_922     |    4   |
|     add_ln33_reg_993     |    4   |
|     add_ln53_reg_1098    |    3   |
|     add_ln57_reg_1113    |   32   |
|     empty_14_reg_907     |   11   |
|     empty_15_reg_1034    |    8   |
|     empty_16_reg_1039    |    8   |
|        i_1_reg_912       |    4   |
|        i_2_reg_953       |    4   |
|       i_5_reg_1008       |    4   |
|         i_reg_861        |    4   |
|indvars_iv_next19_reg_1044|    4   |
|indvars_iv_next33_reg_1020|    4   |
|        j_1_reg_345       |    4   |
|        j_2_reg_356       |    4   |
|         j_reg_836        |    5   |
|        k_1_reg_334       |    4   |
|        k_2_reg_368       |    3   |
|         k_reg_323        |    4   |
|    mul_ln57_1_reg_1118   |   32   |
|     mul_ln57_reg_1078    |   32   |
|   orig_addr_10_reg_1093  |   11   |
|   orig_addr_11_reg_1103  |   11   |
|   orig_addr_12_reg_1108  |   11   |
|    orig_addr_1_reg_896   |   11   |
|    orig_addr_2_reg_932   |   11   |
|    orig_addr_3_reg_942   |   11   |
|    orig_addr_4_reg_978   |   11   |
|    orig_addr_5_reg_988   |   11   |
|   orig_addr_6_reg_1063   |   11   |
|   orig_addr_7_reg_1068   |   11   |
|   orig_addr_8_reg_1073   |   11   |
|   orig_addr_9_reg_1088   |   11   |
|     orig_addr_reg_881    |   11   |
|   orig_load_8_reg_1083   |   32   |
|          reg_385         |   32   |
|       tmp3_reg_1050      |    4   |
|       tmp_1_reg_851      |    7   |
|      tmp_3_reg_1025      |    8   |
|     zext_ln17_reg_856    |    8   |
|     zext_ln19_reg_876    |   64   |
|     zext_ln20_reg_891    |   64   |
|     zext_ln27_reg_927    |   64   |
|     zext_ln28_reg_937    |   64   |
|     zext_ln35_reg_973    |   64   |
|     zext_ln36_reg_983    |   64   |
|    zext_ln48_reg_1058    |   64   |
+--------------------------+--------+
|           Total          |   947  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |  14  |  11  |   154  ||    65   |
| grp_access_fu_123 |  p2  |  12  |   0  |    0   ||    65   |
| grp_access_fu_136 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_136 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_136 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_208 |  p2  |   2  |   0  |    0   ||    9    |
|    j_2_reg_356    |  p0  |   2  |   4  |    8   ||    9    |
|    k_2_reg_368    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_380    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_380    |  p1  |   2  |  32  |   64   ||    9    |
|      reg_385      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   428  || 5.14207 ||   236   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   537  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   236  |
|  Register |    -   |    -   |   947  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   947  |   773  |
+-----------+--------+--------+--------+--------+
