/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [4:0] _04_;
  reg [4:0] _05_;
  wire [8:0] _06_;
  wire [12:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [32:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire [13:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [8:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_57z;
  wire [2:0] celloutsig_0_59z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [8:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [26:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~((celloutsig_0_3z | _00_) & _01_);
  assign celloutsig_0_74z = celloutsig_0_73z | celloutsig_0_59z[1];
  assign celloutsig_1_18z = celloutsig_1_1z[1] | celloutsig_1_17z[0];
  assign celloutsig_0_55z = celloutsig_0_21z ^ celloutsig_0_27z[3];
  assign celloutsig_0_73z = celloutsig_0_43z ^ celloutsig_0_72z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[0];
  assign celloutsig_0_28z = celloutsig_0_3z ^ celloutsig_0_9z[3];
  assign celloutsig_0_3z = ~(celloutsig_0_1z ^ celloutsig_0_2z[0]);
  assign celloutsig_0_30z = ~(in_data[13] ^ celloutsig_0_0z);
  assign celloutsig_0_31z = ~(celloutsig_0_21z ^ celloutsig_0_1z);
  assign celloutsig_0_32z = ~(celloutsig_0_2z[4] ^ celloutsig_0_1z);
  assign celloutsig_0_41z = in_data[44:38] + celloutsig_0_40z[17:11];
  assign celloutsig_0_57z = celloutsig_0_2z[5:2] + celloutsig_0_16z;
  assign celloutsig_1_0z = in_data[174:171] + in_data[162:159];
  assign celloutsig_0_16z = celloutsig_0_13z[3:0] + _03_;
  assign celloutsig_0_2z = in_data[90:83] + in_data[81:74];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 5'h00;
    else _05_ <= { _01_, _04_[3], celloutsig_0_12z };
  reg [6:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 7'h00;
    else _25_ <= { celloutsig_0_44z, celloutsig_0_53z };
  assign out_data[6:0] = _25_;
  reg [8:0] _26_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 9'h000;
    else _26_ <= in_data[30:22];
  assign { _06_[8], _02_, _06_[6:5], _01_, _04_[3], _06_[2:0] } = _26_;
  reg [12:0] _27_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 13'h0000;
    else _27_ <= { celloutsig_0_14z[23], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z };
  assign { _07_[12:9], _00_, _07_[7:5], _03_, _07_[0] } = _27_;
  assign celloutsig_0_40z = { celloutsig_0_5z[4:1], _07_[12:9], _00_, _07_[7:5], _03_, _07_[0], celloutsig_0_17z } / { 1'h1, in_data[87:73], celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_45z = { celloutsig_0_41z[0], celloutsig_0_17z, _05_, celloutsig_0_36z, celloutsig_0_1z } / { 1'h1, celloutsig_0_11z[15:8] };
  assign celloutsig_0_12z = { _01_, _04_[3], _06_[2] } / { 1'h1, celloutsig_0_7z[4], celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_13z[9:5], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z } / { 1'h1, in_data[61:59], _06_[8], _02_, _06_[6:5], _01_, _04_[3], _06_[2:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[44:29] == in_data[88:73];
  assign celloutsig_0_48z = { celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_0z } == { celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_46z, celloutsig_0_1z, celloutsig_0_44z, celloutsig_0_27z };
  assign celloutsig_1_5z = { celloutsig_1_4z[10:7], celloutsig_1_0z } == { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_20z[6:4], celloutsig_0_1z } == celloutsig_0_11z[9:6];
  assign celloutsig_0_29z = { celloutsig_0_16z[3:1], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_25z } == celloutsig_0_20z[13:8];
  assign celloutsig_0_43z = { celloutsig_0_14z[31:17], celloutsig_0_21z, celloutsig_0_9z } === { celloutsig_0_26z[6:0], _07_[12:9], _00_, _07_[7:5], _03_, _07_[0] };
  assign celloutsig_0_60z = { celloutsig_0_13z[6:4], _05_, celloutsig_0_32z, celloutsig_0_57z, celloutsig_0_19z } === { celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_48z };
  assign celloutsig_0_18z = { celloutsig_0_13z[10:2], celloutsig_0_0z } === { celloutsig_0_12z[1:0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_44z = in_data[92:89] < { celloutsig_0_20z[3:2], celloutsig_0_10z, celloutsig_0_30z };
  assign celloutsig_1_6z = celloutsig_1_4z[10:0] < { in_data[180:174], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_4z[13:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z } < in_data[120:96];
  assign celloutsig_1_19z = celloutsig_1_7z[3:1] < celloutsig_1_1z;
  assign celloutsig_0_10z = { celloutsig_0_6z[4:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z } < { celloutsig_0_7z[5:1], celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_13z[1:0], celloutsig_0_9z } < { _07_[5], _03_, _07_[0] };
  assign celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_2z } < in_data[90:82];
  assign celloutsig_1_3z = celloutsig_1_0z[2] & ~(in_data[185]);
  assign celloutsig_0_47z = celloutsig_0_45z % { 1'h1, celloutsig_0_13z[8:1] };
  assign celloutsig_0_7z = { celloutsig_0_5z[6:2], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[5:1], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_1z } % { 1'h1, celloutsig_1_8z[6:0] };
  assign celloutsig_1_17z = { in_data[173:172], celloutsig_1_3z } % { 1'h1, celloutsig_1_12z[8], celloutsig_1_11z };
  assign celloutsig_0_46z = { celloutsig_0_5z[2:1], celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_3z } % { 1'h1, _00_, _07_[7], celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_53z = { celloutsig_0_20z[5:1], celloutsig_0_43z } % { 1'h1, _02_, _06_[6], celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_1_9z = { celloutsig_1_2z[1], celloutsig_1_7z } % { 1'h1, celloutsig_1_4z[11:8] };
  assign celloutsig_0_11z = { _06_[5], _01_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_2z[5:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z[3:1], in_data[0] };
  assign celloutsig_0_20z = { _06_[8], _02_, _06_[6], celloutsig_0_16z, celloutsig_0_13z } % { 1'h1, celloutsig_0_2z[5:1], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z } * { celloutsig_1_4z[18:11], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_42z = - { celloutsig_0_11z[15:14], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_34z };
  assign celloutsig_1_1z = - celloutsig_1_0z[2:0];
  assign celloutsig_0_13z = - { celloutsig_0_11z[13:7], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_36z = { _03_[2:0], _07_[0], celloutsig_0_1z } !== celloutsig_0_5z[9:5];
  assign celloutsig_0_54z = & { celloutsig_0_45z[8:4], celloutsig_0_31z };
  assign celloutsig_0_19z = & { celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_4z = celloutsig_0_0z & in_data[30];
  assign celloutsig_0_72z = celloutsig_0_71z[0] & celloutsig_0_40z[0];
  assign celloutsig_0_34z = | celloutsig_0_20z[13:5];
  assign celloutsig_0_23z = | { _00_, _07_[10:9] };
  assign celloutsig_1_8z = in_data[120:111] >> { in_data[169:162], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_2z[7:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } << in_data[59:51];
  assign celloutsig_1_7z = celloutsig_1_0z << celloutsig_1_4z[8:5];
  assign celloutsig_1_2z = in_data[159:156] <<< { celloutsig_1_0z[3], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[138:122], celloutsig_1_1z, celloutsig_1_1z } <<< in_data[150:128];
  assign celloutsig_0_9z = celloutsig_0_5z[5:2] <<< celloutsig_0_6z[5:2];
  assign celloutsig_0_27z = celloutsig_0_16z <<< { _07_[9], _00_, _07_[7:6] };
  assign celloutsig_0_5z = { in_data[66:58], celloutsig_0_3z, celloutsig_0_4z } >>> in_data[56:46];
  assign celloutsig_0_59z = { celloutsig_0_53z[1], celloutsig_0_44z, celloutsig_0_54z } >>> { celloutsig_0_45z[2:1], celloutsig_0_55z };
  assign celloutsig_0_71z = celloutsig_0_27z >>> { celloutsig_0_47z[6:5], celloutsig_0_60z, celloutsig_0_3z };
  assign celloutsig_0_26z = in_data[69:61] >>> celloutsig_0_20z[15:7];
  assign { _04_[4], _04_[2:0] } = { _01_, celloutsig_0_12z };
  assign { _06_[7], _06_[4:3] } = { _02_, _01_, _04_[3] };
  assign { _07_[8], _07_[4:1] } = { _00_, _03_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z };
endmodule
