Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_xlconstant_0_0'

1. Summary
----------

SUCCESS in the conversion of hdmi_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_vid_in_axi4s_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_v_vid_in_axi4s_0_0 (xilinx.com:ip:v_vid_in_axi4s:4.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_tc_1_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_v_tc_1_0 (xilinx.com:ip:v_tc:6.1) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_tc_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_v_tc_0_0 (xilinx.com:ip:v_tc:6.1) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_axi4s_vid_out_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_v_axi4s_vid_out_0_0 (xilinx.com:ip:v_axi4s_vid_out:4.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_v_axi4s_vid_out_0_0'. These changes may impact your design.


-Upgrade has added port 'fifo_read_level'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_rst_mig_7series_0_pxl_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_rst_mig_7series_0_pxl_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_rst_mig_7series_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_rst_mig_7series_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_mig_7series_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_mig_7series_0_0 from xilinx.com:ip:mig_7series:4.1 to xilinx.com:ip:mig_7series:4.2






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 11) to (Rev. 12)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1
Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_microblaze_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_microblaze_0_0 from xilinx.com:ip:microblaze:10.0 (Rev. 7) to xilinx.com:ip:microblaze:11.0

2. Upgrade messages
-------------------

Set parameter C_BASE_VECTORS to value 0x0000000000000000 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_mdm_1_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 14) to (Rev. 15)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_lmb_bram_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_dvi2rgb_0_0'

1. Summary
----------

SUCCESS in the conversion of hdmi_dvi2rgb_0_0 (digilentinc.com:ip:dvi2rgb:2.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_vdma_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_vdma_0_0 (xilinx.com:ip:axi_vdma:6.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_timer_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_timer_0_0 (xilinx.com:ip:axi_timer:2.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Mar 10 17:26:02 2025
| Host         : hingir running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_gpio_video_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_gpio_video_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 19) to (Rev. 20)

