>Dmel_RG2
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG3
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG5
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG9
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG18N
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG19
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG22
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG24
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG25
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG28
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG32N
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG34
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG36
TCCCGCCCGGCGCGCGCATAC
>Dmel_RG38N
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD03
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD06
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD105
TCCCGCTCGGCGCGCGCATAC
>Dsim_MD106
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD146
TCCCGCTCGGCGCGCGCATAC
>Dsim_MD15
TCCCGCTCGGCGTGCGCATAC
>Dsim_MD197
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD199
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD201
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD221
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD224
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD225
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD233
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD235
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD238
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD243
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD251
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD255
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD63
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD72
TCCCGCCCGGCGCGCGCATAC
>Dsim_MD73
TCCCGCCCGGCGCGCGCATAC
>Dyak_528_20854
TCTCGTCCGACGCGTGCATAT
>Dere_528_20854
CCCCGCCCGACGCGCGCATAT
