{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 15:58:38 2025 " "Info: Processing started: Wed May 21 15:58:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_top -c clock_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_top -c clock_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alarm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_control " "Info: Found entity 1: alarm_control" {  } { { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_control " "Info: Found entity 1: clock_control" {  } { { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "clock_top.v(82) " "Warning (10275): Verilog HDL Module Instantiation warning at clock_top.v(82): ignored dangling comma in List of Port Connections" {  } { { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "clock_top.v(91) " "Warning (10275): Verilog HDL Module Instantiation warning at clock_top.v(91): ignored dangling comma in List of Port Connections" {  } { { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 91 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_top " "Info: Found entity 1: clock_top" {  } { { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_control " "Info: Found entity 1: display_control" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hz_12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Hz_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hz_12 " "Info: Found entity 1: Hz_12" {  } { { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_handle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handle " "Info: Found entity 1: key_handle" {  } { { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_control " "Info: Found entity 1: mode_control" {  } { { "mode_control.v" "" { Text "F:/verliog/20250514/mode_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ring.v" { { "Info" "ISGN_ENTITY_NAME" "1 ring " "Info: Found entity 1: ring" {  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_top " "Info: Elaborating entity \"clock_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hz_12 Hz_12:u_Hz " "Info: Elaborating entity \"Hz_12\" for hierarchy \"Hz_12:u_Hz\"" {  } { { "clock_top.v" "u_Hz" { Text "F:/verliog/20250514/clock_top.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handle key_handle:u_key_handle " "Info: Elaborating entity \"key_handle\" for hierarchy \"key_handle:u_key_handle\"" {  } { { "clock_top.v" "u_key_handle" { Text "F:/verliog/20250514/clock_top.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_control mode_control:u_mode_controller " "Info: Elaborating entity \"mode_control\" for hierarchy \"mode_control:u_mode_controller\"" {  } { { "clock_top.v" "u_mode_controller" { Text "F:/verliog/20250514/clock_top.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_control clock_control:u_clock_controller " "Info: Elaborating entity \"clock_control\" for hierarchy \"clock_control:u_clock_controller\"" {  } { { "clock_top.v" "u_clock_controller" { Text "F:/verliog/20250514/clock_top.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_control alarm_control:u_alarm_controller " "Info: Elaborating entity \"alarm_control\" for hierarchy \"alarm_control:u_alarm_controller\"" {  } { { "clock_top.v" "u_alarm_controller" { Text "F:/verliog/20250514/clock_top.v" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring ring:u_ring " "Info: Elaborating entity \"ring\" for hierarchy \"ring:u_ring\"" {  } { { "clock_top.v" "u_ring" { Text "F:/verliog/20250514/clock_top.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ring.v(138) " "Warning (10230): Verilog HDL assignment warning at ring.v(138): truncated value with size 32 to match size of target (4)" {  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_control display_control:u_display_controller " "Info: Elaborating entity \"display_control\" for hierarchy \"display_control:u_display_controller\"" {  } { { "clock_top.v" "u_display_controller" { Text "F:/verliog/20250514/clock_top.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 display_control.v(62) " "Warning (10230): Verilog HDL assignment warning at display_control.v(62): truncated value with size 3 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 display_control.v(63) " "Warning (10230): Verilog HDL assignment warning at display_control.v(63): truncated value with size 3 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 display_control.v(64) " "Warning (10230): Verilog HDL assignment warning at display_control.v(64): truncated value with size 2 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 display_control.v(65) " "Warning (10230): Verilog HDL assignment warning at display_control.v(65): truncated value with size 2 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 display_control.v(113) " "Warning (10230): Verilog HDL assignment warning at display_control.v(113): truncated value with size 4 to match size of target (3)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "Hz_12:u_Hz\|counter\[0\]~10 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"Hz_12:u_Hz\|counter\[0\]~10\"" {  } { { "Hz_12.v" "counter\[0\]~10" { Text "F:/verliog/20250514/Hz_12.v" 10 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "ring:u_ring\|counter\[0\]~8 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"ring:u_ring\|counter\[0\]~8\"" {  } { { "ring.v" "counter\[0\]~8" { Text "F:/verliog/20250514/ring.v" 130 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Hz_12:u_Hz\|lpm_counter:counter_rtl_0 " "Info: Elaborated megafunction instantiation \"Hz_12:u_Hz\|lpm_counter:counter_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Hz_12:u_Hz\|lpm_counter:counter_rtl_0 " "Info: Instantiated megafunction \"Hz_12:u_Hz\|lpm_counter:counter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ring:u_ring\|lpm_counter:counter_rtl_1 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_counter:counter_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ring:u_ring\|lpm_counter:counter_rtl_1 " "Info: Instantiated megafunction \"ring:u_ring\|lpm_counter:counter_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 93 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Info: Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "121 " "Info: Implemented 121 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "48 " "Info: Implemented 48 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 15:58:50 2025 " "Info: Processing ended: Wed May 21 15:58:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
