// Seed: 2199796167
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1 - 1;
  logic [-1 : 1] id_12;
  ;
  always @(id_9) id_6[1'b0 :-1] = !("");
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_5,
      id_3,
      id_6,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5
  );
  output wire id_1;
  if (1 - -1'h0) assign id_1 = id_3;
  assign id_6[1] = id_6;
  logic id_7;
  ;
endmodule
